<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Ã–ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_s_t_l_u_x___s_t_n_r_g_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">STLUX_STNRG.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s_t_l_u_x___s_t_n_r_g_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** \addtogroup STLUX_STNRG</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  @{</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*-------------------------------------------------------------------------</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  STLUX_STNRG.h - Register Declarations for STLUX &amp; STNRG family</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  Copyright (C) 2019, Georg Icking-Konert</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  (at your option) any later version.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">  GNU General Public License for more details.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  along with this program. If not, see &lt;https://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  As a special exception, if you link this library with other files</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  to produce an executable, this library does not by itself cause the</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  resulting executable to be covered by the GNU General Public License.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  This exception does not however invalidate any other reasons why the</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  executable file might be covered by the GNU General Public License.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">    MODULE DEFINITION FOR MULTIPLE INCLUSION</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef STLUX_STNRG_H</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define STLUX_STNRG_H</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Check the used compiler */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#if defined(__CSMC__)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #define _COSMIC_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#elif defined(__RCST7__)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  #define _RAISONANCE_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#elif defined(__ICCSTM8__)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  #define _IAR_</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#elif defined(__SDCC)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">  #define _SDCC_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  #define SDCC_VERSION (__SDCC_VERSION_MAJOR * 10000 \</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_MINOR * 100 \</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_PATCH)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">  #error in &#39;STLUX_STNRG.h&#39;: compiler not supported</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    MEMORY WIDTH</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// if memory sizes [B] are not given, assume smallest available in family</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if !defined(STM8_PFLASH_SIZE)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">  #warning undefined STM8_PFLASH_SIZE, assume minimum</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae434ded5dc5380cb8376cae09b4c50c5">   60</a></span>&#160;<span class="preprocessor">  #define STM8_PFLASH_SIZE      32768         </span><span class="comment">///&lt; size of program flash [B]</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#if !defined(STM8_RAM_SIZE)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">  #warning undefined STM8_RAM_SIZE, assume minimum</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4cef0ed61357dad5110c8f4e1a71fc75">   64</a></span>&#160;<span class="preprocessor">  #define STM8_RAM_SIZE         2048          </span><span class="comment">///&lt; size of RAM [B]</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if !defined(STM8_EEPROM_SIZE)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #warning undefined STM8_EEPROM_SIZE, assume minimum</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4c6ddd97edd039f03f5dd7184179846">   68</a></span>&#160;<span class="preprocessor">  #define STM8_EEPROM_SIZE      1024          </span><span class="comment">///&lt; size of data EEPROM [B]</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// memory start / end addresses</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4311d8e88619f08acaa5b8b556487cf">   72</a></span>&#160;<span class="preprocessor">#define STM8_PFLASH_START       0x8000                                      </span><span class="comment">///&lt; first address in program flash</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5590f8d60881132116ba80404493d5b8">   73</a></span>&#160;<span class="comment"></span>#define STM8_PFLASH_END         (STM8_PFLASH_START + STM8_PFLASH_SIZE - 1)  <span class="comment">///&lt; last address in program flash</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cd3410d769c6cdceddc07de03d90481">   74</a></span>&#160;<span class="comment"></span>#define STM8_RAM_START          0x0000                                      <span class="comment">///&lt; first address in RAM</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga183be28d601434fa87e13b03b8f062a3">   75</a></span>&#160;<span class="comment"></span>#define STM8_RAM_END            (STM8_RAM_START + STM8_RAM_SIZE - 1)        <span class="comment">///&lt; last address in RAM</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84b778a23f09a07361e2f95160db6f7f">   76</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_START       0x4000                                      <span class="comment">///&lt; first address in EEPROM</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga30a13026c4f9ac4f6002961283890245">   77</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_END         (STM8_EEPROM_START + STM8_EEPROM_SIZE - 1)  <span class="comment">///&lt; last address in EEPROM (part of P-flash, configure via option byte)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// address space width (&gt;32kB flash exceeds 16bit, as flash starts at 0x8000)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if (STM8_PFLASH_END &lt;= 0xFFFF)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab69180e63aeb3ba766d253dac3665dd7">   81</a></span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       16            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga20f1e303fb20029fec7158f951171d0d">   82</a></span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint16_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span>#else</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       32            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint32_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    COMPILER SPECIFIC SETTINGS</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Cosmic compiler</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#if defined(_COSMIC_)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  @far @interrupt void func(void)      </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void @far @interrupt func(void)      <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #define NOP()                  _asm(&quot;nop&quot;)                          </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _asm(&quot;sim&quot;)                          <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _asm(&quot;rim&quot;)                          <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _asm(&quot;trap&quot;)                         <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _asm(&quot;wfi&quot;)                          <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _asm(&quot;halt&quot;)                         <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           <span class="comment">///&lt; reset controller via WWDG module</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Raisonance Compiler</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#elif defined(_RAISONANCE_)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  #include &lt;intrins.h&gt;</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  void func(void) interrupt irq        </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #define NOP()                  _nop_()                              </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _sim_()                              <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _rim_()                              <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _trap_()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _wfi_()                              <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _halt_()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           <span class="comment">///&lt; reset controller via WWDG module</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// IAR Compiler</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#elif defined(_IAR_)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;input mo</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  #include &lt;intrinsics.h&gt;</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  __interrupt void func(void)          </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  //#define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #define NOP()                  __no_operation()                     </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __disable_interrupt()                <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __enable_interrupt()                 <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __trap()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __wait_for_interrupt()               <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __halt()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           <span class="comment">///&lt; reset controller via WWDG module</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned char                        </span><span class="comment">///&lt; data type in bit structs (deviating from C90 standard)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// SDCC compiler</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac71ae9e2636f338ab99462fee142ff8a">  160</a></span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)   void func(void) __interrupt(irq)    </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span>  #if SDCC_VERSION &gt;= 30403  // traps require &gt;=v3.4.3</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga81cb997f3c72f8b2329819e29af6fdc5">  162</a></span>&#160;<span class="preprocessor">    #define ISR_HANDLER_TRAP(func)  void func() __trap                </span><span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">    #error traps require SDCC &gt;=3.4.3. Please update!</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad99fda6bb7696991797c925f968234b9">  168</a></span>&#160;<span class="preprocessor">  #define NOP()                  __asm__(&quot;nop&quot;)                       </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac136489c5ba4794566532004267967f8">  169</a></span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __asm__(&quot;sim&quot;)                       <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ca2cec1256c982e354114e155314354">  170</a></span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __asm__(&quot;rim&quot;)                       <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa30e473ec4a616bd5bbbe41e014203a2">  171</a></span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __asm__(&quot;trap&quot;)                      <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga005ed1b077a9da0cd4b368e52054120d">  172</a></span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __asm__(&quot;wfi&quot;)                       <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga21e7cca4a83cfcfc857a55474fceeaa4">  173</a></span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __asm__(&quot;halt&quot;)                      <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f3754e033deb3bae76086aa8c9d9ac8">  174</a></span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR = _WWDG_CR_WDGA)           <span class="comment">///&lt; reset controller via WWDG module</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">  177</a></span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">    DEFINITION OF GLOBAL MACROS/#DEFINES</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// general macros</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2a3629fd36066aaa3b7191062dc9a1a">  187</a></span>&#160;<span class="preprocessor">#define _SFR(type, addr)       (*((volatile type*) (addr)))           </span><span class="comment">///&lt; peripheral register</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span>#if defined(_DOXYGEN) || defined(UID_AddressBase)</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">  189</a></span>&#160;<span class="preprocessor">  #define _UID(N)              _SFR(uint8_t,  UID_AddressBase+N)      </span><span class="comment">///&lt; read unique identifier byte N</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(DEVID_AddressBase)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6472466b02bdb1482aba206e4d597180">  192</a></span>&#160;<span class="preprocessor">  #define _DEVID(N)            _SFR(uint8_t,  DEVID_AddressBase+N)    </span><span class="comment">///&lt; read device identifier byte N</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">    STANDARD DATA TYPES</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#if defined(_COSMIC_) || defined(_RAISONANCE_) || defined(_IAR_)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// skip if already defined</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">  #ifndef INT8_MAX</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="comment">// compiler specific --&gt; If possible, use &lt;stdint.h&gt; from compiler</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">long</span>     int32_t;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">short</span>    int16_t;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">char</span>     int8_t;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   uint32_t;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  uint16_t;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>   uint8_t;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">// define min/max values</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">    #define   INT8_MAX      0x7f</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">    #define   INT8_MIN      (-INT8_MAX - 1)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">    #define   UINT8_MAX     0xFF</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">    #define   UINT8_MIN     0</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">    #define   INT16_MAX     0x7fff</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">    #define   INT16_MIN     (-INT16_MAX - 1)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">    #define   UINT16_MAX    0xFFFF</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">    #define   UINT16_MIN    0</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">    #define   INT32_MAX     0x7fffffffL</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">    #define   INT32_MIN     (-INT32_MAX - 1L)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">    #define   UINT32_MAX    0xFFFFFFFF</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">    #define   UINT32_MIN    0</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">  #endif // INT8_MAX</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// use compiler header</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">  #include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">    ISR Vector Table (SDCC, Raisonance, IAR)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">    Note: IAR has an IRQ offset of +2 compared to STM8 datasheet (see below)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// reserved                       0</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c8939b36783781bcad22591f9140724">  249</a></span>&#160;<span class="preprocessor">#define __AWU_VECTOR__            1       </span><span class="comment">///&lt; irq1 - Auto Wake Up from Halt interrupt (AWU)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaea2c25808a94983dc377dc2944bc0e7d">  250</a></span>&#160;<span class="comment"></span>#define __CLK_VECTOR__            2       <span class="comment">///&lt; irq2 - Clock controller interrupt</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafba99aabdc0cc0177bf54c1b9ac144d0">  251</a></span>&#160;<span class="comment"></span>#define __PORT0_VECTOR__          3       <span class="comment">///&lt; irq3 - External interrupt port 0</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2030402a1f337acbf8e6c271841b744e">  252</a></span>&#160;<span class="comment"></span>#define __AUXTIM_VECTOR__         4       <span class="comment">///&lt; irq4 - Auxiliary timer interrupt</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadf01f5eda328c3375cb6c86e56487cb6">  253</a></span>&#160;<span class="comment"></span>#define __PORT2_VECTOR__          5       <span class="comment">///&lt; irq5 - External interrupt port 2</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0614177f0e27594c13f8ffbdf64dcfba">  254</a></span>&#160;<span class="comment"></span>#define __SMED0_VECTOR__          6       <span class="comment">///&lt; irq6 - SMED-0 interrupt</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac81b89a190e745ba75a63ba228562170">  255</a></span>&#160;<span class="comment"></span>#define __SMED1_VECTOR__          7       <span class="comment">///&lt; irq7 - SMED-1 control logic interrupt</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span>// reserved                       8</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// reserved                       9</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">// reserved                       10</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">// reserved                       11</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// reserved                       12</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// reserved                       13</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// reserved                       14</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b973f0a4dfa8e9073643461c81cbc52">  263</a></span>&#160;<span class="preprocessor">#define __SMED2_VECTOR__          15      </span><span class="comment">///&lt; irq15 - SMED-2 control logic interrupt</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga955a59cf12c0ac1ee0bea9ccfd2f2c48">  264</a></span>&#160;<span class="comment"></span>#define __SMED3_VECTOR__          16      <span class="comment">///&lt; irq16 - SMED-3 control logic interrupt</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga32c810f70efa427bea0d226049e0132d">  265</a></span>&#160;<span class="comment"></span>#define __UART_TXE_VECTOR__       17      <span class="comment">///&lt; irq17 - UART send (TX empty) interrupt</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa458a58a97dbba6f86398d33ca53bb47">  266</a></span>&#160;<span class="comment"></span>#define __UART_RXF_VECTOR__       18      <span class="comment">///&lt; irq18 - UART receive (RX full) interrupt</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f5f7f387ab84a66166d97d86313fc02">  267</a></span>&#160;<span class="comment"></span>#define __I2C_VECTOR__            19      <span class="comment">///&lt; irq19 - I2C interrupt</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span>// reserved                       20</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">// reserved                       21</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84fe2b369eefba2de012a1173c761ecd">  270</a></span>&#160;<span class="preprocessor">#define __ADC_VECTOR__            22      </span><span class="comment">///&lt; irq22 - ADC end of conversion interrupt</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab7a711b1d0be164e9a5602611e82b188">  271</a></span>&#160;<span class="comment"></span>#define __SYSTIM_UPD_OVF_VECTOR__ 23      <span class="comment">///&lt; irq23 - system timer Update/overflow interrupt</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">  272</a></span>&#160;<span class="comment"></span>#define __FLASH_VECTOR__          24      <span class="comment">///&lt; irq24 - flash interrupt</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2dbfd8c3a624af4833c1fe9bd83599b0">  273</a></span>&#160;<span class="comment"></span>#define __DALI_VECTOR__           25      <span class="comment">///&lt; irq25 - DALI interrupt line</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga429d8b4a9af7707931e636e7a4864335">  274</a></span>&#160;<span class="comment"></span>#define __SMED4_VECTOR__          26      <span class="comment">///&lt; irq26 - SMED-3 control logic interrupt</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0671ea01c4843cd49d69d0ad5cfb27b0">  275</a></span>&#160;<span class="comment"></span>#define __SMED5_VECTOR__          27      <span class="comment">///&lt; irq27 - SMED-4 control logic interrupt</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span>// reserved                       28</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// reserved                       29</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">    DEFINITION OF STM8 PERIPHERAL REGISTERS</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// General purpose input/output pins (_PORT)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(PORT0_AddressBase) || defined(PORT1_AddressBase)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  /** @brief structure for controlling pins in port mode (_PORTx, x=0..1) */</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  290</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">    /** @brief PORTx output data register (_PORTx_ODR) */</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  293</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 output control</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 output control</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 output control</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 output control</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 output control</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 output control</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 output control</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 output control</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span>    } ODR;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">    /** @brief PORTx input data register (_PORTx_IDR) */</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  305</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 input control</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 input control</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 input control</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 input control</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 input control</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 input control</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 input control</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 input control</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span>    } IDR;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">    /** @brief PORTx data direction data register (_PORTx_DDR) */</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  317</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 direction control</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 direction control</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 direction control</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 direction control</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 direction control</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 direction control</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 direction control</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 direction control</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span>    } DDR;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">    /** @brief PORTx control register 1 (_PORTx_CR1) */</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  329</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 1</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 1</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 1</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 1</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 1</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 1</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 1</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 1</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">    /** @brief PORTx control register 1 (_PORTx_CR2) */</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  341</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 2</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 2</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 2</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 2</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 2</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 2</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 2</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 2</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="comment">/* Pointer to PORT0 registers */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">  #if defined(PORT0_AddressBase)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">    #define _PORT0      _SFR(_PORT_t,  PORT0_AddressBase)        </span><span class="comment">///&lt; PORT0 struct/bit access</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span>    #define _PORT0_ODR  _SFR(uint8_t,  PORT0_AddressBase+0x00)   <span class="comment">///&lt; PORT0 output register</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"></span>    #define _PORT0_IDR  _SFR(uint8_t,  PORT0_AddressBase+0x01)   <span class="comment">///&lt; PORT0 input register</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"></span>    #define _PORT0_DDR  _SFR(uint8_t,  PORT0_AddressBase+0x02)   <span class="comment">///&lt; PORT0 direction register</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span>    #define _PORT0_CR1  _SFR(uint8_t,  PORT0_AddressBase+0x03)   <span class="comment">///&lt; PORT0 control register 1</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span>    #define _PORT0_CR2  _SFR(uint8_t,  PORT0_AddressBase+0x04)   <span class="comment">///&lt; PORT0 control register 2</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="comment">/* Pointer to PORT1 registers */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">  #if defined(PORT1_AddressBase)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">    #define _PORT1      _SFR(_PORT_t,  PORT1_AddressBase)        </span><span class="comment">///&lt; PORT1 struct/bit access</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span>    #define _PORT1_ODR  _SFR(uint8_t,  PORT1_AddressBase+0x00)   <span class="comment">///&lt; PORT1 output register</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"></span>    #define _PORT1_IDR  _SFR(uint8_t,  PORT1_AddressBase+0x01)   <span class="comment">///&lt; PORT1 input register</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span>    #define _PORT1_DDR  _SFR(uint8_t,  PORT1_AddressBase+0x02)   <span class="comment">///&lt; PORT1 direction register</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span>    #define _PORT1_CR1  _SFR(uint8_t,  PORT1_AddressBase+0x03)   <span class="comment">///&lt; PORT1 control register 1</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span>    #define _PORT1_CR2  _SFR(uint8_t,  PORT1_AddressBase+0x04)   <span class="comment">///&lt; PORT1 control register 2</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">/* PORT Module Reset Values (all ports) */</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6c135f66cd3457c165de8417c8ce30f3">  376</a></span>&#160;<span class="preprocessor">  #define _PORT_ODR_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; PORTx output register reset value</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaab54fa8da2b3f5774fda6c37d0f4326">  377</a></span>&#160;<span class="comment"></span>  #define _PORT_DDR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; PORTx direction register reset value</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e9923c7a6fdc9555d181bba675084a8">  378</a></span>&#160;<span class="comment"></span>  #define _PORT_CR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; PORTx control register 1 reset value</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90f640195df00b22a5c2dc2aada9b0ce">  379</a></span>&#160;<span class="comment"></span>  #define _PORT_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; PORTx control register 2 reset value</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="comment">/* macro for accessing pin registers (all ports) */</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafdf0fd8e95a02859b5dddebc0c6888b5">  383</a></span>&#160;<span class="preprocessor">  #define _PORT_PIN0                   ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; PORTx bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c1630e28e272ab2583f2818775b267c">  384</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN1                   ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; PORTx bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1dc29d07f2f157b3379f6fb8793966c0">  385</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN2                   ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; PORTx bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac297ba2a0f728978270068f807151d33">  386</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN3                   ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; PORTx bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">  387</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN4                   ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; PORTx bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga06906795786eb83d272ba6ef5632aa3d">  388</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN5                   ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; PORTx bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaed70079bee0ac10eb65de61a40e30384">  389</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN6                   ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; PORTx bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae95f30db839768da616bc9d7674b6ff3">  390</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN7                   ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; PORTx bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#endif // PORTx_AddressBase</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// Miscellaneous direct registers, several modules (_MSC)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(MSC_AddressBase)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">  /** @brief struct for miscellaneous direct register access (_MSC) */</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  402</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">    /** @brief port 0 interrupt control 0 (_MSC_CFGP00) */</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  405</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    } CFGP00;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">    /** @brief port 0 interrupt control 1 (_MSC_CFGP01) */</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  415</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    } CFGP01;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">    /** @brief port 0 interrupt control 2 (_MSC_CFGP02) */</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  425</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    } CFGP02;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">    /** @brief port 0 interrupt control 3 (_MSC_CFGP03) */</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  435</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    } CFGP03;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">    /** @brief port 0 interrupt control 4 (_MSC_CFGP04) */</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  445</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    } CFGP04;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">    /** @brief port 0 interrupt control 5 (_MSC_CFGP05) */</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  455</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    } CFGP05;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">    /** @brief port 2 interrupt control 0 (_MSC_CFGP20) */</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  465</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    } CFGP20;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">    /** @brief port 2 interrupt control 1 (_MSC_CFGP21) */</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  475</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    } CFGP21;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">    /** @brief port 2 interrupt control 2 (_MSC_CFGP22) */</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  485</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    } CFGP22;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">    /** @brief port 2 interrupt control 3 (_MSC_CFGP23) */</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  495</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    } CFGP23;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">    /** @brief port 2 interrupt control 4 (_MSC_CFGP24) */</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  505</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    } CFGP24;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">    /** @brief port 2 interrupt control 5 (_MSC_CFGP25) */</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  515</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    } CFGP25;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">    /** @brief port 0 interrupt status (_MSC_STSP0) */</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  525</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_0    : 1;    <span class="comment">///&lt; interrupt pending for port0[0] or timer 0</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_1    : 1;    <span class="comment">///&lt; interrupt pending for port0[1] or timer 1</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_2    : 1;    <span class="comment">///&lt; interrupt pending for port0[2]</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_3    : 1;    <span class="comment">///&lt; interrupt pending for port0[3]</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_4    : 1;    <span class="comment">///&lt; interrupt pending for port0[4]</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_5    : 1;    <span class="comment">///&lt; interrupt pending for port0[5] or CCO aux timer</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    } STSP0;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">    /** @brief port 2 interrupt status (_MSC_STSP2) */</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  537</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_0    : 1;    <span class="comment">///&lt; interrupt pending for port2[0] or timer 0</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_1    : 1;    <span class="comment">///&lt; interrupt pending for port2[1] or timer 1</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_2    : 1;    <span class="comment">///&lt; interrupt pending for port2[2]</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_3    : 1;    <span class="comment">///&lt; interrupt pending for port2[3]</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_4    : 1;    <span class="comment">///&lt; interrupt pending for port2[4]</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_5    : 1;    <span class="comment">///&lt; interrupt pending for port2[5] or CCO aux timer</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    } STSP2;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">    /** @brief port 2 input data register (_MSC_INPP2) */</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  549</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IN_0    : 1;    <span class="comment">///&lt; port 2 [0] input signal</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IN_1    : 1;    <span class="comment">///&lt; port 2 [1] input signal</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IN_2    : 1;    <span class="comment">///&lt; port 2 [2] input signal</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IN_3    : 1;    <span class="comment">///&lt; port 2 [3] input signal</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IN_4    : 1;    <span class="comment">///&lt; port 2 [4] input signal</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IN_5    : 1;    <span class="comment">///&lt; port 2 [5] input signal</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    } INPP2;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="comment">/* Reserved registers (1B) */</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ad718b31a7f5391671608cc70c719d1b8">  561</a></span>&#160;    uint8_t res     [1];</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="comment">/* different register layout on seletced devices */</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">    #if !defined(STNRG) &amp;&amp; !defined(STLUX285A)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">      /** @brief DAC &amp; comparator control register (_MSC_DACCTR) */</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  568</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC0_EN     : 1;    <span class="comment">///&lt; enable DAC0 and COMP0</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC1_EN     : 1;    <span class="comment">///&lt; enable DAC1 and COMP1</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC2_EN     : 1;    <span class="comment">///&lt; enable DAC2 and COMP2</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC3_EN     : 1;    <span class="comment">///&lt; enable DAC3</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CP3_EN      : 1;    <span class="comment">///&lt; enable COMP3</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CP3_SEL     : 1;    <span class="comment">///&lt; COMP3 reference voltage selection</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 1;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC_BIAS_EN : 1;    <span class="comment">///&lt; DAC bias enable</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"></span>      } DACCTR;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">    #else // STNRG || STLUX285A</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">      /** @brief DAC &amp; comparator control register (_MSC_DACCTR) */</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC0_EN     : 1;    <span class="comment">///&lt; enable DAC0 &amp; CMP0, and select internal reference</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC1_EN     : 1;    <span class="comment">///&lt; enable DAC1 &amp; CMP1, and select internal reference</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC2_EN     : 1;    <span class="comment">///&lt; enable DAC2 &amp; CMP2, and select internal reference</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC3_EN     : 1;    <span class="comment">///&lt; enable DAC3 &amp; CMP3, and select internal reference</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CP0_EN_EREF : 1;    <span class="comment">///&lt; enable CMP0 and select external reference when DAC0_EN=0</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CP1_EN_EREF : 1;    <span class="comment">///&lt; enable CMP1 and select external reference when DAC1_EN=0</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CP2_EN_EREF : 1;    <span class="comment">///&lt; enable CMP2 and select external reference when DAC2_EN=0</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CP3_EN_EREF : 1;    <span class="comment">///&lt; enable CMP3 and select external reference when DAC3_EN=0</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"></span>      } DACCTR;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">    #endif // STNRG || STLUX285A</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">    /** @brief DAC0 input data register (_MSC_DACIN0) */</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  597</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC_IN  : 4;    <span class="comment">///&lt; DAC input value</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    } DACIN0;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">    /** @brief DAC1 input data register (_MSC_DACIN1) */</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  604</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC_IN  : 4;    <span class="comment">///&lt; DAC input value</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    } DACIN1;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">    /** @brief DAC2 input data register (_MSC_DACIN2) */</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  611</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC_IN  : 4;    <span class="comment">///&lt; DAC input value</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    } DACIN2;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">    /** @brief DAC3 input data register (_MSC_DACIN3) */</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  618</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DAC_IN  : 4;    <span class="comment">///&lt; DAC input value</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    } DACIN3;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">    /** @brief SMED0 &amp; SMED1 global configuration register (_MSC_SMDCFG01) */</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  625</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD0_DRVOUT  : 1;    <span class="comment">///&lt; PWM0 control merge output signal in coupled mode</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD0_GLBCONF : 3;    <span class="comment">///&lt; SMED0 global configuration</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD1_DRVOUT  : 1;    <span class="comment">///&lt; PWM1 control merge output signal in coupled mode</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD1_GLBCONF : 3;    <span class="comment">///&lt; SMED1 global configuration</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"></span>    } SMDCFG01;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">    /** @brief SMED2 &amp; SMED3 global configuration register (_MSC_SMDCFG23) */</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  634</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD2_DRVOUT  : 1;    <span class="comment">///&lt; PWM2 control merge output signal in coupled mode</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD2_GLBCONF : 3;    <span class="comment">///&lt; SMED2 global configuration</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD3_DRVOUT  : 1;    <span class="comment">///&lt; PWM3 control merge output signal in coupled mode</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD3_GLBCONF : 3;    <span class="comment">///&lt; SMED3 global configuration</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"></span>    } SMDCFG23;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">    /** @brief SMED4 &amp; SMED5 global configuration register (_MSC_SMDCFG45) */</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  643</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD4_DRVOUT  : 1;    <span class="comment">///&lt; PWM4 control merge output signal in coupled mode</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD4_GLBCONF : 3;    <span class="comment">///&lt; SMED4 global configuration</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD5_DRVOUT  : 1;    <span class="comment">///&lt; PWM5 control merge output signal in coupled mode</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD5_GLBCONF : 3;    <span class="comment">///&lt; SMED5 global configuration</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"></span>    } SMDCFG45;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">    /** @brief SMEDs software events (_MSC_SMSWEV) */</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  652</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SW0     : 1;    <span class="comment">///&lt; software event on SMED0</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SW1     : 1;    <span class="comment">///&lt; software event on SMED1</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SW2     : 1;    <span class="comment">///&lt; software event on SMED2</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SW3     : 1;    <span class="comment">///&lt; software event on SMED3</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SW4     : 1;    <span class="comment">///&lt; software event on SMED4</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SW5     : 1;    <span class="comment">///&lt; software event on SMED5</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    } SMSWEV;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">    /** @brief SMEDs unlock register (_MSC_SMUNLOCK) */</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  664</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   USE_UNLOCK_01 : 1;    <span class="comment">///&lt; enable unlock for SMED0/1 (only in coupled mode)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   USE_UNLOCK_23 : 1;    <span class="comment">///&lt; enable unlock for SMED2/3 (only in coupled mode)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   USE_UNLOCK_45 : 1;    <span class="comment">///&lt; enable unlock for SMED4/5 (only in coupled mode)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UNLOCK_01     : 1;    <span class="comment">///&lt; unlock SMED0/1  (only in coupled mode)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UNLOCK_23     : 1;    <span class="comment">///&lt; unlock SMED2/3  (only in coupled mode)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UNLOCK_45     : 1;    <span class="comment">///&lt; unlock SMED4/5  (only in coupled mode)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>                 : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    } SMUNLOCK;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">    /** @brief connection matrix selection for SMED0 (_MSC_CBOXS0) */</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  676</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S0_0 : 2;    <span class="comment">///&lt; connection box selection line for SMED0 input InSig[0]</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S0_1 : 2;    <span class="comment">///&lt; connection box selection line for SMED0 input InSig[1]</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S0_2 : 2;    <span class="comment">///&lt; connection box selection line for SMED0 input InSig[2]</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    } CBOXS0;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">    /** @brief connection matrix selection for SMED1 (_MSC_CBOXS1) */</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  685</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S1_0 : 2;    <span class="comment">///&lt; connection box selection line for SMED1 input InSig[0]</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S1_1 : 2;    <span class="comment">///&lt; connection box selection line for SMED1 input InSig[1]</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S1_2 : 2;    <span class="comment">///&lt; connection box selection line for SMED1 input InSig[2]</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    } CBOXS1;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">    /** @brief connection matrix selection for SMED2 (_MSC_CBOXS2) */</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  694</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S2_0 : 2;    <span class="comment">///&lt; connection box selection line for SMED2 input InSig[0]</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S2_1 : 2;    <span class="comment">///&lt; connection box selection line for SMED2 input InSig[1]</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S2_2 : 2;    <span class="comment">///&lt; connection box selection line for SMED2 input InSig[2]</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    } CBOXS2;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">    /** @brief connection matrix selection for SMED3 (_MSC_CBOXS3) */</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  703</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S3_0 : 2;    <span class="comment">///&lt; connection box selection line for SMED3 input InSig[0]</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S3_1 : 2;    <span class="comment">///&lt; connection box selection line for SMED3 input InSig[1]</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S3_2 : 2;    <span class="comment">///&lt; connection box selection line for SMED3 input InSig[2]</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    } CBOXS3;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">    /** @brief connection matrix selection for SMED4 (_MSC_CBOXS4) */</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  712</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S4_0 : 2;    <span class="comment">///&lt; connection box selection line for SMED4 input InSig[0]</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S4_1 : 2;    <span class="comment">///&lt; connection box selection line for SMED4 input InSig[1]</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S4_2 : 2;    <span class="comment">///&lt; connection box selection line for SMED4 input InSig[2]</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    } CBOXS4;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">    /** @brief connection matrix selection for SMED5 (_MSC_CBOXS5) */</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  721</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S5_0 : 2;    <span class="comment">///&lt; connection box selection line for SMED5 input InSig[0]</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S5_1 : 2;    <span class="comment">///&lt; connection box selection line for SMED5 input InSig[1]</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CONB_S5_2 : 2;    <span class="comment">///&lt; connection box selection line for SMED5 input InSig[2]</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    } CBOXS5;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">    /** @brief SMED I/O MUX control register (_MSC_IOMXSMD) */</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  730</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD_FSMSL0 : 3;    <span class="comment">///&lt; SMED FSM status multiplexing output selection line for P0[2:0]</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_FSMEN0 : 1;    <span class="comment">///&lt; enable SMED FSM status signals multiplexing on P0[2:0]</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMD_FSMSL1 : 3;    <span class="comment">///&lt; SMED FSM status multiplexing output selection line for P0[5:3]</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_FSMEN1 : 1;    <span class="comment">///&lt; enable SMED FSM status signals multiplexing on P0[5:3]</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"></span>    } IOMXSMD;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">    #if defined(STNRG)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">      /** @brief port 1 interrupt control 0 register (_MSC_CFGP10) */</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      } CFGP10;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">      /** @brief port 1 interrupt control 1 register (_MSC_CFGP11) */</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      } CFGP11;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">      /** @brief port 1 interrupt control 2 register (_MSC_CFGP12) */</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      } CFGP12;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">      /** @brief port 1 interrupt control 3 register (_MSC_CFGP13) */</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      } CFGP13;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">      /** @brief port 1 interrupt control 4 register (_MSC_CFGP14) */</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      } CFGP14;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">    #else // STNRG</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      <span class="comment">/* Reserved registers (5B) */</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ac2e220a2d09b27aa9119a535e131910c">  789</a></span>&#160;      uint8_t res2    [5];</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">    #endif // STNRG</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">    /** @brief port 1 interrupt control 5 &amp; AUX timer register (_MSC_CFGP15) */</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  795</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_TYPE : 1;    <span class="comment">///&lt; interrupt type configuration IRQ/NMI</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    } CFGP15;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">    /** @brief port 1 &amp; AUX timer interrupt status register (_MSC_STSP1) */</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  805</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_0    : 1;    <span class="comment">///&lt; interrupt pending for port1[0] or timer 0</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_1    : 1;    <span class="comment">///&lt; interrupt pending for port1[1] or timer 1</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_2    : 1;    <span class="comment">///&lt; interrupt pending for port1[2]</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_3    : 1;    <span class="comment">///&lt; interrupt pending for port1[3]</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_4    : 1;    <span class="comment">///&lt; interrupt pending for port1[4]</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_5    : 1;    <span class="comment">///&lt; interrupt pending for port1[5] or CCO aux timer</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    } STSP1;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="comment">/* Reserved registers (1B) */</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#a35e6ecca9b2226ad5461865459a90dc6">  817</a></span>&#160;    uint8_t res3    [1];</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">    /** @brief port 3 (COMP) input register (_MSC_INPP3) */</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  821</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP_0  : 1;    <span class="comment">///&lt; COMP0 output signal</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP_1  : 1;    <span class="comment">///&lt; COMP1 output signal</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP_2  : 1;    <span class="comment">///&lt; COMP2 output signal</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP_3  : 1;    <span class="comment">///&lt; COMP3 output signal</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    } INPP3;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">    /** @brief port P0 alternate function MUX control register (_MSC_IOMXP0) */</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  831</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P010 : 2;   <span class="comment">///&lt; Port0 [1:0] I/O multiplexing scheme</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P032 : 2;   <span class="comment">///&lt; Port0 [3:2] I/O multiplexing scheme</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P054 : 2;   <span class="comment">///&lt; Port0 [5:4] I/O multiplexing scheme</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;   <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    } IOMXP0;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">    /** @brief port P1 alternate function MUX control register (_MSC_IOMXP1) */</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  840</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P10 : 1;   <span class="comment">///&lt; Port1 [0] I/O multiplexing scheme</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P11 : 1;   <span class="comment">///&lt; Port1 [1] I/O multiplexing scheme</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P12 : 1;   <span class="comment">///&lt; Port1 [2] I/O multiplexing scheme</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P13 : 1;   <span class="comment">///&lt; Port1 [3] I/O multiplexing scheme</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P14 : 1;   <span class="comment">///&lt; Port1 [4] I/O multiplexing scheme</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P15 : 1;   <span class="comment">///&lt; Port1 [5] I/O multiplexing scheme</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;   <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    } IOMXP1;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">    /** @brief MSC indirect address register (_MSC_IDXADD) */</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  852</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDR    : 8;   <span class="comment">///&lt; indirect address for _MSC_IDXDAT</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"></span>    } IDXADD;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">    /** @brief MCR indirect data registers (_MSC_IDXDAT), indirect adressing via _MSC_IDXADD */</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  858</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      <span class="comment">// basic timer 0 &amp; 1 only for STNRG</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">      #if defined(STNRG)</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">        /** @brief basic timer 1/0 source clock selection (_MSC_FTM0CKSEL, indirect access via _MSC_IDXADD=0x00) */</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CLK_SEL0   : 3;   <span class="comment">///&lt; Basic Timer 0 clock source configuration</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EN0        : 1;   <span class="comment">///&lt; Basic Timer 0 enable</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CLK_SEL1   : 3;   <span class="comment">///&lt; Basic Timer 1 clock source configuration</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EN1        : 1;   <span class="comment">///&lt; Basic Timer 1 enable</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"></span>        } FTM0CKSEL;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">        /** @brief basic timer 0 clock prescale (_MSC_FTM0CKDIV, indirect access via _MSC_IDXADD=0x01) */</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV        : 8;   <span class="comment">///&lt; Basic Timer 0 clock prescaler (fTIM=clk/(N+1))</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"></span>        } FTM0CKDIV;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">        /** @brief basic timer 0 counter value (_MSC_FTM0CONF, indirect access via _MSC_IDXADD=0x02) */</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COUNT      : 6;   <span class="comment">///&lt; Basic Timer 0 counter value (cnt=N+2)</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>              : 2;   <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        } FTM0CONF;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">        /** @brief basic timer 1 clock prescale (_MSC_FTM1CKDIV, indirect access via _MSC_IDXADD=0x03) */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV        : 8;   <span class="comment">///&lt; Basic Timer 1 clock prescaler (fTIM=clk/(N+1))</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"></span>        } FTM1CKDIV;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">        /** @brief basic timer 1 counter value (_MSC_FTM1CONF, indirect access via _MSC_IDXADD=0x04) */</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COUNT       : 6;   <span class="comment">///&lt; Basic Timer 1 counter value (cnt=N+2)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADC_AFLUSH  : 1;   <span class="comment">///&lt; ADC FIFO auto-flush for single conversion mode</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADC_ARELOAD : 1;   <span class="comment">///&lt; ADC FIFO auto-reload enable (requires ADC_CFG.CIRCULAR=1)</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment"></span>        } FTM1CONF;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">      #endif // STNRG</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">      /** @brief DALI clock selection (_MSC_DALICKSEL, indirect access via _MSC_IDXADD=0x05) */</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  902</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CLK_SEL    : 3;   <span class="comment">///&lt; DALI filter clock source configuration</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EN         : 1;   <span class="comment">///&lt; DALI filter logic enable</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADC_TRGSEL : 4;   <span class="comment">///&lt; DALI configure ADC trigger sources</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"></span>      } DALICKSEL;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">      /** @brief DALI filter clock division factor (_MSC_DALICKDIV, indirect access via _MSC_IDXADD=0x06) */</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  910</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV     : 8;      <span class="comment">///&lt; DALI filter clock division factor (CLKFLT = CLK(CLK_SEL) / (DIV + 1))</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"></span>      } DALICKDIV;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">      /** @brief DALI filter mode configuration (_MSC_DALICONF, indirect access via _MSC_IDXADD=0x07) */</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  916</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COUNT   : 6;   <span class="comment">///&lt; DALI filter counter timer value</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MODE    : 2;   <span class="comment">///&lt; DALI filter mode selection</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"></span>      } DALICONF;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">      /** @brief INPP2 aux. register 1 (_MSC_INPP2AUX1, indirect access via _MSC_IDXADD=0x08) */</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  923</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULLUP0 : 1;   <span class="comment">///&lt; INPP2[0] pull-up enable</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULLUP1 : 1;   <span class="comment">///&lt; INPP2[1] pull-up enable</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULLUP2 : 1;   <span class="comment">///&lt; INPP2[2] pull-up enable</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULLUP3 : 1;   <span class="comment">///&lt; INPP2[3] pull-up enable</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULLUP4 : 1;   <span class="comment">///&lt; INPP2[4] pull-up enable</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULLUP5 : 1;   <span class="comment">///&lt; INPP2[5] pull-up enable</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"></span><span class="preprocessor">        #if defined(STNRG)</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1; <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADCTRG_EN : 1; <span class="comment">///&lt; ADC HW triggered conversion request</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment"></span><span class="preprocessor">        #else</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2; <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">        #endif</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      } INPP2AUX1;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">      /** @brief INPP2 aux. register 2 (_MSC_INPP2AUX2, indirect access via _MSC_IDXADD=0x09) */</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  940</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPP2_IMSK0 : 1;  <span class="comment">///&lt; INPP2[0] interrupt mask enable</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPP2_IMSK1 : 1;  <span class="comment">///&lt; INPP2[1] interrupt mask enable</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPP2_IMSK2 : 1;  <span class="comment">///&lt; INPP2[2] interrupt mask enable</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPP2_IMSK3 : 1;  <span class="comment">///&lt; INPP2[3] interrupt mask enable</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPP2_IMSK4 : 1;  <span class="comment">///&lt; INPP2[4] interrupt mask enable</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPP2_IMSK5 : 1;  <span class="comment">///&lt; INPP2[5] interrupt mask enable</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPP0_IMSK  : 1;  <span class="comment">///&lt; INPP0 interrupt mask enable</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 1; <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      } INPP2AUX2;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      <span class="comment">// only for STNRG devices</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">      #if defined(STNRG)</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">        /** @brief DAC0 hysteresis selection (_MSC_DAC0_HYST, indirect access via _MSC_IDXADD=0x0A) */</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HYSTDN  : 3;      <span class="comment">///&lt; comparator hysteresis on falling signals</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;      <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HYSTUP  : 3;      <span class="comment">///&lt; comparator hysteresis on rising signals</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;      <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        } DAC0_HYST;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">        /** @brief DAC1 hysteresis selection (_MSC_DAC1_HYST, indirect access via _MSC_IDXADD=0x0B) */</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HYSTDN  : 3;      <span class="comment">///&lt; comparator hysteresis on falling signals</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;      <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HYSTUP  : 3;      <span class="comment">///&lt; comparator hysteresis on rising signals</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;      <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;        } DAC1_HYST;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">        /** @brief DAC2 hysteresis selection (_MSC_DAC2_HYST, indirect access via _MSC_IDXADD=0x0C) */</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HYSTDN  : 3;      <span class="comment">///&lt; comparator hysteresis on falling signals</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;      <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HYSTUP  : 3;      <span class="comment">///&lt; comparator hysteresis on rising signals</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;      <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;        } DAC2_HYST;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">        /** @brief DAC3 hysteresis selection (_MSC_DAC3_HYST, indirect access via _MSC_IDXADD=0x0D) */</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HYSTDN  : 3;      <span class="comment">///&lt; comparator hysteresis on falling signals</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;      <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HYSTUP  : 3;      <span class="comment">///&lt; comparator hysteresis on rising signals</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"></span>          <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;      <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        } DAC3_HYST;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">      #endif // STNRG</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">      /** @brief P3-0 control register input line (CMP0) (_MSC_CFGP30, indirect access via _MSC_IDXADD=0x0E) */</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  993</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_MSK  : 1;    <span class="comment">///&lt; interrupt mask enable for polling</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      } CFGP30;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">      /** @brief P3-1 control register input line (CMP1) (_MSC_CFGP31, indirect access via _MSC_IDXADD=0x0F) */</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1003</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_MSK  : 1;    <span class="comment">///&lt; interrupt mask enable for polling</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      } CFGP31;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">      /** @brief P3-2 control register input line (CMP2) (_MSC_CFGP32, indirect access via _MSC_IDXADD=0x10) */</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1013</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_MSK  : 1;    <span class="comment">///&lt; interrupt mask enable for polling</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      } CFGP32;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">      /** @brief P3-3 control register input line (CMP3) (_MSC_CFGP33, indirect access via _MSC_IDXADD=0x11) */</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1023</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_LEV  : 1;    <span class="comment">///&lt; interrupt request active level</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_SEL  : 2;    <span class="comment">///&lt; interrupt source configuration</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_ENB  : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_MSK  : 1;    <span class="comment">///&lt; interrupt mask enable for polling</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;      } CFGP33;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">      /** @brief Port 3 status register (CMP) (_MSC_STSP3, indirect access via _MSC_IDXADD=0x12) */</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1033</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_0    : 1;    <span class="comment">///&lt; interrupt pending for port0[0]</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_1    : 1;    <span class="comment">///&lt; interrupt pending for port0[1]</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_2    : 1;    <span class="comment">///&lt; interrupt pending for port0[2]</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>  INT_3    : 1;    <span class="comment">///&lt; interrupt pending for port0[3]</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;      } STSP3;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">      /** @brief Port P2 alternate function MUX control register (_MSC_IOMXP2, indirect access via _MSC_IDXADD=0x13). Note: missing in RM v1 */</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1043</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P20 : 1;   <span class="comment">///&lt; Port2 [0] I/O multiplexing scheme</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P21 : 1;   <span class="comment">///&lt; Port2 [1] I/O multiplexing scheme</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P22 : 1;   <span class="comment">///&lt; Port2 [2] I/O multiplexing scheme</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P23 : 1;   <span class="comment">///&lt; Port2 [3] I/O multiplexing scheme</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P24 : 1;   <span class="comment">///&lt; Port2 [4] I/O multiplexing scheme</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P25 : 1;   <span class="comment">///&lt; Port2 [5] I/O multiplexing scheme</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P26 : 1;   <span class="comment">///&lt; Port2 [6] I/O multiplexing scheme</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL_P27 : 1;   <span class="comment">///&lt; Port2 [7] I/O multiplexing scheme</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"></span>      } IOMXP2;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    } IDXDAT;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t">_MSC_t</a>;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="comment">/* Pointer to flash registers */</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae6bc1fa12031c2315dd467eccef6be27"> 1059</a></span>&#160;<span class="preprocessor">  #define _MSC          _SFR(_MSC_t,   MSC_AddressBase)        </span><span class="comment">///&lt; MSC misc register struct/bit access</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a96c89ae60588b68ccabc2929fced82"> 1060</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP00   _SFR(uint8_t,  MSC_AddressBase+0x00)   <span class="comment">///&lt; MSC port 0 interrupt control 0</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab782cf3a23c7cc1e043f1c4488bdfd9a"> 1061</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP01   _SFR(uint8_t,  MSC_AddressBase+0x01)   <span class="comment">///&lt; MSC port 0 interrupt control 1</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ff4012792ca73a700292c6df1bc1043"> 1062</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP02   _SFR(uint8_t,  MSC_AddressBase+0x02)   <span class="comment">///&lt; MSC port 0 interrupt control 2</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4951e0307ef8b4524cad2cbb0d48d43d"> 1063</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP03   _SFR(uint8_t,  MSC_AddressBase+0x03)   <span class="comment">///&lt; MSC port 0 interrupt control 3</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaafa59a8d8716bf28668fb402b1149e61"> 1064</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP04   _SFR(uint8_t,  MSC_AddressBase+0x04)   <span class="comment">///&lt; MSC port 0 interrupt control 4</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga586116ae1e11c072a4cbdbf4411dd4dd"> 1065</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP05   _SFR(uint8_t,  MSC_AddressBase+0x05)   <span class="comment">///&lt; MSC port 0 interrupt control 5</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8170219bd6fcda99a2f2b25cee25fcbb"> 1066</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP20   _SFR(uint8_t,  MSC_AddressBase+0x06)   <span class="comment">///&lt; MSC port 2 interrupt control 0</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90194c566e9ff40a5d1daa93c14801bc"> 1067</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP21   _SFR(uint8_t,  MSC_AddressBase+0x07)   <span class="comment">///&lt; MSC port 2 interrupt control 1</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gade096fbff8f8b89e95d913d155197a6b"> 1068</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP22   _SFR(uint8_t,  MSC_AddressBase+0x08)   <span class="comment">///&lt; MSC port 2 interrupt control 2</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9de1842981b0e053af88d3291dc5aebb"> 1069</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP23   _SFR(uint8_t,  MSC_AddressBase+0x09)   <span class="comment">///&lt; MSC port 2 interrupt control 3</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4f57bb73b5bd4a3c997a49cd4a94f4e"> 1070</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP24   _SFR(uint8_t,  MSC_AddressBase+0x0A)   <span class="comment">///&lt; MSC port 2 interrupt control 4</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf73a129a7ad9fd05d12250fe1b23f7b5"> 1071</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP25   _SFR(uint8_t,  MSC_AddressBase+0x0B)   <span class="comment">///&lt; MSC port 2 interrupt control 5</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf93dd12c7094f67fc83315ad99041d56"> 1072</a></span>&#160;<span class="comment"></span>  #define _MSC_STSP0    _SFR(uint8_t,  MSC_AddressBase+0x0C)   <span class="comment">///&lt; MSC port 0 interrupt status</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad540233244eb0b8423224915030a0c9f"> 1073</a></span>&#160;<span class="comment"></span>  #define _MSC_STSP2    _SFR(uint8_t,  MSC_AddressBase+0x0D)   <span class="comment">///&lt; MSC port 2 interrupt status</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5a7783ca0d091f72e2895b62b6ce53e"> 1074</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2    _SFR(uint8_t,  MSC_AddressBase+0x0E)   <span class="comment">///&lt; MSC port 2 input data register</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d1e594210e1708176dcaf66ccf8c404"> 1076</a></span>&#160;<span class="preprocessor">  #define _MSC_DACCTR   _SFR(uint8_t,  MSC_AddressBase+0x10)   </span><span class="comment">///&lt; MSC DAC &amp; comparator control register</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf07bb09fd1ff5073d1c829c4f8c932a"> 1077</a></span>&#160;<span class="comment"></span>  #define _MSC_DACIN0   _SFR(uint8_t,  MSC_AddressBase+0x11)   <span class="comment">///&lt; MSC DAC0 input data register</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1fa21d70d5fb1c215a15919d07a72ca9"> 1078</a></span>&#160;<span class="comment"></span>  #define _MSC_DACIN1   _SFR(uint8_t,  MSC_AddressBase+0x12)   <span class="comment">///&lt; MSC DAC1 input data register</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga38262482849d1e927134f36eb7ef65a4"> 1079</a></span>&#160;<span class="comment"></span>  #define _MSC_DACIN2   _SFR(uint8_t,  MSC_AddressBase+0x13)   <span class="comment">///&lt; MSC DAC2 input data register</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa95c4f719d620e98ee3eff62d38b4ccc"> 1080</a></span>&#160;<span class="comment"></span>  #define _MSC_DACIN3   _SFR(uint8_t,  MSC_AddressBase+0x14)   <span class="comment">///&lt; MSC DAC3 input data register</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70fc2b7a43d1d95af64578d5db08e98a"> 1081</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG01 _SFR(uint8_t,  MSC_AddressBase+0x15)   <span class="comment">///&lt; MSC SMED0 &amp; SMED1 global configuration register</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3454fc65b0c3107171717746368ab71f"> 1082</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG23 _SFR(uint8_t,  MSC_AddressBase+0x16)   <span class="comment">///&lt; MSC SMED2 &amp; SMED3 global configuration register</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad25024257fad761d8f78b64e2d7c460a"> 1083</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG45 _SFR(uint8_t,  MSC_AddressBase+0x17)   <span class="comment">///&lt; MSC SMED4 &amp; SMED5 global configuration register</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga87f2a8a388bf824fe1539af8fc42726a"> 1084</a></span>&#160;<span class="comment"></span>  #define _MSC_SMSWEV   _SFR(uint8_t,  MSC_AddressBase+0x18)   <span class="comment">///&lt; MSC SMEDs software events</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c28b31f686cfc0482eb13a72114c728"> 1085</a></span>&#160;<span class="comment"></span>  #define _MSC_SMUNLOCK _SFR(uint8_t,  MSC_AddressBase+0x19)   <span class="comment">///&lt; MSC SMEDs unlock register</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c93d5fe49550de3de77255e3db887fa"> 1086</a></span>&#160;<span class="comment"></span>  #define _MSC_CBOXS0   _SFR(uint8_t,  MSC_AddressBase+0x1A)   <span class="comment">///&lt; MSC connection matrix selection for SMED0</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0851a8f5913e3b3a367c4793710d07a2"> 1087</a></span>&#160;<span class="comment"></span>  #define _MSC_CBOXS1   _SFR(uint8_t,  MSC_AddressBase+0x1B)   <span class="comment">///&lt; MSC connection matrix selection for SMED1</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff3fe3d2b2f8b5f36f5917c0b840e510"> 1088</a></span>&#160;<span class="comment"></span>  #define _MSC_CBOXS2   _SFR(uint8_t,  MSC_AddressBase+0x1C)   <span class="comment">///&lt; MSC connection matrix selection for SMED2</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94b2c36d1f9ad0d7d0573fc98c5cfaf1"> 1089</a></span>&#160;<span class="comment"></span>  #define _MSC_CBOXS3   _SFR(uint8_t,  MSC_AddressBase+0x1D)   <span class="comment">///&lt; MSC connection matrix selection for SMED3</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ac1d0d6c3e899c42610349aefde6eac"> 1090</a></span>&#160;<span class="comment"></span>  #define _MSC_CBOXS4   _SFR(uint8_t,  MSC_AddressBase+0x1E)   <span class="comment">///&lt; MSC connection matrix selection for SMED4</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga13c688a61e89591823643ee90f3a4cd0"> 1091</a></span>&#160;<span class="comment"></span>  #define _MSC_CBOXS5   _SFR(uint8_t,  MSC_AddressBase+0x1F)   <span class="comment">///&lt; MSC connection matrix selection for SMED5</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga268155482541b3d70c6a235b85b0d3d1"> 1092</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXSMD  _SFR(uint8_t,  MSC_AddressBase+0x20)   <span class="comment">///&lt; MSC SMED I/O MUX control register</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment"></span>  #if defined(STNRG)</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">    #define _MSC_CFGP10   _SFR(uint8_t,  MSC_AddressBase+0x21)   </span><span class="comment">///&lt; MSC port 1 interrupt control 0</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"></span>    #define _MSC_CFGP11   _SFR(uint8_t,  MSC_AddressBase+0x22)   <span class="comment">///&lt; MSC port 1 interrupt control 1</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"></span>    #define _MSC_CFGP12   _SFR(uint8_t,  MSC_AddressBase+0x23)   <span class="comment">///&lt; MSC port 1 interrupt control 2</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"></span>    #define _MSC_CFGP13   _SFR(uint8_t,  MSC_AddressBase+0x24)   <span class="comment">///&lt; MSC port 1 interrupt control 3</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment"></span>    #define _MSC_CFGP14   _SFR(uint8_t,  MSC_AddressBase+0x25)   <span class="comment">///&lt; MSC port 1 interrupt control 4</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="comment">// reserved (5B)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9b88b6867c72003301a00bd0b1b91b5"> 1102</a></span>&#160;<span class="preprocessor">  #define _MSC_CFGP15   _SFR(uint8_t,  MSC_AddressBase+0x26)   </span><span class="comment">///&lt; MSC port 1 interrupt control 5 &amp; AUX timer register</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae9d574f54e9b8308e47ca53251a37f8e"> 1103</a></span>&#160;<span class="comment"></span>  #define _MSC_STSP1    _SFR(uint8_t,  MSC_AddressBase+0x27)   <span class="comment">///&lt; MSC port 1 &amp; AUX timer interrupt status register</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaacd6b1c1a149905c9d3714c4086883c6"> 1105</a></span>&#160;<span class="preprocessor">  #define _MSC_INPP3    _SFR(uint8_t,  MSC_AddressBase+0x29)   </span><span class="comment">///&lt; MSC port 3 (COMP) input register</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cffd73108e5da27bd40af5ab41ee744"> 1106</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP0   _SFR(uint8_t,  MSC_AddressBase+0x2A)   <span class="comment">///&lt; MSC port P0 alternate function MUX control register</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga315a52bb2b5f58ca03b11fc574f23fc6"> 1107</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP1   _SFR(uint8_t,  MSC_AddressBase+0x2B)   <span class="comment">///&lt; MSC port P1 alternate function MUX control register</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1b06b5b6d47f459bd549d5743c290916"> 1108</a></span>&#160;<span class="comment"></span>  #define _MSC_IDXADD   _SFR(uint8_t,  MSC_AddressBase+0x2C)   <span class="comment">///&lt; MSC indirect address register</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga32f70f3b921db32c855ba82bb74e50a0"> 1109</a></span>&#160;<span class="comment"></span>  #define _MSC_IDXDAT   _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC indirect data register</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="comment">// indirect MSC register (adressing via _MSC_IDXADD)</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga72e7316d9abb6c8ba9b2ef21c7b863ce"> 1112</a></span>&#160;<span class="preprocessor">  #define _MSC_FTM0CKSEL  _SFR(uint8_t,  MSC_AddressBase+0x2D)   </span><span class="comment">///&lt; MSC basic timer 1/0 source clock selection (indirect addressing via _MSC_IDXADD=0x00)</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1466ce149e3e84f4eeb8c935e454494d"> 1113</a></span>&#160;<span class="comment"></span>  #define _MSC_FTM0CKDIV  _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC basic timer 0 clock prescale (indirect addressing via _MSC_IDXADD=0x01)</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad070f65a423ac406b338a444ed0da07c"> 1114</a></span>&#160;<span class="comment"></span>  #define _MSC_FTM0CONF   _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC basic timer 0 counter value (indirect addressing via _MSC_IDXADD=0x02)</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae847c2d78403fe76fff64a21d1a0335b"> 1115</a></span>&#160;<span class="comment"></span>  #define _MSC_FTM1CKDIV  _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC basic timer 1 clock prescale (indirect addressing via _MSC_IDXADD=0x03)</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf31539523dccc156eec7b1497ae3b82"> 1116</a></span>&#160;<span class="comment"></span>  #define _MSC_FTM1CONF   _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC basic timer 1 counter value (indirect addressing via _MSC_IDXADD=0x04)</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2ff5979dc650c90ecfa75188bedc40f"> 1117</a></span>&#160;<span class="comment"></span>  #define _MSC_DALICKSEL  _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC DALI clock selection (indirect addressing via _MSC_IDXADD=0x05)</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d49019863f4f280aa26900fc6425809"> 1118</a></span>&#160;<span class="comment"></span>  #define _MSC_DALICKDIV  _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC DALI filter clock division factor (indirect addressing via _MSC_IDXADD=0x06)</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ad8de67cde89c1f92ee7b8a57b0ded6"> 1119</a></span>&#160;<span class="comment"></span>  #define _MSC_DALICONF   _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC DALI filter mode configuration (indirect addressing via _MSC_IDXADD=0x07)</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0fdf957d4517b9f0daabcd5c285eb78b"> 1120</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX1  _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC INPP2 aux. register 1 (indirect addressing via _MSC_IDXADD=0x08)</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9a0a67b26155455ac689d1fed457cf4"> 1121</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX2  _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC INPP2 aux. register 2 (indirect addressing via _MSC_IDXADD=0x09)</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment"></span>  #if defined(STNRG)</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">    #define _MSC_DAC0_HYST  _SFR(uint8_t,  MSC_AddressBase+0x2D)   </span><span class="comment">///&lt; MSC DAC0 hysteresis selection (indirect addressing via _MSC_IDXADD=0x0A)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment"></span>    #define _MSC_DAC1_HYST  _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC DAC1 hysteresis selection (indirect addressing via _MSC_IDXADD=0x0B)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment"></span>    #define _MSC_DAC2_HYST  _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC DAC2 hysteresis selection (indirect addressing via _MSC_IDXADD=0x0C)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment"></span>    #define _MSC_DAC3_HYST  _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC DAC3 hysteresis selection (indirect addressing via _MSC_IDXADD=0x0D)</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ecc1b5e75a5559f780c0ac84f390629"> 1128</a></span>&#160;<span class="preprocessor">  #define _MSC_CFGP30     _SFR(uint8_t,  MSC_AddressBase+0x2D)   </span><span class="comment">///&lt; MSC P3-0 control register input line (CMP0) (indirect addressing via _MSC_IDXADD=0x0E)</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga49fa07460e74543fc5605b997859dada"> 1129</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP31     _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC P3-1 control register input line (CMP1) (indirect addressing via _MSC_IDXADD=0x0F)</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae6c930f51015b8f9c88915f313075078"> 1130</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP32     _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC P3-2 control register input line (CMP2) (indirect addressing via _MSC_IDXADD=0x10)</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga126c601170b6338976245f8a0fc73f99"> 1131</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGP33     _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC P3-3 control register input line (CMP3) (indirect addressing via _MSC_IDXADD=0x11)</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga80da40596c79420dcd0e5bea3d19610b"> 1132</a></span>&#160;<span class="comment"></span>  #define _MSC_STSP3      _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC Port 3 status register (CMP) (indirect addressing via _MSC_IDXADD=0x12)</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8bb2f1947dab9fe461ded2bf75f03c77"> 1133</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP2     _SFR(uint8_t,  MSC_AddressBase+0x2D)   <span class="comment">///&lt; MSC Port P2 alternate function MUX control register (indirect addressing via _MSC_IDXADD=0x13. Note: missing in RM v1)</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <span class="comment">/* MSC Module Reset Values (all are 0x00) */</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga81639d71a079ebe08834aa5d8e61e959"> 1137</a></span>&#160;<span class="preprocessor">  #define _MSC_RESET_VALUE           ((uint8_t) 0x00)          </span><span class="comment">///&lt; MSC registers reset value (all 0x00)</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="comment">/* MSC control register 1 (_MSC_CFGPxy) */</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaee3358e0677f80480f434136061eebbb"> 1141</a></span>&#160;<span class="preprocessor">  #define _MSC_CFGPXY_INT_LEV        ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; interrupt request active level [0]</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac086b1c403d87de5e7ee56d62afc3168"> 1142</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGPXY_INT_SEL        ((uint8_t) (0x03 &lt;&lt; 1))   <span class="comment">///&lt; interrupt request active level [1:0]</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae4c0f4fe5c492b16046bdede8b499439"> 1143</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGPXY_INT_SEL0       ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; interrupt request active level [0]</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga36dce9a2980b921d251612566407979c"> 1144</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGPXY_INT_SEL1       ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; interrupt request active level [1]</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga87c0fbafe059887293f635eda4a417a4"> 1145</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGPXY_INT_ENB        ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; interrupt enable [0]</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad21c0eef4833f46168befd8da46dafdd"> 1146</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGPXY_INT_TYPE       ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; interrupt type configuration IRQ/NMI (x=0..2) [0]</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5a0f27c560e7daeecf69c39ad0d2f3e"> 1147</a></span>&#160;<span class="comment"></span>  #define _MSC_CFGPXY_INT_MSK        ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; interrupt mask enable for polling (x=3) [0]</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="comment">/* MSC port x interrupt status (_MSC_STSPx) */</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga47c1e16f4e8b082d8479f713b4194edd"> 1151</a></span>&#160;<span class="preprocessor">  #define _MSC_STSPX_INT_0           ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; interrupt pending for port2[0] or timer 0 [0]</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab2d548f0b9839f8c3be462c4d3f05cfd"> 1152</a></span>&#160;<span class="comment"></span>  #define _MSC_STSPX_INT_1           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; interrupt pending for port2[1] or timer 1 [0]</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2243a7f41a6cd1b22f0777391cc02acf"> 1153</a></span>&#160;<span class="comment"></span>  #define _MSC_STSPX_INT_2           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; interrupt pending for port2[2] [0]</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga40df16c587ade44abf20303d57cbb21f"> 1154</a></span>&#160;<span class="comment"></span>  #define _MSC_STSPX_INT_3           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; interrupt pending for port2[3] [0]</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafadd87753b75ed5a1751af7b5a26704c"> 1155</a></span>&#160;<span class="comment"></span>  #define _MSC_STSPX_INT_4           ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; interrupt pending for port2[4] [0]</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8517373098a6ad0f624970131956c14d"> 1156</a></span>&#160;<span class="comment"></span>  #define _MSC_STSPX_INT_5           ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; interrupt pending for port2[5] or CCO aux timer [0]</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="comment">/* MSC port 2 input data register (_MSC_INPP2) */</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2236539849c5394c996fa43ad59b1c5"> 1160</a></span>&#160;<span class="preprocessor">  #define _MSC_INPP2_IN_0            ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; port 2 [0] input signal [0]</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga06393155db37728bb2e316f08cf35c26"> 1161</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2_IN_1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; port 2 [1] input signal [0]</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga550605d086843cbc7900e9833aba040c"> 1162</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2_IN_2            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; port 2 [2] input signal [0]</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ede1f90bd4844e86300311d91b4d657"> 1163</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2_IN_3            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; port 2 [3] input signal [0]</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf85e83b5220955068220e0044a4321f4"> 1164</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2_IN_4            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; port 2 [4] input signal [0]</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1e73c62bd44aab5d7d59d41113a9c7b6"> 1165</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2_IN_5            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; port 2 [5] input signal [0]</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">  #if !defined(STNRG) &amp;&amp; !defined(STLUX285A)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="comment">/* MSC port 2 input data register (_MSC_INPP2) */</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga348378a54c6cfd749797716b818f985d"> 1171</a></span>&#160;<span class="preprocessor">    #define _MSC_DACCTR_DAC0_EN        ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; enable DAC0 and COMP0 [0]</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c4234bfa279f183b509a09733521341"> 1172</a></span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_DAC1_EN        ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; enable DAC1 and COMP1 [0]</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga476cc4b08bc28d380117ce5a9a96b50c"> 1173</a></span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_DAC2_EN        ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; enable DAC2 and COMP2 [0]</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0be9f4836a0d977aff3221351907442"> 1174</a></span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_DAC3_EN        ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; enable DAC3 [0]</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8cdf629c379d0b5b1765c74862a34313"> 1175</a></span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_CP3_EN         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; enable COMP3 [0]</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2993b77a3a8c7b7ab5e79ba1e032fa5"> 1176</a></span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_CP3_SEL        ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; COMP3 reference voltage selection [0]</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment"></span>    // reserved [6]</div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18482894f8d6d85a795b7e3d486b8559"> 1178</a></span>&#160;<span class="preprocessor">    #define _MSC_DACCTR_DAC_BIAS_EN    ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; DAC bias enable [0]</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">  #else // STNRG || STLUX285A</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="comment">/* MSC port 2 input data register (_MSC_INPP2) */</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">    #define _MSC_DACCTR_DAC0_EN        ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; enable DAC0 &amp; CMP0, and select internal reference [0]</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_DAC1_EN        ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; enable DAC1 &amp; CMP1, and select internal reference [0]</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_DAC2_EN        ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; enable DAC2 &amp; CMP2, and select internal reference [0]</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_DAC3_EN        ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; enable DAC3 &amp; CMP3, and select internal reference [0]</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_CP0_EN_EREF    ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; enable CMP0 and select external reference when DAC0_EN=0 [0]</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_CP1_EN_EREF    ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; enable CMP1 and select external reference when DAC1_EN=0 [0]</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_CP2_EN_EREF    ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; enable CMP2 and select external reference when DAC2_EN=0 [0]</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment"></span>    #define _MSC_DACCTR_CP3_EN_EREF    ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; enable CMP3 and select external reference when DAC3_EN=0 [0]</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">  #endif // STNRG || STLUX285A</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="comment">/* MSC DACx input data register (_MSC_DACINx) */</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7cb789aee524240da83f8692ab525686"> 1195</a></span>&#160;<span class="preprocessor">  #define _MSC_DACINX_DAC_IN         ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; DAC input value [3:0]</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f31d62e5e5281def27bc8e6f14484b7"> 1196</a></span>&#160;<span class="comment"></span>  #define _MSC_DACINX_DAC_IN0        ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; DAC input value [0]</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga169408ad4b6c133d53ed47bfe3b62001"> 1197</a></span>&#160;<span class="comment"></span>  #define _MSC_DACINX_DAC_IN1        ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; DAC input value [1]</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga77ca99e039085ea3c854b014509d3fbe"> 1198</a></span>&#160;<span class="comment"></span>  #define _MSC_DACINX_DAC_IN2        ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; DAC input value [2]</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga735522102b9a2790868e7d7304bb685c"> 1199</a></span>&#160;<span class="comment"></span>  #define _MSC_DACINX_DAC_IN3        ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; DAC input value [3]</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="comment">/* MSC SMED0 &amp; SMED1 global configuration register (_MSC_SMDCFG01) */</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga38d60748195ce6a8ad3f6b1424e43e46"> 1203</a></span>&#160;<span class="preprocessor">  #define _MSC_SMDCFG01_SMD0_DRVOUT   ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; PWM0 control merge output signal in coupled mode [0]</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab7fda89b89b8c63e0912bb050e79169a"> 1204</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG01_SMD0_GLBCONF  ((uint8_t) (0x07 &lt;&lt; 1))   <span class="comment">///&lt; SMED0 global configuration [2:0]</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga099fdccd4dc55afbdc9463cd23dc0488"> 1205</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG01_SMD0_GLBCONF0 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SMED0 global configuration [0]</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga581be8500097176d712b00bc166a406c"> 1206</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG01_SMD0_GLBCONF1 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; SMED0 global configuration [1]</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3bba0986823321a524076ad67bc6d180"> 1207</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG01_SMD0_GLBCONF2 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; SMED0 global configuration [2]</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4"> 1208</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG01_SMD1_DRVOUT   ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; PWM1 control merge output signal in coupled mode [0]</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f246d894f4347231bca1ac1ce8dc51a"> 1209</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG01_SMD1_GLBCONF  ((uint8_t) (0x07 &lt;&lt; 5))   <span class="comment">///&lt; SMED1 global configuration [2:0]</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ae84cccfc257659b88abddc5ae99844"> 1210</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG01_SMD1_GLBCONF0 ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; SMED1 global configuration [0]</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab057f2aa9cbc7267fb829e3fad8bd2d1"> 1211</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG01_SMD1_GLBCONF1 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SMED1 global configuration [1]</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac3a721c75df713b231b9441566f938f9"> 1212</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG01_SMD1_GLBCONF2 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SMED1 global configuration [2]</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="comment">/* MSC SMED2 &amp; SMED3 global configuration register (_MSC_SMDCFG23) */</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafd69a9fcd9401d5151d44b46ea0e3199"> 1215</a></span>&#160;<span class="preprocessor">  #define _MSC_SMDCFG23_SMD2_DRVOUT   ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; PWM2 control merge output signal in coupled mode [0]</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae58a3527ed8e7b47cb159284f4ddd9a4"> 1216</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG23_SMD2_GLBCONF  ((uint8_t) (0x07 &lt;&lt; 1))   <span class="comment">///&lt; SMED2 global configuration [2:0]</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f1e5da0026fbe7663b6349dc06a415c"> 1217</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG23_SMD2_GLBCONF0 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SMED2 global configuration [0]</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e5a0a6776ec0fb78420290dd0fdbb24"> 1218</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG23_SMD2_GLBCONF1 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; SMED2 global configuration [1]</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga33fd504ec7aae648a4869ed981ccbaaf"> 1219</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG23_SMD2_GLBCONF2 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; SMED2 global configuration [2]</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1e50320eead058a413a305bf259ec0d"> 1220</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG23_SMD3_DRVOUT   ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; PWM3 control merge output signal in coupled mode [0]</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga437cca2ce5d63ffec229cf2db96ba00f"> 1221</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG23_SMD3_GLBCONF  ((uint8_t) (0x07 &lt;&lt; 5))   <span class="comment">///&lt; SMED3 global configuration [2:0]</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7dcd4fcaa3134fef6d2d990aa854cb3d"> 1222</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG23_SMD3_GLBCONF0 ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; SMED3 global configuration [0]</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3315ba4765a2190261b72d634104ae1c"> 1223</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG23_SMD3_GLBCONF1 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SMED3 global configuration [1]</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafa79d8ad2313900df68f998124b4832d"> 1224</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG23_SMD3_GLBCONF2 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SMED3 global configuration [2]</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="comment">/* MSC SMED4 &amp; SMED5 global configuration register (_MSC_SMDCFG45) */</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac4774e125d7c16c0ef276a28d482af82"> 1227</a></span>&#160;<span class="preprocessor">  #define _MSC_SMDCFG45_SMD4_DRVOUT   ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; PWM4 control merge output signal in coupled mode [0]</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa78abaabc53e57f2315a2e60aa4adfea"> 1228</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG45_SMD4_GLBCONF  ((uint8_t) (0x07 &lt;&lt; 1))   <span class="comment">///&lt; SMED4 global configuration [2:0]</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fb88900e2fec7cb4071d727ad9b7984"> 1229</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG45_SMD4_GLBCONF0 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SMED4 global configuration [0]</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac5f15f685e7dc89c74ff094b806fe16d"> 1230</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG45_SMD4_GLBCONF1 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; SMED4 global configuration [1]</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga395fd18882117b6cda325ae72ab20c03"> 1231</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG45_SMD4_GLBCONF2 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; SMED4 global configuration [2]</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1897582f286565399710d074c6c77220"> 1232</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG45_SMD5_DRVOUT   ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; PWM5 control merge output signal in coupled mode [0]</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2b30ffb9bfcbd394d05d6f55eca7630"> 1233</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG45_SMD5_GLBCONF  ((uint8_t) (0x07 &lt;&lt; 5))   <span class="comment">///&lt; SMED5 global configuration [2:0]</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70aac9862236037e011371d469964878"> 1234</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG45_SMD5_GLBCONF0 ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; SMED5 global configuration [0]</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga079cf92414af5fcbacb09d8cbad17682"> 1235</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG45_SMD5_GLBCONF1 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SMED5 global configuration [1]</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa54cab33ed0d3ba6fe51c24786d4fb28"> 1236</a></span>&#160;<span class="comment"></span>  #define _MSC_SMDCFG45_SMD5_GLBCONF2 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SMED5 global configuration [2]</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="comment">/* MSC SMEDs software events (_MSC_SMSWEV) */</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaceaf755913ec0a19c5e5ed8ce70bba8f"> 1239</a></span>&#160;<span class="preprocessor">  #define _MSC_SMSWEV_SW0         ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; software event on SMED0 [0]</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4195566abb4eeb5bfc8ba67c2d418dff"> 1240</a></span>&#160;<span class="comment"></span>  #define _MSC_SMSWEV_SW1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; software event on SMED1 [0]</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff0a478e0991d4e8c004c5c280509a7b"> 1241</a></span>&#160;<span class="comment"></span>  #define _MSC_SMSWEV_SW2         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; software event on SMED2 [0]</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga49863fbe4441698a33ba80bf0cc3280c"> 1242</a></span>&#160;<span class="comment"></span>  #define _MSC_SMSWEV_SW3         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; software event on SMED3 [0]</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a327a9cb441fb45cd34f358ab157174"> 1243</a></span>&#160;<span class="comment"></span>  #define _MSC_SMSWEV_SW4         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; software event on SMED4 [0]</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b3af03ffcdfd34f1c7a0019fc103320"> 1244</a></span>&#160;<span class="comment"></span>  #define _MSC_SMSWEV_SW5         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; software event on SMED5 [0]</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="comment">/* MSC SMEDs unlock register (_MSC_SMUNLOCK) */</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga017f2a17fee302eb0b4a12f641ea83ea"> 1248</a></span>&#160;<span class="preprocessor">  #define _MSC_SMUNLOCK_USE_UNLOCK_01 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; enable unlock for SMED0/1 (only in coupled mode)[0]</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3f84f39c3915de54f61d57ee6dc11c2"> 1249</a></span>&#160;<span class="comment"></span>  #define _MSC_SMUNLOCK_USE_UNLOCK_23 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; enable unlock for SMED2/3 (only in coupled mode)[0]</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabbf01941b0743f7fb6f05173a01d66ce"> 1250</a></span>&#160;<span class="comment"></span>  #define _MSC_SMUNLOCK_USE_UNLOCK_45 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; enable unlock for SMED4/5 (only in coupled mode)[0]</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gada547b3797aea0e88f2d6ff830c10e72"> 1251</a></span>&#160;<span class="comment"></span>  #define _MSC_SMUNLOCK_UNLOCK_01     ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; unlock SMED0/1  (only in coupled mode)[0]</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga54a3f0db0788887bb5457cc2345bdaf2"> 1252</a></span>&#160;<span class="comment"></span>  #define _MSC_SMUNLOCK_UNLOCK_23     ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; unlock SMED2/3  (only in coupled mode)[0]</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga25f68392beac40d5c139437d0b391bb5"> 1253</a></span>&#160;<span class="comment"></span>  #define _MSC_SMUNLOCK_UNLOCK_45     ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; unlock SMED4/5  (only in coupled mode)[0]</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="comment">/* MSC connection matrix selection for SMEDx (_MSC_CBOXSx) */</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0f061b583d58143bd918721456a7904a"> 1257</a></span>&#160;<span class="preprocessor">  #define __MSC_CBOXSX_CONB_S0_0  ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; connection box selection line for SMEDx input InSig[0] [1:0]</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3d74e6073bc1ecc18f1e9ba47759e2f7"> 1258</a></span>&#160;<span class="comment"></span>  #define __MSC_CBOXSX_CONB_S0_00 ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; connection box selection line for SMEDx input InSig[0] [0]</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf80b763ea67d46222909592f666c97f2"> 1259</a></span>&#160;<span class="comment"></span>  #define __MSC_CBOXSX_CONB_S0_01 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; connection box selection line for SMEDx input InSig[0] [1]</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5db3e46030d8a4547821d2553ccb3ff1"> 1260</a></span>&#160;<span class="comment"></span>  #define __MSC_CBOXSX_CONB_S0_1  ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; connection box selection line for SMEDx input InSig[1] [1:0]</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga39a4b581e11db8edfa65e6041f0e267e"> 1261</a></span>&#160;<span class="comment"></span>  #define __MSC_CBOXSX_CONB_S0_10 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; connection box selection line for SMEDx input InSig[1] [0]</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8130ab6aa7fff8bdf1deb9c171f776f6"> 1262</a></span>&#160;<span class="comment"></span>  #define __MSC_CBOXSX_CONB_S0_11 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; connection box selection line for SMEDx input InSig[1] [1]</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac70372b620252307a81d07139cd48875"> 1263</a></span>&#160;<span class="comment"></span>  #define __MSC_CBOXSX_CONB_S0_2  ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; connection box selection line for SMEDx input InSig[2] [1:0]</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacd3b70581fa6df27d66ad89213f8be86"> 1264</a></span>&#160;<span class="comment"></span>  #define __MSC_CBOXSX_CONB_S0_20 ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; connection box selection line for SMEDx input InSig[2] [0]</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga823dcc47f30037c090506ee6ec1ddc94"> 1265</a></span>&#160;<span class="comment"></span>  #define __MSC_CBOXSX_CONB_S0_21 ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; connection box selection line for SMEDx input InSig[2] [1]</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="comment">/* MSC SMED I/O MUX control register (_MSC_IOMXSMD) */</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f2b29982b3f0d720181be421c20b682"> 1269</a></span>&#160;<span class="preprocessor">  #define _MSC_IOMXSMD_SMD_FSMSL0  ((uint8_t) (0x07 &lt;&lt; 0))  </span><span class="comment">///&lt; SMED FSM status multiplexing output selection line for P0[2:0] [2:0]</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0d37b9c855d418cabe4e0377fda8444"> 1270</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXSMD_SMD_FSMSL00 ((uint8_t) (0x01 &lt;&lt; 0))  <span class="comment">///&lt; SMED FSM status multiplexing output selection line for P0[2:0] [0]</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga04bca04a9910e434cde7dfe7406fe705"> 1271</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXSMD_SMD_FSMSL01 ((uint8_t) (0x01 &lt;&lt; 1))  <span class="comment">///&lt; SMED FSM status multiplexing output selection line for P0[2:0] [1]</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5f073f0712337ee8a52a76938be5e36"> 1272</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXSMD_SMD_FSMSL02 ((uint8_t) (0x01 &lt;&lt; 2))  <span class="comment">///&lt; SMED FSM status multiplexing output selection line for P0[2:0] [2]</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf0e0c77eb69ec994374b9409a2e9d67"> 1273</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXSMD_SEL_FSMEN0  ((uint8_t) (0x01 &lt;&lt; 3))  <span class="comment">///&lt; enable SMED FSM status signals multiplexing on P0[2:0] [0]</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga549c8f09a7e67f4758d8d5c976e848f8"> 1274</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXSMD_SMD_FSMSL1  ((uint8_t) (0x07 &lt;&lt; 4))  <span class="comment">///&lt; SMED FSM status multiplexing output selection line for P0[5:3] [2:0]</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d99fc5ca20166df80e7e10ebb0caa52"> 1275</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXSMD_SMD_FSMSL10 ((uint8_t) (0x01 &lt;&lt; 4))  <span class="comment">///&lt; SMED FSM status multiplexing output selection line for P0[5:3] [0]</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga28019f0186ab86adc8a3defc1f9db85a"> 1276</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXSMD_SMD_FSMSL11 ((uint8_t) (0x01 &lt;&lt; 5))  <span class="comment">///&lt; SMED FSM status multiplexing output selection line for P0[5:3] [1]</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga264d612abac78ef996384aa584c16dde"> 1277</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXSMD_SMD_FSMSL12 ((uint8_t) (0x01 &lt;&lt; 6))  <span class="comment">///&lt; SMED FSM status multiplexing output selection line for P0[5:3] [2]</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacb7f4ee819b64001b210e83f68d85245"> 1278</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXSMD_SEL_FSMEN1  ((uint8_t) (0x01 &lt;&lt; 7))  <span class="comment">///&lt; enable SMED FSM status signals multiplexing on P0[5:3] [0]</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="comment">/* MSC port 3 (COMP) input register (_MSC_INPP3) */</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga128387eae5601155d30fbadc06e6b3fe"> 1281</a></span>&#160;<span class="preprocessor">  #define _MSC_INPP3_COMP_0        ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; COMP0 output signal [0]</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18d54025d597a1d7105e0698342cb44d"> 1282</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP3_COMP_1        ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; COMP1 output signal [0]</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga688bc9b77e9c55f34aad7b4e48f76c4b"> 1283</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP3_COMP_2        ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; COMP2 output signal [0]</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaee0f9c9cd77baf6123bcc4ffe5911af4"> 1284</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP3_COMP_3        ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; COMP3 output signal [0]</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="comment">/* MSC port P0 alternate function MUX control register (_MSC_IOMXP0) */</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8081740639607cbb5be5e34b92c36c7b"> 1288</a></span>&#160;<span class="preprocessor">  #define _MSC_IOMXP0_SEL_P010     ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; Port0 [1:0] I/O multiplexing scheme [1:0]</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga338f5d937c7ad55d63f2f8b39e68f70f"> 1289</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP0_SEL_P010_0   ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Port0 [1:0] I/O multiplexing scheme [0]</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab107d4cc731020c2d2039b697fd79257"> 1290</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP0_SEL_P010_1   ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Port0 [1:0] I/O multiplexing scheme [1]</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8933e916ecd452a11c47ae7b546fdf61"> 1291</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP0_SEL_P032     ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; Port0 [3:2] I/O multiplexing scheme [1:0]</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadd55f3522bde400f6c3bdd5ff9274c70"> 1292</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP0_SEL_P032_0   ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Port0 [3:2] I/O multiplexing scheme [0]</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga527fe395edfe0435096e2a3ecbaf2aa5"> 1293</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP0_SEL_P032_1   ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Port0 [3:2] I/O multiplexing scheme [1]</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga12a0480fc3f8f1788ce8bba2c3a233b8"> 1294</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP0_SEL_P054     ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; Port0 [5:4] I/O multiplexing scheme [1:0]</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8329a92d9da1ba8bda762e72ee44d900"> 1295</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP0_SEL_P054_0   ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Port0 [5:4] I/O multiplexing scheme [0]</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga419c52e45ee2f58d2adac56cc245d040"> 1296</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP0_SEL_P054_1   ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Port0 [5:4] I/O multiplexing scheme [1]</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="comment">/* MSC port P1 alternate function MUX control register (_MSC_IOMXP1) */</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2607b6b794dd844ed3f691303bd5266f"> 1300</a></span>&#160;<span class="preprocessor">  #define _MSC_IOMXP1_SEL_P10      ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Port1 [0] I/O multiplexing scheme [0]</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ad4de2ba7ab0f90d0ac77413bb74a39"> 1301</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP1_SEL_P11      ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Port1 [1] I/O multiplexing scheme [0]</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacd6aa273212f4a0f2663320583c8ca3e"> 1302</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP1_SEL_P12      ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Port1 [2] I/O multiplexing scheme [0]</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab77f0e2ec2a1593aa907da63dcea4f82"> 1303</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP1_SEL_P13      ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Port1 [3] I/O multiplexing scheme [0]</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9475c204eed727cea24a9535440f02a"> 1304</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP1_SEL_P14      ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Port1 [4] I/O multiplexing scheme [0]</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7f4b741f0339be3bd16958ceb446fb4d"> 1305</a></span>&#160;<span class="comment"></span>  #define _MSC_IOMXP1_SEL_P15      ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Port1 [5] I/O multiplexing scheme [0]</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="comment">// basic timer 0 &amp; 1 only for STNRG</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">  #if defined(STNRG)</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="comment">/* MSC basic timer 1/0 source clock selection (_MSC_FTM0CKSEL, indirect access via _MSC_IDXADD=0x00) */</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">    #define _MSC_FTM0CKSEL_CLK_SEL0  ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; Basic Timer 0 clock source configuration [2:0]</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment"></span>    #define _MSC_FTM0CKSEL_CLK_SEL00 ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Basic Timer 0 clock source configuration [0]</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment"></span>    #define _MSC_FTM0CKSEL_CLK_SEL01 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Basic Timer 0 clock source configuration [1]</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment"></span>    #define _MSC_FTM0CKSEL_CLK_SEL02 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Basic Timer 0 clock source configuration [2]</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment"></span>    #define _MSC_FTM0CKSEL_EN0       ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Basic Timer 0 enable [0]</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment"></span>    #define _MSC_FTM0CKSEL_CLK_SEL1  ((uint8_t) (0x07 &lt;&lt; 0))   <span class="comment">///&lt; Basic Timer 1 clock source configuration [2:0]</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment"></span>    #define _MSC_FTM0CKSEL_CLK_SEL10 ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Basic Timer 1 clock source configuration [0]</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment"></span>    #define _MSC_FTM0CKSEL_CLK_SEL11 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Basic Timer 1 clock source configuration [1]</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment"></span>    #define _MSC_FTM0CKSEL_CLK_SEL12 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Basic Timer 1 clock source configuration [2]</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"></span>    #define _MSC_FTM0CKSEL_EN1       ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Basic Timer 1 enable [0]</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    <span class="comment">/* MSC basic timer 1 counter value (_MSC_FTM1CONF, indirect access via _MSC_IDXADD=0x04) */</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">    #define _MSC_FTM1CONF_ADC_AFLUSH  ((uint8_t) (0x01 &lt;&lt; 3)) </span><span class="comment">///&lt; ADC FIFO auto-flush for single conversion mode [0]</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment"></span>    #define _MSC_FTM1CONF_ADC_ARELOAD ((uint8_t) (0x01 &lt;&lt; 3)) <span class="comment">///&lt; ADC FIFO auto-reload enable (requires ADC_CFG.CIRCULAR=1) [0]</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">  #endif // STNRG</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="comment">/* MSC INPP2 aux. register 1 (_MSC_INPP2AUX1, indirect access via _MSC_IDXADD=0x08) */</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac758e94d655cfba1c860c9c067a7bde0"> 1330</a></span>&#160;<span class="preprocessor">  #define _MSC_INPP2AUX1_PULLUP0   ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; INPP2[0] pull-up enable [0]</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a70adc928505f8ff74d580819947ba1"> 1331</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX1_PULLUP1   ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; INPP2[1] pull-up enable [0]</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57ff861edcb45f523eb56e8aaed71c02"> 1332</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX1_PULLUP2   ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; INPP2[2] pull-up enable [0]</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4b0aa15ecde2bbfed8b9ea27e1361fd9"> 1333</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX1_PULLUP3   ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; INPP2[3] pull-up enable [0]</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab4842ba381db95d994ced5660c7d1985"> 1334</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX1_PULLUP4   ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; INPP2[4] pull-up enable [0]</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59c580fd2f08ac554b2b4aa8defe416c"> 1335</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX1_PULLUP5   ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; INPP2[5] pull-up enable [0]</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment"></span>  #if defined(STNRG)</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <span class="comment">// reserved [6]</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">    #define _MSC_INPP2AUX1_ADCTRG_EN ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; ADC HW triggered conversion request [0]</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="comment">// reserved [7:6]</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="comment">/* MSC INPP2 aux. register 2 (_MSC_INPP2AUX2, indirect access via _MSC_IDXADD=0x09) */</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5758fd4345269b0488ab03bbd004fff6"> 1344</a></span>&#160;<span class="preprocessor">  #define _MSC_INPP2AUX2_INPP2_IMSK0 ((uint8_t) (0x01 &lt;&lt; 0)) </span><span class="comment">///&lt; INPP2[0] interrupt mask enable [0]</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0908c4dffaa6e7bcfe0c2bb941005eb"> 1345</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX2_INPP2_IMSK1 ((uint8_t) (0x01 &lt;&lt; 1)) <span class="comment">///&lt; INPP2[1] interrupt mask enable [0]</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga428cd59a4c976910eab9fd760f4578ea"> 1346</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX2_INPP2_IMSK2 ((uint8_t) (0x01 &lt;&lt; 2)) <span class="comment">///&lt; INPP2[2] interrupt mask enable [0]</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5d2478d928b31cbb3ce4ca3bb8f2e2c"> 1347</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX2_INPP2_IMSK3 ((uint8_t) (0x01 &lt;&lt; 3)) <span class="comment">///&lt; INPP2[3] interrupt mask enable [0]</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga76f278fbec9a3e73f59163c97490ee02"> 1348</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX2_INPP2_IMSK4 ((uint8_t) (0x01 &lt;&lt; 4)) <span class="comment">///&lt; INPP2[4] interrupt mask enable [0]</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a2dc57f1edd12543c21b221b4977523"> 1349</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX2_INPP2_IMSK5 ((uint8_t) (0x01 &lt;&lt; 5)) <span class="comment">///&lt; INPP2[5] interrupt mask enable [0]</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga390f7c784db0818a50e7a16fc7c739bf"> 1350</a></span>&#160;<span class="comment"></span>  #define _MSC_INPP2AUX2_INPP0_IMSK  ((uint8_t) (0x01 &lt;&lt; 6)) <span class="comment">///&lt; INPP0 interrupt mask enable [0]</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#endif // MSC_AddressBase</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">// Non-volative memory (_FLASH)</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(FLASH_AddressBase)</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">  /** @brief struct to control write/erase of flash memory (_FLASH) */</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1363</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">    /** @brief Flash control register 1 (_FLASH_CR1) */</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1366</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FIX   : 1;    <span class="comment">///&lt; Fixed Byte programming time</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IE    : 1;    <span class="comment">///&lt; Flash Interrupt enable</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AHALT : 1;    <span class="comment">///&lt; Power-down in Active-halt mode</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HALT  : 1;    <span class="comment">///&lt; Power-down in Halt mode</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    } CR1;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">    /** @brief Flash control register 2 (_FLASH_CR2) */</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1376</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRG   : 1;    <span class="comment">///&lt; Standard block programming</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FPRG  : 1;    <span class="comment">///&lt; Fast block programming</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERASE : 1;    <span class="comment">///&lt; Block erasing</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WPRG  : 1;    <span class="comment">///&lt; Word programming</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPT   : 1;    <span class="comment">///&lt; Write option bytes</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">    /** @brief Complementary flash control register 2 (_FLASH_NCR2) */</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1387</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NPRG   : 1;   <span class="comment">///&lt; Standard block programming</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>          : 3;   <span class="comment">//   Reserved</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NFPRG  : 1;   <span class="comment">///&lt; Fast block programming</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NERASE : 1;   <span class="comment">///&lt; Block erasing</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NWPRG  : 1;   <span class="comment">///&lt; Word programming</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NOPT   : 1;   <span class="comment">///&lt; Write option bytes</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment"></span>    } NCR2;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">    /** @brief Flash protection register (_FLASH_FPR) */</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1398</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WPB    : 8;   <span class="comment">///&lt; User boot code area protection</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"></span>    } FPR;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">    /** @brief Complementary flash protection register (_FLASH_NFPR) */</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1404</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NWPB   : 8;   <span class="comment">///&lt; User boot code area protection</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment"></span>    } NFPR;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">    /** @brief Flash status register (_FLASH_IAPSR) */</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1410</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WR_PG_DIS : 1;  <span class="comment">///&lt; Write attempted to protected page flag</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUL       : 1;  <span class="comment">///&lt; Flash Program memory unlocked flag</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOP       : 1;  <span class="comment">///&lt; End of programming (write or erase operation) flag</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUL       : 1;  <span class="comment">///&lt; Data EEPROM area unlocked flag</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;  <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HVOFF     : 1;  <span class="comment">///&lt; End of high voltage flag</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;  <span class="comment">//   Reserved</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    } IAPSR;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="comment">/* Reserved registers (2B) */</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#add2bf628463e42e924cfd4caceda608e"> 1422</a></span>&#160;    uint8_t res     [2];</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">    /** @brief Flash program memory unprotecting key register (_FLASH_PUKR) */</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1426</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WP    : 8;   <span class="comment">///&lt; Program memory write unlock key</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment"></span>    } PUKR;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#a76549939ee6762e16d8c18d7f73e6c2c"> 1432</a></span>&#160;    uint8_t res2    [1];</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">    /** @brief Data EEPROM unprotection key register (_FLASH_DUKR) */</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1436</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WD    : 8;   <span class="comment">///&lt; Data EEPROM write unlock key</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment"></span>    } DUKR;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    <span class="comment">/* Reserved registers (2B) */</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#a57c28571bf180eb575c5afb0a1b713ec"> 1442</a></span>&#160;    uint8_t res3    [2];</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">    /** @brief Flash wait state register (_FLASH_WAIT) */</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1446</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAIT  : 2;   <span class="comment">///&lt; Data EEPROM write unlock key</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 6;   <span class="comment">//   Reserved</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    } WAIT;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a>;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="comment">/* Pointer to flash registers */</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95b02c9549c0b2c0ffd21407561ec99c"> 1454</a></span>&#160;<span class="preprocessor">  #define _FLASH        _SFR(_FLASH_t, FLASH_AddressBase)        </span><span class="comment">///&lt; Flash struct/bit access</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga641b9b38321993351e4a909a9fb0806e"> 1455</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1    _SFR(uint8_t,  FLASH_AddressBase+0x00)   <span class="comment">///&lt; Flash control register 1</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3fff078309f8c4b04d498ddc146d9a20"> 1456</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2    _SFR(uint8_t,  FLASH_AddressBase+0x01)   <span class="comment">///&lt; Flash control register 2</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabfcf4ab340a465ab11b6682fce1e9467"> 1457</a></span>&#160;<span class="comment"></span>  #define _FLASH_NCR2   _SFR(uint8_t,  FLASH_AddressBase+0x02)   <span class="comment">///&lt; Flash Complementary control register 2</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf9c50d09917c66d355cbf2b08737c232"> 1458</a></span>&#160;<span class="comment"></span>  #define _FLASH_FRP    _SFR(uint8_t,  FLASH_AddressBase+0x03)   <span class="comment">///&lt; Flash protection register</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2fea48c548f8ced6b1eb3eaefd58ce7"> 1459</a></span>&#160;<span class="comment"></span>  #define _FLASH_NFRP   _SFR(uint8_t,  FLASH_AddressBase+0x04)   <span class="comment">///&lt; Flash Complementary protection register</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2f2c0f361a341a0e8ae7b7699768f6fc"> 1460</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR  _SFR(uint8_t,  FLASH_AddressBase+0x05)   <span class="comment">///&lt; Flash status register</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment"></span>  // reserved (2B)</div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga659a44fd0291bd3b0ff615c0fb9f18af"> 1462</a></span>&#160;<span class="preprocessor">  #define _FLASH_PUKR   _SFR(uint8_t,  FLASH_AddressBase+0x08)   </span><span class="comment">///&lt; Flash program memory unprotecting key register</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7"> 1464</a></span>&#160;<span class="preprocessor">  #define _FLASH_DUKR   _SFR(uint8_t,  FLASH_AddressBase+0x0A)   </span><span class="comment">///&lt; Data EEPROM unprotection key register</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment"></span>  // reserved (2B)</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94ecc10cf8974601a658b04a49d4d03f"> 1466</a></span>&#160;<span class="preprocessor">  #define _FLASH_WAIT   _SFR(uint8_t,  FLASH_AddressBase+0x0D)   </span><span class="comment">///&lt; Flash Wait state register</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="comment">/* FLASH Module Reset Values */</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa6e5036159de774257d6ca677df91813"> 1470</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR1_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; Flash control register 1 reset value</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga47675a162c7237544c9dd2499da51618"> 1471</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; Flash control register 2 reset value</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d99a5b6f8c2d8d3ba605366ac35cedb"> 1472</a></span>&#160;<span class="comment"></span>  #define _FLASH_NCR2_RESET_VALUE      ((uint8_t) 0xFF)          <span class="comment">///&lt; complementary Flash control register 2 reset value</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga13ab6bc2c1d6235a6545c10472c956e8"> 1473</a></span>&#160;<span class="comment"></span>  #define _FLASH_FRR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; Flash protection register reset value</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga069d81d3ef7205dff3648a1efa9e31ec"> 1474</a></span>&#160;<span class="comment"></span>  #define _FLASH_NFRR_RESET_VALUE      ((uint8_t) 0xFF)          <span class="comment">///&lt; Flash Complementary protection register reset value</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10c09fdeac27aea39eeb49d42dc595d5"> 1475</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_RESET_VALUE     ((uint8_t) 0x40)          <span class="comment">///&lt; Flash status register reset value</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d17c0ad7272143724c535369189f937"> 1476</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Flash program memory unprotecting key reset value</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e220dc48a0b8c12bf0ff819f4f994d0"> 1477</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Data EEPROM unprotection key reset value</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae3c1ee977f2f9ed9cf621432e416533a"> 1478</a></span>&#160;<span class="comment"></span>  #define _FLASH_WAIT_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Flash Wait state register reset value</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="comment">/* Flash control register 1 (_FLASH_CR1) */</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2306166e4c273545023d9641c70b7339"> 1482</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR1_FIX               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Fixed Byte programming time [0]</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c"> 1483</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1_IE                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Flash Interrupt enable [0]</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga312fdc877b1a978205c22dbb9d6c87b9"> 1484</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1_AHALT             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Power-down in Active-halt mode [0]</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga775985816a06c11b2bb88d6c1f6f33c0"> 1485</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1_HALT              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Power-down in Halt mode [0]</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="comment">/* Flash control register 2 and complement (_FLASH_CR2 and _FLASH_NCR2) */</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad58fcc102c73ee55f180f5987a47ae4a"> 1489</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR2_PRG               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga48bbc994af06896b2fe331b589821879"> 1491</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR2_FPRG              ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a225aeb948a35602582787254e67d78"> 1492</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_ERASE             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5bfac4b26f23b23bfb4f563af4e393eb"> 1493</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_WPRG              ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7146141b80bb74607bda14db306953ea"> 1494</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_OPT               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="comment">/* Flash status register (_FLASH_IAPSR) */</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga92afd00d0e8ad957255aa9387e779e0b"> 1497</a></span>&#160;<span class="preprocessor">  #define _FLASH_IAPSR_WR_PG_DIS       ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Write attempted to protected page flag [0]</span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga85e2ce4e13c29128ef780e241eac06f8"> 1498</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_PUL             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Flash Program memory unlocked flag [0]</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88ee1ee94759812ec3b3a279d9d741e3"> 1499</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_EOP             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; End of programming (write or erase operation) flag [0]</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga80704c60b5af853d5b1f16faa2d96b2d"> 1500</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_DUL             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Data EEPROM area unlocked flag [0]</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59a3232797b2ce85c29aed2b49dc03dd"> 1502</a></span>&#160;<span class="preprocessor">  #define _FLASH_IAPSR_HVOFF           ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; End of high voltage flag [0]</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="comment">/* Flash wait state register (_FLASH_WAIT) */</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae51736af0511ca26787e12f970b761ac"> 1506</a></span>&#160;<span class="preprocessor">  #define _FLASH_WAIT_WAIT             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; Flash wait state [1:0]</span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab43ace0a6c7e1ffb85e821d65ef93824"> 1507</a></span>&#160;<span class="comment"></span>  #define _FLASH_WAIT_WAIT0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Flash wait state [0]</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d5c01b78128943aedf7056817c99073"> 1508</a></span>&#160;<span class="comment"></span>  #define _FLASH_WAIT_WAIT1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Flash wait state [1]</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#endif // FLASH_AddressBase</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">// Reset status (_RST)</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(RST_AddressBase)</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">  /** @brief struct for determining reset source (_RST) */</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1521</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">    /** @brief Reset status register (_RST_SR) */</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1524</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WWDGF   : 1;    <span class="comment">///&lt; Window Watchdog reset flag</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IWDGF   : 1;    <span class="comment">///&lt; Independent Watchdog reset flag</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILLOPF  : 1;    <span class="comment">///&lt; Illegal opcode reset flag</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIMF   : 1;    <span class="comment">///&lt; SWIM reset flag</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EMCF    : 1;    <span class="comment">///&lt; EMC reset flag</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    } SR;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a>;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  <span class="comment">/* Pointer to reset status register */</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga44f69a4146a141cb4830f44fe74a3b0b"> 1536</a></span>&#160;<span class="preprocessor">  #define _RST     _SFR(_RST_t,        RST_AddressBase)          </span><span class="comment">///&lt; Reset module struct/bit access</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae8df0f3b5dc48d3a0af57126039f37ac"> 1537</a></span>&#160;<span class="comment"></span>  #define _RST_SR  _SFR(uint8_t,       RST_AddressBase+0x00)     <span class="comment">///&lt; Reset module status register</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="comment">/*  Reset module status register (_RST_SR) */</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0c4a9b04f8f89f096ba180f63bb78f0d"> 1540</a></span>&#160;<span class="preprocessor">  #define _RST_SR_WWDGF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Window Watchdog reset flag [0]</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae558a0a7c561385ae7f81a761df74679"> 1541</a></span>&#160;<span class="comment"></span>  #define _RST_SR_IWDGF                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Independent Watchdog reset flag [0]</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88b0bf6035d9c4ae2dc6950627e7672e"> 1542</a></span>&#160;<span class="comment"></span>  #define _RST_SR_ILLOPF               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Illegal opcode reset flag [0]</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01d6c75d076581476b7cf54426e7b7eb"> 1543</a></span>&#160;<span class="comment"></span>  #define _RST_SR_SWIMF                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; SWIM reset flag [0]</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cebfa9792934fb059b445b420a14da9"> 1544</a></span>&#160;<span class="comment"></span>  #define _RST_SR_EMCF                 ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; EMC reset flag [0]</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#endif // RST_AddressBase</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">// Clock control (_CLK)</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(CLK_AddressBase)</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">  /** @brief struct for configuring/monitoring clock module (_CLK) */</span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1557</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">    /** @brief SMED0 clock configiguration (_CLK_SMD0) */</span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1560</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CK_SW    : 2;    <span class="comment">///&lt; High speed internal RC oscillator enable</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMED_DIV : 3;    <span class="comment">///&lt; SMED division factor</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    } SMD0;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">    /** @brief SMED1 clock configiguration (_CLK_SMD1) */</span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1569</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CK_SW    : 2;    <span class="comment">///&lt; High speed internal RC oscillator enable</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMED_DIV : 3;    <span class="comment">///&lt; SMED division factor</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    } SMD1;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">    /** @brief SMED2 clock configiguration (_CLK_SMD2) */</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1578</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CK_SW    : 2;    <span class="comment">///&lt; High speed internal RC oscillator enable</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMED_DIV : 3;    <span class="comment">///&lt; SMED division factor</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    } SMD2;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">    /** @brief SMED3 clock configiguration (_CLK_SMD3) */</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1587</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CK_SW    : 2;    <span class="comment">///&lt; High speed internal RC oscillator enable</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMED_DIV : 3;    <span class="comment">///&lt; SMED division factor</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    } SMD3;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">    /** @brief SMED4 clock configiguration (_CLK_SMD4) */</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1596</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CK_SW    : 2;    <span class="comment">///&lt; High speed internal RC oscillator enable</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMED_DIV : 3;    <span class="comment">///&lt; SMED division factor</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    } SMD4;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">    /** @brief SMED5 clock configiguration (_CLK_SMD5) */</span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1605</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CK_SW    : 2;    <span class="comment">///&lt; High speed internal RC oscillator enable</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMED_DIV : 3;    <span class="comment">///&lt; SMED division factor</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    } SMD5;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    <span class="comment">/* Reserved registers (4B) */</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#a4378127e361b1aab36b3ce868cc6d928"> 1614</a></span>&#160;    uint8_t res     [4];</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">    /** @brief PLL divider/prescaler register (_CLK_PLLDIV) */</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1618</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PLL_DIV      : 2;    <span class="comment">///&lt; PLL at 96 MHz clock division factor (CLK PLL_DIV = CLK PLL/(4+n))</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>                : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PLL_PRES_DIV : 2;    <span class="comment">///&lt; PLL clock prescaled factor (CLK PLL_PRES_DIV = CLK PLL_DIV/2^n)</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>                : 3;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    } PLLDIV;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">    /** @brief AWU clock prescaler configuration (_CLK_AWUDIV) */</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1627</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUDIV    : 4;    <span class="comment">///&lt; AWU clock post divider</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    } AWUDIV;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">    /** @brief Internal clock register (_CLK_ICKR) */</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1634</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIEN   : 1;    <span class="comment">///&lt; High speed internal RC oscillator enable</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIRDY  : 1;    <span class="comment">///&lt; High speed internal oscillator ready flag</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FHWU    : 1;    <span class="comment">///&lt; Fast wakeup from Halt/Active-halt modes enable</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSIEN   : 1;    <span class="comment">///&lt; Low speed internal RC oscillator enable</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSIRDY  : 1;    <span class="comment">///&lt; Low speed internal oscillator ready flag</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REGAH   : 1;    <span class="comment">///&lt; Regulator power off in Active-halt mode enable</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    } ICKR;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">    /** @brief External clock register (_CLK_ECKR) */</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1646</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSEEN   : 1;    <span class="comment">///&lt; High speed external crystal oscillator enable</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSERDY  : 1;    <span class="comment">///&lt; High speed external crystal oscillator ready</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    } ECKR;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">    /** @brief PLL status register (_CLK_PLLR) */</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1654</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PLLON        : 1;    <span class="comment">///&lt; PLL power-down</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOCKP        : 1;    <span class="comment">///&lt; PLL lock signal</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REF_SEL      : 1;    <span class="comment">///&lt; PLL clock input reference clock selection</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BYPASS       : 1;    <span class="comment">///&lt; PLL bypass</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSCG_CTRL    : 1;    <span class="comment">///&lt; Spread spectrum control modulation</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SPREAD_CTRL  : 1;    <span class="comment">///&lt; PLL spread input</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PLL_LOCK_INT : 1;    <span class="comment">///&lt; PLL unlock interrupt enable</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>                : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    } PLLR;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">    /** @brief Clock master status register (_CLK_CMSR) */</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1667</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKM     : 4;    <span class="comment">///&lt; Clock master status</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NCKM    : 4;    <span class="comment">///&lt; Complementary clock master status</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment"></span>    } CMSR;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">    /** @brief Clock master switch register (_CLK_SWR) */</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1674</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWI     : 4;    <span class="comment">///&lt; Clock master selection</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NSWI    : 4;    <span class="comment">///&lt; Complementary clock master selection</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment"></span>    } SWR;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">    /** @brief Switch control register (_CLK_SWCR) */</span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1681</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWBSY   : 1;    <span class="comment">///&lt; Switch busy flag</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWEN    : 1;    <span class="comment">///&lt; Switch start/stop enable</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIEN   : 1;    <span class="comment">///&lt; Clock switch interrupt enable</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIF    : 1;    <span class="comment">///&lt; Clock switch interrupt flag</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    } SWCR;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">    /** @brief Clock divider register (_CLK_CKDIVR) */</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1691</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPUDIV  : 3;    <span class="comment">///&lt; CPU clock prescaler</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIDIV  : 2;    <span class="comment">///&lt; High speed internal clock prescaler</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved, must be kept cleared.</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    } CKDIVR;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">    /** @brief Peripheral clock gating register 1 (_CLK_PCKENR1) */</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1699</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_I2C    : 1;    <span class="comment">///&lt; clock enable I2C</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_PORT0  : 1;    <span class="comment">///&lt; clock enable PORT0</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_UART   : 1;    <span class="comment">///&lt; clock enable UART</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_DALI   : 1;    <span class="comment">///&lt; clock enable DALI</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_STMR   : 1;    <span class="comment">///&lt; clock enable STMR</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_PORT1  : 1;    <span class="comment">///&lt; clock enable PORT1</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_AWU    : 1;    <span class="comment">///&lt; clock enable AWU</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_ADC    : 1;    <span class="comment">///&lt; clock enable ADC</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment"></span>    } PCKENR1;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">    /** @brief Clock security system register (_CLK_CSSR) */</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1712</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CSSEN   : 1;    <span class="comment">///&lt; Clock security system enable</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AUX     : 1;    <span class="comment">///&lt; Auxiliary oscillator connected to master clock</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CSSDIE  : 1;    <span class="comment">///&lt; Clock security system detection interrupt enable</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CSSD    : 1;    <span class="comment">///&lt; Clock security system detection</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved, must be kept cleared.</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    } CSSR;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">    /** @brief Configurable clock output register (_CLK_CCOR) */</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1722</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOEN   : 1;    <span class="comment">///&lt; Configurable clock output enable</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOSEL  : 4;    <span class="comment">///&lt; Configurable clock output selection.</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCORDY  : 1;    <span class="comment">///&lt; Configurable clock output ready</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOBSY  : 1;    <span class="comment">///&lt; Configurable clock output busy</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared.</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    } CCOR;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">    /** @brief Peripheral clock gating register 2 (_CLK_PCKENR2) */</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1732</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SMED0 : 1;  <span class="comment">///&lt; clock enable SMED0</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SMED1 : 1;  <span class="comment">///&lt; clock enable SMED1</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SMED2 : 1;  <span class="comment">///&lt; clock enable SMED2</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SMED3 : 1;  <span class="comment">///&lt; clock enable SMED3</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SMED4 : 1;  <span class="comment">///&lt; clock enable SMED4</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SMED5 : 1;  <span class="comment">///&lt; clock enable SMED5</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 1;  <span class="comment">//   Reserved</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_MISC  : 1;  <span class="comment">///&lt; clock enable MISC</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment"></span>    } PCKENR2;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#a133c83fbf4820d4f997b238637c52c88"> 1745</a></span>&#160;    uint8_t res2    [1];</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">    /** @brief HSI clock calibration trimming register (_CLK_HSITRIMR) */</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1749</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSITRIM : 3;    <span class="comment">///&lt; HSI trimming value</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved, must be kept cleared.</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    } HSITRIMR;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">    /** @brief SWIM clock control register (_CLK_SWIMCCR) */</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1756</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIMCLK : 1;    <span class="comment">///&lt; SWIM clock divider</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved.</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    } SWIMCCR;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">    /** @brief CCO divider register (_CLK_CCODIVR) */</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1763</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCODIV  : 8;    <span class="comment">///&lt; Divisor for CCO clock (_CLK_CCO = CLK/(n+1))</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment"></span>    } CCODIVR;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">    /** @brief ADC clock configuration register (_CLK_ADCR) */</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1769</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEL     : 2;    <span class="comment">///&lt; ADC clock selection</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved.</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADC_DIV : 4;    <span class="comment">///&lt; Divisor for ADC clock (_CLK_ADC = CLK_SEL/(n+1))</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment"></span>    } ADCR;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ae560c2bbd2715bce76aeca981e86569e"> 1777</a></span>&#160;    uint8_t res3    [1];</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t">CLK_t</a>;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="comment">/* Pointer to CLK registers */</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga14a9340046e00525071a3099825538c6"> 1782</a></span>&#160;<span class="preprocessor">  #define _CLK          _SFR(_CLK_t,   CLK_AddressBase)          </span><span class="comment">///&lt; Clock module struct/bit access</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga50e73087a01256789b025e2ffa35bb9c"> 1783</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD0     _SFR(uint8_t,  CLK_AddressBase+0x00)     <span class="comment">///&lt; SMED0 RTC clock config. register</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2902ba7d33867a7168cb498137164a0"> 1784</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD1     _SFR(uint8_t,  CLK_AddressBase+0x01)     <span class="comment">///&lt; SMED1 RTC clock config. register</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae9f10aab2cc9333dde11027b0a3412bd"> 1785</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD2     _SFR(uint8_t,  CLK_AddressBase+0x02)     <span class="comment">///&lt; SMED2 RTC clock config. register</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7972e9d82891ab69d25d25b6c95e787"> 1786</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD3     _SFR(uint8_t,  CLK_AddressBase+0x03)     <span class="comment">///&lt; SMED3 RTC clock config. register</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5ec28e0e69398bf843a2207f9f926487"> 1787</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD4     _SFR(uint8_t,  CLK_AddressBase+0x04)     <span class="comment">///&lt; SMED4 RTC clock config. register</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab647d8b7f5d660ca49351229fdaf6a52"> 1788</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD5     _SFR(uint8_t,  CLK_AddressBase+0x05)     <span class="comment">///&lt; SMED5 RTC clock config. register</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment"></span>  // reserved (4B)</div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab630fe71b3e53ee793d2fa448027e32b"> 1790</a></span>&#160;<span class="preprocessor">  #define _CLK_PLLDIV   _SFR(uint8_t,  CLK_AddressBase+0x0A)     </span><span class="comment">///&lt; PLL divider/prescaler register</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac031dd7b24dd6268df870bd4c1fdc6eb"> 1791</a></span>&#160;<span class="comment"></span>  #define _CLK_AWUDIV   _SFR(uint8_t,  CLK_AddressBase+0x0B)     <span class="comment">///&lt; AWU divider register</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa712357f99ef5eae94a1e8a497583b52"> 1792</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR     _SFR(uint8_t,  CLK_AddressBase+0x0C)     <span class="comment">///&lt; Internal clock register</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18abc7321ad081ac78bafe3594679fde"> 1793</a></span>&#160;<span class="comment"></span>  #define _CLK_ECKR     _SFR(uint8_t,  CLK_AddressBase+0x0D)     <span class="comment">///&lt; External clock register</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2361525e37d40f89f2387769ea5d0dc"> 1794</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLR     _SFR(uint8_t,  CLK_AddressBase+0x0E)     <span class="comment">///&lt; PLL status register</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga775044d595b4f5e8265128d379c0c5ec"> 1795</a></span>&#160;<span class="comment"></span>  #define _CLK_CMSR     _SFR(uint8_t,  CLK_AddressBase+0x0F)     <span class="comment">///&lt; Clock master status register</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa86a185adeb0a04d5761e8b8c389dafc"> 1796</a></span>&#160;<span class="comment"></span>  #define _CLK_SWR      _SFR(uint8_t,  CLK_AddressBase+0x10)     <span class="comment">///&lt; Clock master switch register</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf8d51190301dd7cc424664a926613034"> 1797</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR     _SFR(uint8_t,  CLK_AddressBase+0x11)     <span class="comment">///&lt; Clock switch control register</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac7a526ae03eae4cbb2c289cae8799d23"> 1798</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR   _SFR(uint8_t,  CLK_AddressBase+0x12)     <span class="comment">///&lt; Clock divider register</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7215ff37307f028d95a08ac66f0c95ce"> 1799</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1  _SFR(uint8_t,  CLK_AddressBase+0x13)     <span class="comment">///&lt; Peripheral clock gating register 1</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0cef473b6c33f6a950dc21ab69d3393"> 1800</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR     _SFR(uint8_t,  CLK_AddressBase+0x14)     <span class="comment">///&lt; Clock security system register</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac4418b427c51ffc0c1a8828641f55519"> 1801</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR     _SFR(uint8_t,  CLK_AddressBase+0x15)     <span class="comment">///&lt; Configurable clock output register</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5b40782bfcfbdafafa0fdc0ebc2f767"> 1802</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2  _SFR(uint8_t,  CLK_AddressBase+0x16)     <span class="comment">///&lt; Peripheral clock gating register 2</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad850c7ae8b7db79bd9466343933356b9"> 1804</a></span>&#160;<span class="preprocessor">  #define _CLK_HSITRIMR _SFR(uint8_t,  CLK_AddressBase+0x18)     </span><span class="comment">///&lt; HSI clock calibration trimming register</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59cc65b6907d95706ced2e213803e085"> 1805</a></span>&#160;<span class="comment"></span>  #define _CLK_SWIMCCR  _SFR(uint8_t,  CLK_AddressBase+0x19)     <span class="comment">///&lt; SWIM clock control register</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f0f0d1dfb7b3537d2da6c4d12e813ee"> 1806</a></span>&#160;<span class="comment"></span>  #define _CLK_CCODIVR  _SFR(uint8_t,  CLK_AddressBase+0x1A)     <span class="comment">///&lt; CCO divider register</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga98841c5fe061ba24a4418b6bbf2c7de7"> 1807</a></span>&#160;<span class="comment"></span>  #define _CLK_ADCR     _SFR(uint8_t,  CLK_AddressBase+0x1B)     <span class="comment">///&lt; ADC clock configuration register</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="comment">/* CLK Module Reset Values */</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabd74da51da01393577874a707090d66f"> 1812</a></span>&#160;<span class="preprocessor">  #define _CLK_SMD0_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; SMED0 RTC clock config. register reset value</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga965abeea92c36a27edfe4f1bb0d52475"> 1813</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; SMED1 RTC clock config. register reset value</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga23cec836d1c153fff5fd5effc6fd0268"> 1814</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; SMED2 RTC clock config. register reset value</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaae8887076a91114d6d0cbbafa9c325a2"> 1815</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD3_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; SMED3 RTC clock config. register reset value</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90fffc48ab6a85da8a66f24749862a2c"> 1816</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD4_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; SMED4 RTC clock config. register reset value</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga47eb50567c97051534410b3652cc6cc2"> 1817</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD5_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; SMED5 RTC clock config. register reset value</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad9d097dbf847e608a37712f2d51eb854"> 1818</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLDIV_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; PLL divider/prescaler register reset value</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2af866a5fa931af709a786a5afec6f3a"> 1819</a></span>&#160;<span class="comment"></span>  #define _CLK_AWUDIV_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; AWU divider register reset value</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga864d7e45dfe688492fa03487ab1b3337"> 1820</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_RESET_VALUE        ((uint8_t) 0x01)          <span class="comment">///&lt; Internal clock register reset value</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5744e0e12569fed46acb00381964fdae"> 1821</a></span>&#160;<span class="comment"></span>  #define _CLK_ECKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External clock register reset value</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabdfef8323bee22eeeaa2df3722d8b266"> 1822</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLR_RESET_VALUE        ((uint8_t) 0x01)          <span class="comment">///&lt; PLL status register reset value</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga66566a3352b8d436ac6b2b6fd2130407"> 1823</a></span>&#160;<span class="comment"></span>  #define _CLK_CMSR_RESET_VALUE        ((uint8_t) 0xE1)          <span class="comment">///&lt; Clock master status register reset value</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae1db98bf1105493d11de8adbcc5eecdf"> 1824</a></span>&#160;<span class="comment"></span>  #define _CLK_SWR_RESET_VALUE         ((uint8_t) 0xE1)          <span class="comment">///&lt; Clock master switch register reset value</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga11236e65a4de3d5905128e7e73dcac0e"> 1825</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Clock switch control register reset value</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga89837a77d8dfb37b6e450ebca0d86ba5"> 1826</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_RESET_VALUE      ((uint8_t) 0x18)          <span class="comment">///&lt; Clock divider register reset value</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c85eb48efcda576e5c891f12400a3d9"> 1827</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_RESET_VALUE     ((uint8_t) 0xFF)          <span class="comment">///&lt; Peripheral clock gating register 1 reset value</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3218152b4d950fb9b74841cfec3984d6"> 1828</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Clock security system register reset value</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cd1ab223328ce8f83928607bec6ab49"> 1829</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Configurable clock output register reset value</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafa29b8ab9a967c3780897778aa870947"> 1830</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2_RESET_VALUE     ((uint8_t) 0xFF)          <span class="comment">///&lt; Peripheral clock gating register 2 reset value</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaccb9b74352230d1953e9845d2bdaf682"> 1831</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIMR_RESET_VALUE    ((uint8_t) 0x00)          <span class="comment">///&lt; HSI clock calibration trimming register reset value</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7f07c230a2813eef61b70dfb2217a04"> 1832</a></span>&#160;<span class="comment"></span>  #define _CLK_SWIMCCR_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; SWIM clock control register reset value</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cdda071fe3905150529b27d150805ea"> 1833</a></span>&#160;<span class="comment"></span>  #define _CLK_CCODIVR_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; CCO divider register reset value</span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga26ccdb9ef358a9c9e3f3c3a67e3167c6"> 1834</a></span>&#160;<span class="comment"></span>  #define _CLK_ADCR_RESET_VALUE        ((uint8_t) 0x20)          <span class="comment">///&lt; ADC clock configuration register reset value</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  <span class="comment">/* SMEDn clock configiguration (_CLK_SMDn) */</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad278b74fd1a2b8af405dc1e79b53f9ef"> 1838</a></span>&#160;<span class="preprocessor">  #define _CLK_SMD_CK_SW               ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; High speed internal RC oscillator enable [1:0]</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18410038040ddea98983093cb9983ec4"> 1839</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD_CK_SW0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; High speed internal RC oscillator enable [0]</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga476fd0f1be4ef0e3f89d9ab80dea83b7"> 1840</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD_CK_SW1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; High speed internal RC oscillator enable [1]</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa0a80e64144ab81b3323152d63b42bce"> 1842</a></span>&#160;<span class="preprocessor">  #define _CLK_SMD_SMED_DIV            ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; SMED division factor [2:0]</span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2450615bff71c1e4fe5cf4b6cae34dba"> 1843</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD_SMED_DIV0           ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; SMED division factor [0]</span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1840d1a6b09cd24b76bb10d029667480"> 1844</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD_SMED_DIV1           ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; SMED division factor [1]</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga74c6ee73c7265781d339166a3b91c302"> 1845</a></span>&#160;<span class="comment"></span>  #define _CLK_SMD_SMED_DIV2           ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SMED division factor [2]</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  <span class="comment">/* PLL divider/prescaler register (_CLK_PLLDIV) */</span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga101b9540fef9c299d183f815ee716348"> 1849</a></span>&#160;<span class="preprocessor">  #define _CLK_PLLDIV_DIV              ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; PLL at 96 MHz clock division factor [1:0]</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga283b4f4e8129536b993bae686b561722"> 1850</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLDIV_DIV0             ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; PLL at 96 MHz clock division factor [0]</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa76e7b565a7d0d2e0f2b34fb71ff4a58"> 1851</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLDIV_DIV1             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; PLL at 96 MHz clock division factor [1]</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4069607d810f33ae2211641e6047ceaa"> 1853</a></span>&#160;<span class="preprocessor">  #define _CLK_PLLDIV_PRES_DIV         ((uint8_t) (0x03 &lt;&lt; 3))   </span><span class="comment">///&lt; SMED division factor [2:0]</span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga34af119612c9d803cef4adc6bd8a68b5"> 1854</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLDIV_PRES_DIV0        ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; SMED division factor [0]</span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa271acab3b2853502cf17441c76ce6bd"> 1855</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLDIV_PRES_DIV1        ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; SMED division factor [1]</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <span class="comment">/* AWU clock prescaler configuration (_CLK_AWUDIV) */</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga83be68cd470bdaebcde1cf4606afc8f8"> 1859</a></span>&#160;<span class="preprocessor">  #define _CLK_AWUDIV_DIV              ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; AWU clock post divider [3:0]</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a9df12bd3a5254c4832b069cd2026f4"> 1860</a></span>&#160;<span class="comment"></span>  #define _CLK_AWUDIV_DIV0             ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; AWU clock post divider [0]</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga755da9028c45cf2956d52e7cf63f43e8"> 1861</a></span>&#160;<span class="comment"></span>  #define _CLK_AWUDIV_DIV1             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; AWU clock post divider [1]</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga33c6278fb9a6e6fc76d1e3ad62c8cee2"> 1862</a></span>&#160;<span class="comment"></span>  #define _CLK_AWUDIV_DIV2             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; AWU clock post divider [2]</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacdaf9a263ff482bd6c9785ca64b2d011"> 1863</a></span>&#160;<span class="comment"></span>  #define _CLK_AWUDIV_DIV3             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; AWU clock post divider [3]</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  <span class="comment">/* Internal clock register (_CLK_ICKR) */</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga555b18390da515921b83ae7fd7fa8a9d"> 1867</a></span>&#160;<span class="preprocessor">  #define _CLK_ICKR_HSIEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; High speed internal RC oscillator enable [0]</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga41c3d75b4a1d08e0cb4e9cbe78ca72be"> 1868</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_HSIRDY             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; High speed internal oscillator ready [0]</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c9d9878da191fc04df253996cc34f76"> 1869</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_FHWU               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Fast wakeup from Halt/Active-halt modes [0]</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga907df26d70baa5435836f26c04eb32e6"> 1870</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_LSIEN              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Low speed internal RC oscillator enable [0]</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"> 1871</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_LSIRDY             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Low speed internal oscillator ready [0]</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e693873f5a313ffd552ced6f0e28455"> 1872</a></span>&#160;<span class="comment"></span>  #define _CLK_ICKR_REGAH              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Regulator power off in Active-halt mode [0]</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  <span class="comment">/* External clock register (_CLK_ECKR) */</span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10b0a1c1343162997bec68f825d665bd"> 1876</a></span>&#160;<span class="preprocessor">  #define _CLK_ECKR_HSEEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; High speed external crystal oscillator enable [0]</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cac33e4a07cfd0b76f01e26813a3622"> 1877</a></span>&#160;<span class="comment"></span>  #define _CLK_ECKR_HSERDY             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; High speed external crystal oscillator ready [0]</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="comment">/* PLL status register (_CLK_PLLR) */</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1558134e15a7d8a52ca9a8ce504adb37"> 1881</a></span>&#160;<span class="preprocessor">  #define _CLK_PLLR_PLLON              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; PLL power-down [0]</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga99aeccf46448daca1ee38591ef5d6986"> 1882</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLR_LOCKP              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; PLL lock signal [0]</span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5859396048bcf4eb463e2dddc25c4c5"> 1883</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLR_REF_SEL            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; PLL clock input reference clock selection [0]</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga97ac6171bcd618e0c7fc1507eebe09aa"> 1884</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLR_BYPASS             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; PLL bypass [0]</span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf1f69789dd91042f731c29423875e7d"> 1885</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLR_SSCG_CTRL          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Spread spectrum control modulation [0]</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cf8b11948564b8e07c83bb144d078e9"> 1886</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLR_SPREAD_CTRL        ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; PLL spread input [0]</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga526a026e35d680ad68915bfb5a728fb1"> 1887</a></span>&#160;<span class="comment"></span>  #define _CLK_PLLR_PLL_LOCK_INT       ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; PLL unlock interrupt enable [0]</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <span class="comment">/* Switch control register (_CLK_SWCR) */</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88d25cdb5be2127ec3bdbe39321f4536"> 1891</a></span>&#160;<span class="preprocessor">  #define _CLK_SWCR_SWBSY              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Switch busy flag [0]</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9d8c58964e31f84d738c7d0046e1efe"> 1892</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR_SWEN               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Switch start/stop enable [0]</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gade70c1eb591ba2e4055127497be05391"> 1893</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR_SWIEN              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Clock switch interrupt enable [0]</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7faa08fdb3a3bff0e62f66dae51d8762"> 1894</a></span>&#160;<span class="comment"></span>  #define _CLK_SWCR_SWIF               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Clock switch interrupt flag [0]</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <span class="comment">/* Clock divider register (_CLK_CKDIVR) */</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac54084df019151f01c54bad41056306c"> 1898</a></span>&#160;<span class="preprocessor">  #define _CLK_CKDIVR_CPUDIV           ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; CPU clock prescaler [2:0]</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e5bbadb54f19006d45b756154e9e39d"> 1899</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_CPUDIV0          ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; CPU clock prescaler [0]</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3fa2760c5c3ed037c844fab9f4926b78"> 1900</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_CPUDIV1          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; CPU clock prescaler [1]</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf86f686601865b43ec59200d25b80e63"> 1901</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_CPUDIV2          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; CPU clock prescaler [2]</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ba6f2643a33fbe53cb81f13867f7cb4"> 1902</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_HSIDIV           ((uint8_t) (0x03 &lt;&lt; 3))   <span class="comment">///&lt; High speed internal clock prescaler [1:0]</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8fdb156345b1b53469a33d7a03792e6"> 1903</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_HSIDIV0          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; High speed internal clock prescaler [0]</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga790ba1bf4f9ff362d307b131e2163f3d"> 1904</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_HSIDIV1          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; High speed internal clock prescaler [1]</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  <span class="comment">/* Peripheral clock gating register 1 (_CLK_PCKENR1) */</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e2841604029c57eb242339e7cf2cb6b"> 1908</a></span>&#160;<span class="preprocessor">  #define _CLK_PCKENR1_I2C             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; clock enable I2C [0]</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0f7cd016ceea95c1dcb03691cb5492e3"> 1909</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_PORT0           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; clock enable PORT0 [0]</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga54dcd2e0bb7856983c1b00af526f3b7d"> 1910</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_UART            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; clock enable UART [0]</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e08881c058d86e544ed5057c276e461"> 1911</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_DALI            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; clock enable DALI [0]</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab58272d43d02a51652644a3a664d0847"> 1912</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_STMR            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; clock enable STMR [0]</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa395614b6bed58aff8695df913b7ef58"> 1913</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_PORT1           ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; clock enable PORT1 [0]</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab1e286de6e097f273bed855ab938de8b"> 1914</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_AWU             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; clock enable AWU [0]</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6aca8ca3ccadb8c4e1eb3456ef2f3eec"> 1915</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_ADC             ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; clock enable ADC [0]</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <span class="comment">/* Clock security system register (_CLK_CSSR) */</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga15abadcef221f0847347fc2696c207d9"> 1918</a></span>&#160;<span class="preprocessor">  #define _CLK_CSSR_CSSEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Clock security system enable [0]</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1a98de761ea4f0a7d4ebbe1ea5f75897"> 1919</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR_AUX                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Auxiliary oscillator connected to master clock [0]</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaddb30095f58aa64862b21b603515012c"> 1920</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR_CSSDIE             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Clock security system detection interrupt enable [0]</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f88f7095ed0babab5b662cc3e3558f1"> 1921</a></span>&#160;<span class="comment"></span>  #define _CLK_CSSR_CSSD               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Clock security system detection [0]</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  <span class="comment">/* Configurable clock output register (_CLK_CCOR) */</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac8fa2cf91fe8a8dd214873e1e75936fb"> 1925</a></span>&#160;<span class="preprocessor">  #define _CLK_CCOR_CCOEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Configurable clock output enable [0]</span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f110d1f104e00bf7b911ddb3ff54b32"> 1926</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL             ((uint8_t) (0x0F &lt;&lt; 1))   <span class="comment">///&lt; Configurable clock output selection [3:0]</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab37f53500beab6dda4185cfb94a8a82c"> 1927</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL0            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Configurable clock output selection [0]</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d16774962aaab8be0e6d9f7cbb6dc88"> 1928</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL1            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Configurable clock output selection [1]</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6c265ce26f6bd652495abf0c7ad7af5a"> 1929</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL2            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Configurable clock output selection [2]</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5582c22d162ab271eac21ef165a60cb8"> 1930</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL3            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Configurable clock output selection [3]</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d2632975f5972714265855171124d53"> 1931</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCORDY             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Configurable clock output ready [0]</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa7c57a9c89c29bbaceba163f726830a0"> 1932</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOBSY             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Configurable clock output busy [0]</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  <span class="comment">/* Peripheral clock gating register 2 (_CLK_PCKENR2) */</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga78b205bb566f53368475587cfb47ab08"> 1936</a></span>&#160;<span class="preprocessor">  #define _CLK_PCKENR2_SMED0           ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; clock enable SMED0 [0]</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab646cbd6fd46295683a9fe79fd51c80b"> 1937</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2_SMED1           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; clock enable SMED1 [0]</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac001d8716b11ec474e9907f05e8031ee"> 1938</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2_SMED2           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; clock enable SMED2 [0]</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafcec08ffe0ef10eacee955cd91805e03"> 1939</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2_SMED3           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; clock enable SMED3 [0]</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c4249087ba501eb968e794891a77bfc"> 1940</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2_SMED4           ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; clock enable SMED4 [0]</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1d4800ea09cac56336c4d9fe9a90753"> 1941</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR2_SMED5           ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; clock enable SMED5 [0]</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment"></span>  // reserved [6]</div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1adb55ffa6d31ba2109c505f0a53e5ca"> 1943</a></span>&#160;<span class="preprocessor">  #define _CLK_PCKENR2_MISC            ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; clock enable MISC [0]</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  <span class="comment">/* HSI clock calibration trimming register (_CLK_HSITRIMR) */</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga25441e103cfcb259ce3fe7841a4589c3"> 1946</a></span>&#160;<span class="preprocessor">  #define _CLK_HSITRIMR_TRIM           ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; HSI trimming value [2:0]</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e87b420a30913ddc699a1c66bcd03f4"> 1947</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIMR_TRIM0          ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; HSI trimming value [0]</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b893ea7a267897883328639d8d27067"> 1948</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIMR_TRIM1          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; HSI trimming value [1]</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga549c6615aa15c2fbe5b020ffcbd21647"> 1949</a></span>&#160;<span class="comment"></span>  #define _CLK_HSITRIMR_TRIM2          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; HSI trimming value [2]</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;  <span class="comment">/* SWIM clock control register (_CLK_SWIMCCR) */</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa7334d7a63a81e032efd2f504d260bac"> 1953</a></span>&#160;<span class="preprocessor">  #define _CLK_SWIMCCR_SWIMCLK         ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SWIM clock divider [0]</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  <span class="comment">/* ADC clock configuration register (_CLK_ADCR) */</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacbb4ec70f248709bd3fed323018b7ebc"> 1957</a></span>&#160;<span class="preprocessor">  #define _CLK_ADCR_SEL                ((uint8_t) (0x03 &lt;&lt; 0))    </span><span class="comment">///&lt; ADC clock selection [1:0]</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2bb068bd5164ff3d5eb21ff5c624a4c"> 1958</a></span>&#160;<span class="comment"></span>  #define _CLK_ADCR_SEL0               ((uint8_t) (0x01 &lt;&lt; 0))    <span class="comment">///&lt; ADC clock selection [0]</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae4cd52124bfdca0f4779a7678e395f59"> 1959</a></span>&#160;<span class="comment"></span>  #define _CLK_ADCR_SEL1               ((uint8_t) (0x01 &lt;&lt; 1))    <span class="comment">///&lt; ADC clock selection [1]</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4beb8ca26fdb1015ce75d76c2ffbc6da"> 1961</a></span>&#160;<span class="preprocessor">  #define _CLK_ADCR_ADC_DIV            ((uint8_t) (0x03 &lt;&lt; 0))    </span><span class="comment">///&lt; Divisor for ADC clock [3:0]</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga356664da949b76dddc908e3300ab0ffb"> 1962</a></span>&#160;<span class="comment"></span>  #define _CLK_ADCR_ADC_DIV0           ((uint8_t) (0x01 &lt;&lt; 0))    <span class="comment">///&lt; Divisor for ADC clock [0]</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d4696cba22a4a4da710090790c316c1"> 1963</a></span>&#160;<span class="comment"></span>  #define _CLK_ADCR_ADC_DIV1           ((uint8_t) (0x01 &lt;&lt; 1))    <span class="comment">///&lt; Divisor for ADC clock [1]</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94b8034a5e92904e4f1cc8270c445b57"> 1964</a></span>&#160;<span class="comment"></span>  #define _CLK_ADCR_ADC_DIV2           ((uint8_t) (0x01 &lt;&lt; 2))    <span class="comment">///&lt; Divisor for ADC clock [2]</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b8af6bef83407460125652c647d484b"> 1965</a></span>&#160;<span class="comment"></span>  #define _CLK_ADCR_ADC_DIV3           ((uint8_t) (0x01 &lt;&lt; 3))    <span class="comment">///&lt; Divisor for ADC clock [3]</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#endif // CLK_AddressBase</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">// Window Watchdog (_WWDG)</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(WWDG_AddressBase)</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment">  /** @brief struct for access to Window Watchdog registers (_WWDG) */</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1977</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">    /** @brief WWDG Control register (_WWDG_CR) */</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1980</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T       : 7;    <span class="comment">///&lt; 7-bit WWDG counter</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WDGA    : 1;    <span class="comment">///&lt; WWDG activation (n/a if WWDG enabled by option byte)</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment">    /** @brief WWDR Window register (_WWDG_WR) */</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1987</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   W       : 7;    <span class="comment">///&lt; 7-bit window value</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    } WR;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a>;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="comment">/* Pointer to Window Watchdog registers */</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0805659aa3ffd3f906b888b0d36a3e13"> 1995</a></span>&#160;<span class="preprocessor">  #define _WWDG         _SFR(_WWDG_t,  WWDG_AddressBase)         </span><span class="comment">///&lt; Window Watchdog struct/bit access</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ab816af607b32f66b1546d9b24792f0"> 1996</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR      _SFR(uint8_t,  WWDG_AddressBase+0x00)    <span class="comment">///&lt; Window Watchdog Control register</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafec6f0a093f5e8625f645f8d4e878228"> 1997</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR      _SFR(uint8_t,  WWDG_AddressBase+0x01)    <span class="comment">///&lt; Window Watchdog Window register</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;  <span class="comment">/* WWDG Module Reset Values */</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeedd80791fab1a1faeea736ab0662c13"> 2001</a></span>&#160;<span class="preprocessor">  #define _WWDG_CR_RESET_VALUE         ((uint8_t) 0x7F)          </span><span class="comment">///&lt; Window Watchdog Control register reset value</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01d0cc05896baaf6dab8214448728c5e"> 2002</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_RESET_VALUE         ((uint8_t) 0x7F)          <span class="comment">///&lt; Window Watchdog Window register reset value</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  <span class="comment">/* WWDG Control register (_WWDG_CR) */</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae1a89008a9601c8712cb6e0e97f68227"> 2006</a></span>&#160;<span class="preprocessor">  #define _WWDG_CR_T                   ((uint8_t) (0x7F &lt;&lt; 0))   </span><span class="comment">///&lt; Window Watchdog 7-bit counter [6:0]</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1bb9f8fb4a51c23c33789409ce6be2e2"> 2007</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T0                  ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Window Watchdog 7-bit counter [0]</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c44ab241783523ad708ef74db47abc4"> 2008</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T1                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Window Watchdog 7-bit counter [1]</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5c67b558adccb49ec77219b080fd25d"> 2009</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T2                  ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Window Watchdog 7-bit counter [2]</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabd98d8f572af1ba11d13f6c8a66ebe4b"> 2010</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T3                  ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Window Watchdog 7-bit counter [3]</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad4a9a4e65fda2a56fad4828820c2bc6a"> 2011</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T4                  ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Window Watchdog 7-bit counter [4]</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e312dfd0e3a5411bf1434d0589d865f"> 2012</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T5                  ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Window Watchdog 7-bit counter [5]</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf22f95fb2caba9f7992b64e018ad247e"> 2013</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_T6                  ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Window Watchdog 7-bit counter [6]</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadb4ce57fbd4daeb110d66fef96a2b011"> 2014</a></span>&#160;<span class="comment"></span>  #define _WWDG_CR_WDGA                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Window Watchdog activation (n/a if WWDG enabled by option byte) [0]</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="comment">/* WWDR Window register (_WWDG_WR) */</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2070d65d667434ce7bc9fcb08730746"> 2017</a></span>&#160;<span class="preprocessor">  #define _WWDG_WR_W                   ((uint8_t) (0x7F &lt;&lt; 0))   </span><span class="comment">///&lt; Window Watchdog 7-bit window value [6:0]</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga797aa2eeae09906f1a5348c54e5a03ea"> 2018</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W0                  ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Window Watchdog 7-bit window value [0]</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae8b36ea81e6195ce86820fc6f9605c89"> 2019</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W1                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Window Watchdog 7-bit window value [1]</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab96faefe5894b72b6b38a573881c902"> 2020</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W2                  ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Window Watchdog 7-bit window value [2]</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c21752e3816f7aa6e390abed80fc4c9"> 2021</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W3                  ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Window Watchdog 7-bit window value [3]</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4600e693341add0dde237eb19775f725"> 2022</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W4                  ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Window Watchdog 7-bit window value [4]</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf7d80024f200c2896c9bfb5320aafa4"> 2023</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W5                  ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Window Watchdog 7-bit window value [5]</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a2ea6bd408380593cd73abba7b03fc5"> 2024</a></span>&#160;<span class="comment"></span>  #define _WWDG_WR_W6                  ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Window Watchdog 7-bit window value [6]</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#endif // WWDG_AddressBase</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">// Independent Timeout Watchdog (_IWDG)</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(IWDG_AddressBase)</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">  /** @brief struct for access to Independent Timeout Watchdog registers (_IWDG) */</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2037</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">    /** @brief IWDG Key register (_IWDG_KR) */</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2040</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> KEY       : 8;  <span class="comment">///&lt; IWDG Key</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment"></span>    } KR;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">    /** @brief IWDG Prescaler register (_IWDG_PR) */</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2046</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRE     : 3;  <span class="comment">///&lt; Prescaler divider</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;  <span class="comment">//   Reserved</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;    } PR;</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">    /** @brief IWDG Reload register (_IWDG_RLR) */</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2053</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RL        : 8;  <span class="comment">///&lt; IWDG Reload value</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment"></span>    } RLR;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a>;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;  <span class="comment">/* Pointer to Independent Timeout Watchdog registers */</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeab11bc629203f764f7b31ee4d07aa6d"> 2060</a></span>&#160;<span class="preprocessor">  #define _IWDG         _SFR(_IWDG_t,  IWDG_AddressBase)         </span><span class="comment">///&lt; Independent Timeout Watchdog struct/bit access</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79"> 2061</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR      _SFR(uint8_t,  IWDG_AddressBase+0x00)    <span class="comment">///&lt; Independent Timeout Watchdog Key register</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9db1f6ea905cc7afda429d913b90b2b9"> 2062</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR      _SFR(uint8_t,  IWDG_AddressBase+0x01)    <span class="comment">///&lt; Independent Timeout Watchdog Prescaler register</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b9a49f1bb7940087c77b12304fe9364"> 2063</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR     _SFR(uint8_t,  IWDG_AddressBase+0x02)    <span class="comment">///&lt; Independent Timeout Watchdog Reload register</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  <span class="comment">/* IWDG Module Reset Values */</span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e308017bceb71e0a744efe4d34de6a5"> 2067</a></span>&#160;<span class="preprocessor">  #define _IWDG_PR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler register reset value</span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga656171bb413ef9421fdc289808a4ebe9"> 2068</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; Independent Timeout Watchdog Reload register reset value</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;  <span class="comment">/* IWDG Key register (_IWDG_KR) keys */</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaadcbdb8461dab29c7c57082b27d4410f"> 2072</a></span>&#160;<span class="preprocessor">  #define _IWDG_KR_KEY_ENABLE          ((uint8_t) 0xCC)          </span><span class="comment">///&lt; Independent Timeout Watchdog enable</span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga528dd431d16c44bc5617b969e62f200d"> 2073</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR_KEY_REFRESH         ((uint8_t) 0xAA)          <span class="comment">///&lt; Independent Timeout Watchdog refresh</span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac897c65f7befd920ae94773a9e23f13d"> 2074</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR_KEY_ACCESS          ((uint8_t) 0x55)          <span class="comment">///&lt; Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  <span class="comment">/* IWDG Prescaler register (_IWDG_PR) */</span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab3a38adcbc39ff111eeabe25941b35d"> 2077</a></span>&#160;<span class="preprocessor">  #define _IWDG_PR_PRE                 ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2:0]</span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafabc6debdf40469bcf2a2242253fdb42"> 2078</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR_PRE0                ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [0]</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3135f28c42b81733a637fc16be9675f"> 2079</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR_PRE1                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [1]</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2a82614b5287a2c84a9ff56dca001b41"> 2080</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR_PRE2                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2]</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#endif // IWDG_AddressBase</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">// Auto Wake-Up Module (_AWU)</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(AWU_AddressBase)</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="comment">  /** @brief struct for cofiguring the Auto Wake-Up Module (_AWU) */</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2093</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">    /** @brief AWU Control/status register (_AWU_CSR) */</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2096</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUEN   : 1;    <span class="comment">///&lt; Auto-wakeup enable</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUF    : 1;    <span class="comment">///&lt; Auto-wakeup flag</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;    } CSR;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">    /** @brief AWU Asynchronous prescaler register (_AWU_APR) */</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2105</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   APRE    : 6;    <span class="comment">///&lt; Asynchronous prescaler divider</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    } APR;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment">    /** @brief AWU Timebase selection register (_AWU_TBR) */</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2112</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUTB   : 4;    <span class="comment">///&lt; Auto-wakeup timebase selection</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;    } TBR;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a>;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  <span class="comment">/* Pointer to AWU registers */</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad33730d8b3d5d35cd03539b7daddd369"> 2120</a></span>&#160;<span class="preprocessor">  #define _AWU          _SFR(_AWU_t,   AWU_AddressBase)          </span><span class="comment">///&lt; Auto Wake-Up struct/bit access</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaded9e5807774aa0dd0077e056c5622ca"> 2121</a></span>&#160;<span class="comment"></span>  #define _AWU_CSR      _SFR(uint8_t,  AWU_AddressBase+0x00)     <span class="comment">///&lt; Auto Wake-Up Control/status register</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69e00aa258ea4a7ad643252b3e8ec779"> 2122</a></span>&#160;<span class="comment"></span>  #define _AWU_APR      _SFR(uint8_t,  AWU_AddressBase+0x01)     <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad9966791d20b224abd1b21ef11e7504c"> 2123</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR      _SFR(uint8_t,  AWU_AddressBase+0x02)     <span class="comment">///&lt; Auto Wake-Up Timebase selection register</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  <span class="comment">/* AWU Module Reset Values */</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaf9b1517f28801a70a24c9322b182f03"> 2127</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Auto Wake-Up Control/status register reset value</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad271f680cb4d73b020a13bac440a56fa"> 2128</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_RESET_VALUE         ((uint8_t) 0x3F)          <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register reset value</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57561fdf166636c49380e227e742554b"> 2129</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; Auto Wake-Up Timebase selection register reset value</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  <span class="comment">/* AWU Control/status register (_AWU_CSR) */</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07c42056ed265e946adba2b478a243cf"> 2134</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_AWUEN               ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; Auto-wakeup enable [0]</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e1b412dd116893aeea9c0c3d1040e22"> 2135</a></span>&#160;<span class="comment"></span>  #define _AWU_CSR_AWUF                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Auto-wakeup status flag [0]</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (_AWU_APR) */</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7994a90fb10793c60f352009a16abb87"> 2139</a></span>&#160;<span class="preprocessor">  #define _AWU_APR_APRE                ((uint8_t) (0x3F &lt;&lt; 0))   </span><span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5:0]</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"> 2140</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [0]</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7f9f206af5f3c0621dcb3f516c7eae8"> 2141</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [1]</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga97e9e06d9c6cdc20f39edcea34ec9f08"> 2142</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [2]</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac84e86ad9022b619b28732c5aee34772"> 2143</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [3]</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafab05b097a7448bca341a702c59b503f"> 2144</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE4               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [4]</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2c3cc3b91117baf4b6161893094254f6"> 2145</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE5               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5]</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (_AWU_APR) */</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b682460b56131e96dbfd501343cc955"> 2149</a></span>&#160;<span class="preprocessor">  #define _AWU_APR_AWUTB               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; Auto-wakeup timebase selection [3:0]</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69f3c63b5a9d7408b1eda043fc85357b"> 2150</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_AWUTB0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Auto-wakeup timebase selection [0]</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga485dbc46b98db4dd3030ac7c96e92820"> 2151</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_AWUTB1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Auto-wakeup timebase selection [1]</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ed0bfea98a726e4bac6a62cade4c930"> 2152</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_AWUTB2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Auto-wakeup timebase selection [2]</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf4fd54206553519805c72f72d42b0dd6"> 2153</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_AWUTB3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Auto-wakeup timebase selection [3]</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#endif // AWU_AddressBase</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">// I2C Bus Interface (_I2C)</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(I2C_AddressBase)</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">  /** @brief struct for controlling I2C module (_I2C) */</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2166</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">    /** @brief I2C Control register 1 (_I2C_CR1) */</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2169</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE        : 1;    <span class="comment">///&lt; Peripheral enable</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ENGC      : 1;    <span class="comment">///&lt; General call enable</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NOSTRETCH : 1;    <span class="comment">///&lt; Clock stretching disable (Slave mode)</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">    /** @brief I2C Control register 2 (_I2C_CR2) */</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2178</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   START     : 1;    <span class="comment">///&lt; Start generation</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP      : 1;    <span class="comment">///&lt; Stop generation</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ACK       : 1;    <span class="comment">///&lt; Acknowledge enable</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   POS       : 1;    <span class="comment">///&lt; Acknowledge position (for data reception)</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWRST     : 1;    <span class="comment">///&lt; Software reset</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment">    /** @brief I2C Frequency register (_I2C_FREQR) */</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2189</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FREQ      : 6;    <span class="comment">///&lt; Peripheral clock frequency</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    } FREQR;</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment">    /** @brief I2C own address register low byte (_I2C_OARL) */</span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2196</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD0      : 1;    <span class="comment">///&lt; Interface address [0] (in 10-bit address mode)</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 7;    <span class="comment">///&lt; Interface address [7:1]</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment"></span>    } OARL;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">    /** @brief I2C own address register high byte (_I2C_OARH) */</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2203</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 2;    <span class="comment">///&lt; Interface address [9:8] (in 10-bit address mode)</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDCONF   : 1;    <span class="comment">///&lt; Address mode configuration (must always be written as â€˜1â€™)</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDMODE   : 1;    <span class="comment">///&lt; 7-/10-bit addressing mode (Slave mode)</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment"></span>    } OARH;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#a2f3b86dbe1ca09b5a5c8f8485033bbfd"> 2213</a></span>&#160;    uint8_t res     [1];</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">    /** @brief I2C data register (_I2C_DR) */</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2217</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; I2C data</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">    /** @brief I2C Status register 1 (_I2C_SR1) */</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2223</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SB        : 1;    <span class="comment">///&lt; Start bit (Master mode)</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDR      : 1;    <span class="comment">///&lt; Address sent (Master mode) / matched (slave mode)</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BTF       : 1;    <span class="comment">///&lt; Byte transfer finished</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD10     : 1;    <span class="comment">///&lt; 10-bit header sent (Master mode)</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOPF     : 1;    <span class="comment">///&lt; Stop detection (Slave mode)</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE      : 1;    <span class="comment">///&lt; Data register not empty (receivers)</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE       : 1;    <span class="comment">///&lt; Data register empty (transmitters)</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment">    /** @brief I2C Status register 2 (_I2C_SR2) */</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2236</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BERR      : 1;    <span class="comment">///&lt; Bus error</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARLO      : 1;    <span class="comment">///&lt; Arbitration lost (Master mode)</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AF        : 1;    <span class="comment">///&lt; Acknowledge failure</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR       : 1;    <span class="comment">///&lt; Overrun/underrun</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WUFH      : 1;    <span class="comment">///&lt; Wakeup from Halt</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    } SR2;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">    /** @brief I2C Status register 3 (_I2C_SR3) */</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2248</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSL       : 1;    <span class="comment">///&lt; Master/Slave</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BUSY      : 1;    <span class="comment">///&lt; Bus busy</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRA       : 1;    <span class="comment">///&lt; Transmitter/Receiver</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   GENCALL   : 1;    <span class="comment">///&lt; General call header (Slavemode)</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;    } SR3;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment">    /** @brief I2C Interrupt register (_I2C_ITR) */</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2259</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITERREN   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITEVTEN   : 1;    <span class="comment">///&lt; Event interrupt enable</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITBUFEN   : 1;    <span class="comment">///&lt; Buffer interrupt enable</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    } ITR;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment">    /** @brief I2C Clock control register low byte (_I2C_CCRL) */</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2268</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 8;    <span class="comment">///&lt; Clock control register (Master mode)</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment"></span>    } CCRL;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">    /** @brief I2C Clock control register high byte (_I2C_CCRH) */</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2274</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 4;    <span class="comment">///&lt; Clock control register in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUTY      : 1;    <span class="comment">///&lt; Fast mode duty cycle</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FS        : 1;    <span class="comment">///&lt; I2C Master mode selection</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment"></span>    } CCRH;</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">    /** @brief I2C rise time register (_I2C_TRISER) */</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2283</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRISE     : 6;    <span class="comment">///&lt; Maximum rise time in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;    } TRISER;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a>;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga652434952edf35361b67df1e7c003cf1"> 2291</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _I2C        _SFR(_I2C_t,     I2C_AddressBase)          </span><span class="comment">///&lt; I2C struct/bit access</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f2931a5b93d432193b1c694ff8a30b9"> 2292</a></span>&#160;<span class="comment"></span>  #define _I2C_CR1    _SFR(uint8_t,    I2C_AddressBase+0x00)     <span class="comment">///&lt; I2C Control register 1</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70111f44c2d04e68b193ccd1ea2c0fe6"> 2293</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2    _SFR(uint8_t,    I2C_AddressBase+0x01)     <span class="comment">///&lt; I2C Control register 2</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf8d48c46a717b1cee08069dbc9903ad6"> 2294</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR  _SFR(uint8_t,    I2C_AddressBase+0x02)     <span class="comment">///&lt; I2C Frequency register</span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaafaef0e49b3623907ba52fd9d8fb390"> 2295</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL   _SFR(uint8_t,    I2C_AddressBase+0x03)     <span class="comment">///&lt; I2C own address register low byte</span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8baff2a0ac44ba2cdeb0628661641475"> 2296</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH   _SFR(uint8_t,    I2C_AddressBase+0x04)     <span class="comment">///&lt; I2C own address register high byte</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae8918e9208528a94e457c29fcb46db4f"> 2298</a></span>&#160;<span class="preprocessor">  #define _I2C_DR     _SFR(uint8_t,    I2C_AddressBase+0x06)     </span><span class="comment">///&lt; I2C data register</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a2eb9d4c886151585978f66fd80f4d2"> 2299</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1    _SFR(uint8_t,    I2C_AddressBase+0x07)     <span class="comment">///&lt; I2C Status register 1</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafe3c89059c4294e39a47011444ae4a29"> 2300</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2    _SFR(uint8_t,    I2C_AddressBase+0x08)     <span class="comment">///&lt; I2C Status register 2</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab223d9454cd6f0158a216a4b9bbb9027"> 2301</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3    _SFR(uint8_t,    I2C_AddressBase+0x09)     <span class="comment">///&lt; I2C Status register 3</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad3136622895b986271aba1e3a4d4c0f0"> 2302</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR    _SFR(uint8_t,    I2C_AddressBase+0x0A)     <span class="comment">///&lt; I2C Interrupt register</span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff34045e4691af531348744328f8f19a"> 2303</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL   _SFR(uint8_t,    I2C_AddressBase+0x0B)     <span class="comment">///&lt; I2C Clock control register low byte</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad1a166db6841a2da3b5326a1c85d2dae"> 2304</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH   _SFR(uint8_t,    I2C_AddressBase+0x0C)     <span class="comment">///&lt; I2C Clock control register high byte</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga618f31047ebb9762715495558836fc5f"> 2305</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER _SFR(uint8_t,    I2C_AddressBase+0x0D)     <span class="comment">///&lt; I2C rise time register</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="comment">/* I2C Module Reset Values */</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga717418aca058678340babf80920fcd48"> 2309</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; I2C Control register 1 reset value</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc"> 2310</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Control register 2 reset value</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e29ba197771d0483a654ffd555d6ef7"> 2311</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Frequency register reset value</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac1d038a1bb7e5374b7ab79ac5e147ae1"> 2312</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register low byte reset value</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga715ee8ccd875990155c0cb1cfcfb54ca"> 2313</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register high byte reset value</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad54a55d3f2d409dad7434aa1aa9ba0c4"> 2314</a></span>&#160;<span class="comment"></span>  #define _I2C_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; I2C data register reset value</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab2867dfbe04d633919aa334bc17315b6"> 2315</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 1 reset value</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaed40504a91b659f709803ec2c644c9ed"> 2316</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 2 reset value</span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1104c7b3464a5cc2e608fc1efe01f977"> 2317</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 3 reset value</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga145eedd92c93ccc2bdaba27220e447c3"> 2318</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Interrupt register reset value</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0d600a878a58f3ce77af6502787d9db5"> 2319</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register low byte reset value</span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3195eafb353b4fa0fb318321b94074cb"> 2320</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register high byte reset value</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6bc8f4690acc04eb606cad04b7915fa5"> 2321</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_RESET_VALUE      ((uint8_t) 0x02)          <span class="comment">///&lt; I2C rise time register reset value</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  <span class="comment">/* I2C Control register 1 (_I2C_CR1) */</span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57fc2e5ea5c5692229ced4a19949d963"> 2325</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_PE                  ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Peripheral enable [0]</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga05da5ea41075c0658b5f7260bee2f8df"> 2327</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_ENGC                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C General call enable [0]</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53a4b817794bd6659af808acb3d029a7"> 2328</a></span>&#160;<span class="comment"></span>  #define _I2C_CR1_NOSTRETCH           ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Clock stretching disable (Slave mode) [0]</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;  <span class="comment">/* I2C Control register 2 (_I2C_CR2) */</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c58c6c090c567a316aa95d2013a7fb6"> 2331</a></span>&#160;<span class="preprocessor">  #define _I2C_CR2_START               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Start generation [0]</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f7ef1e831e69d4e2dabc7ec22d01dc7"> 2332</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_STOP                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Stop generation [0]</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab6465d48fb5d146b171f8d75182c4199"> 2333</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_ACK                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Acknowledge enable [0]</span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga20d38185ad6d8d9985d6e68c0c1b9dba"> 2334</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_POS                 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Acknowledge position (for data reception) [0]</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9bd73cb458867d9c5a388ea1787d0743"> 2336</a></span>&#160;<span class="preprocessor">  #define _I2C_CR2_SWRST               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; I2C Software reset [0]</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <span class="comment">/* I2C Frequency register (_I2C_FREQR) */</span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga55e0309b921d45e1e64edb125bdc9c16"> 2339</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQR_FREQ              ((uint8_t) (0x3F &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Peripheral clock frequency [5:0]</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6715171647d87e10b58085e765c7ab39"> 2340</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ0             ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; I2C Peripheral clock frequency [0]</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae4c148caf699520646d8e266adb31777"> 2341</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ1             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Peripheral clock frequency [1]</span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac1854ac07ddb027af4932fb91794e6a9"> 2342</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ2             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Peripheral clock frequency [2]</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff75f68d3481a4bb8b951ac13716f9ba"> 2343</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ3             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Peripheral clock frequency [3]</span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga96299b1afc8d432666ed4f8689efd5c8"> 2344</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ4             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Peripheral clock frequency [4]</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf5a10c7c14ba26471d421bc2b7fd268"> 2345</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ5             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; I2C Peripheral clock frequency [5]</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  <span class="comment">/* I2C own address register low byte (_I2C_OARL) */</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga093d09b93a6fb93ac724e55a202c9af2"> 2349</a></span>&#160;<span class="preprocessor">  #define _I2C_OARL_ADD0               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Interface address [0] (in 10-bit address mode)</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga31f8ce6ea382736ce72bd67779ce232e"> 2350</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Interface address [1]</span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc091714f28a483b2820cc92cc8ae37a"> 2351</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Interface address [2]</span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4af815aef5e6af7f7f981156b223999d"> 2352</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Interface address [3]</span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab81d2a31bf91f5acd032a31f75b52fdd"> 2353</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD4               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Interface address [4]</span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafec1b1a3f38319586876e5508b337d86"> 2354</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD5               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; I2C Interface address [5]</span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae27164bfa015574091b7ecc07536f7c5"> 2355</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD6               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; I2C Interface address [6]</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabab2b1a36278272f9b701753fc080f76"> 2356</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD7               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Interface address [7]</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;  <span class="comment">/* I2C own address register high byte (_I2C_OARH) */</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e421ab706c5280408aff1d1cf9dcaec"> 2360</a></span>&#160;<span class="preprocessor">  #define _I2C_OARH_ADD_8_9            ((uint8_t) (0x03 &lt;&lt; 1))   </span><span class="comment">///&lt; I2C Interface address [9:8] (in 10-bit address mode)</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad3bc1f22a389c9b90c62b58af23cbe94"> 2361</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_ADD8               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Interface address [8]</span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacbc73f16d6256050284e534fe424a48c"> 2362</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_ADD9               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Interface address [9]</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf74699b5bb4a134433f801c3932b6429"> 2364</a></span>&#160;<span class="preprocessor">  #define _I2C_OARH_ADDCONF            ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C Address mode configuration [0]</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07c60fb3ed0b340354f7273f0d84cc37"> 2365</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_ADDMODE            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C 7-/10-bit addressing mode (Slave mode) [0]</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  <span class="comment">/* I2C Status register 1 (_I2C_SR1) */</span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31"> 2368</a></span>&#160;<span class="preprocessor">  #define _I2C_SR1_SB                  ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Start bit (Master mode) [0]</span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga151f4fcca0d3569670102866047b93ca"> 2369</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_ADDR                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Address sent (Master mode) / matched (Slave mode) [0]</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga153b9f25f8cc0e90fea7dced9ba3fd47"> 2370</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_BTF                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Byte transfer finished [0]</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2bea03d1541e84f0972d634857f78599"> 2371</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_ADD10               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C 10-bit header sent (Master mode) [0]</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga119c77e9be83e7587aad4c61e055672d"> 2372</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_STOPF               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Stop detection (Slave mode) [0]</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment"></span>  // reserved [5]</div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad1f7e95ef4e19a51972ea94537a46293"> 2374</a></span>&#160;<span class="preprocessor">  #define _I2C_SR1_RXNE                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C Data register not empty (receivers) [0]</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3"> 2375</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_TXE                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Data register empty (transmitters) [0]</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  <span class="comment">/* I2C Status register 2 (_I2C_SR2) */</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3981da9c4f9f92781f9cbf04b946a97b"> 2378</a></span>&#160;<span class="preprocessor">  #define _I2C_SR2_BERR                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Bus error [0]</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga879d56385a8363fbddd16affd82129ca"> 2379</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_ARLO                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Arbitration lost (Master mode) [0]</span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fdbf23fc678f8647e52915c75efa69d"> 2380</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_AF                  ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Acknowledge failure [0]</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga121aba1dba1dfd0f13d8d26512c60266"> 2381</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_OVR                 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Overrun/underrun [0]</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafb32aaa99872c646020f778ec5f3face"> 2383</a></span>&#160;<span class="preprocessor">  #define _I2C_SR2_WUFH                ((uint8_t) (0x01 &lt;&lt; 5))   </span><span class="comment">///&lt; I2C Wakeup from Halt [0]</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <span class="comment">/* I2C Status register 3 (_I2C_SR3) */</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e71c9c886881a13c39224836392bbc0"> 2387</a></span>&#160;<span class="preprocessor">  #define _I2C_SR3_MSL                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Master/Slave [0]</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga02ec0da1f47bea2dca015372635a9699"> 2388</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_BUSY                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Bus busy [0]</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2815e70b85db023afd663e0b000f19c8"> 2389</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_TRA                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Transmitter/Receiver [0]</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaafbf7fd5045de678e44dd37cbebfc9a4"> 2391</a></span>&#160;<span class="preprocessor">  #define _I2C_SR3_GENCALL             ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; I2C General call header (Slavemode) [0]</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  <span class="comment">/* I2C Interrupt register (_I2C_ITR) */</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga960d89d9b78c102d7a64bddc67c68dff"> 2395</a></span>&#160;<span class="preprocessor">  #define _I2C_ITR_ITERREN             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Error interrupt enable [0]</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga787cd254e3eec54ae18dabb3cd3cd225"> 2396</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_ITEVTEN             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Event interrupt enable [0]</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaefcbdf00caf2a1c2197bb051737ac787"> 2397</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_ITBUFEN             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Buffer interrupt enable [0]</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="comment">/* I2C Clock control register high byte (_I2C_CCRH) */</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa222c8fa7baaccab63e53d8923de1962"> 2401</a></span>&#160;<span class="preprocessor">  #define _I2C_CCRH_CCR                ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Clock control register (Master mode) [3:0]</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabd90bf57d31e7a0fc8253c12a86f8ee7"> 2402</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; I2C Clock control register (Master mode) [0]</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7f55b305c4da1f1514840a2b33a21fa1"> 2403</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Clock control register (Master mode) [1]</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1043a16eb2d56e74495ce7f524c28a5"> 2404</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Clock control register (Master mode) [2]</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga840dba751431a29cd4c45ac61a138a22"> 2405</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Clock control register (Master mode) [3]</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07fd6de89963a3814050fd69b19fe64b"> 2407</a></span>&#160;<span class="preprocessor">  #define _I2C_CCRH_DUTY               ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C Fast mode duty cycle [0]</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e58fa58597e36f566cde770a4ce70df"> 2408</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_FS                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Master mode selection [0]</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="comment">/* I2C rise time register (_I2C_TRISER) */</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2c03c6a8d86c08878bd9139e83e87ae"> 2411</a></span>&#160;<span class="preprocessor">  #define _I2C_TRISER_TRISE            ((uint8_t) (0x3F &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Maximum rise time (Master mode) [5:0]</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae0add208d1d531725fd7d5e6e76121c6"> 2412</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE0           ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [0]</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae3a7abd21e01e15964504fc86fa235bb"> 2413</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE1           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [1]</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51c1ed96705f9efe1355f0355d454fed"> 2414</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE2           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [2]</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1e90e7b9426527ff254f6a8be3be1a89"> 2415</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE3           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [3]</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa20711891c3aa173021391eaca6e78c2"> 2416</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE4           ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [4]</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac07bc8c9fe49f1fa6d7c012cdee94163"> 2417</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE5           ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [5]</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#endif // I2C_AddressBase</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter (_UART)</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(UART_AddressBase)</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter (_UART) */</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2430</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">    /** @brief UART Status register (_UART_SR) */</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2433</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; Overrun error</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">    /** @brief UART data register (_UART_DR) */</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2446</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; UART data</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">    /** @brief UART Baud rate register 1 (_UART_BRR1) */</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2452</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;    <span class="comment">///&lt; UART_DIV [11:4]</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">    /** @brief UART Baud rate register 2 (_UART_BRR2) */</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2458</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART_DIV [3:0]</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART_DIV [15:12]</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment">    /** @brief UART Control register 1 (_UART_CR1) */</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2465</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;    <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;    <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;    <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;    <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;    <span class="comment">///&lt; word length</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;    <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;    <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;    <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">    /** @brief UART Control register 2 (_UART_CR2) */</span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2478</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="comment">    /** @brief UART Control register 3 (_UART_CR3) */</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2491</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;    } CR3;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment">    /** @brief UART Control register 4 (_UART_CR4) */</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2499</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;    } CR4;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t">_UART_t</a>;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;  <span class="comment">/* Pointer to UART registers */</span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3b76d63ea514a30ca4911448e9f4241"> 2507</a></span>&#160;<span class="preprocessor">  #define _UART      _SFR(_UART_t,     UART_AddressBase)         </span><span class="comment">///&lt; UART struct/bit access</span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga609a1e319f04b2c80ac5a81b9309d835"> 2508</a></span>&#160;<span class="comment"></span>  #define _UART_SR   _SFR(uint8_t,     UART_AddressBase+0x00)    <span class="comment">///&lt; UART Status register</span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga98699992b80d09be9fa3aa13011cecdc"> 2509</a></span>&#160;<span class="comment"></span>  #define _UART_DR   _SFR(uint8_t,     UART_AddressBase+0x01)    <span class="comment">///&lt; UART data register</span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4ff5321f9b94893780dec788419bd9b3"> 2510</a></span>&#160;<span class="comment"></span>  #define _UART_BRR1 _SFR(uint8_t,     UART_AddressBase+0x02)    <span class="comment">///&lt; UART Baud rate register 1</span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9543e29dccaea29f7c6ba20830abf01"> 2511</a></span>&#160;<span class="comment"></span>  #define _UART_BRR2 _SFR(uint8_t,     UART_AddressBase+0x03)    <span class="comment">///&lt; UART Baud rate register 2</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab8fa249ca765d9b8b1a6eb8d6f331f51"> 2512</a></span>&#160;<span class="comment"></span>  #define _UART_CR1  _SFR(uint8_t,     UART_AddressBase+0x04)    <span class="comment">///&lt; UART Control register 1</span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e83736138ebba109a3ad34b08a41fa3"> 2513</a></span>&#160;<span class="comment"></span>  #define _UART_CR2  _SFR(uint8_t,     UART_AddressBase+0x05)    <span class="comment">///&lt; UART Control register 2</span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf34c408a625d71e3c1dd39e57e190dc"> 2514</a></span>&#160;<span class="comment"></span>  #define _UART_CR3  _SFR(uint8_t,     UART_AddressBase+0x06)    <span class="comment">///&lt; UART Control register 3</span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3402cf4bb6318e602014d950dafc51c0"> 2515</a></span>&#160;<span class="comment"></span>  #define _UART_CR4  _SFR(uint8_t,     UART_AddressBase+0x07)    <span class="comment">///&lt; UART Control register 4</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  <span class="comment">/* UART Module Reset Values */</span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab98723d273e4cdd4b384070d34a6c0cc"> 2519</a></span>&#160;<span class="preprocessor">  #define _UART_SR_RESET_VALUE         ((uint8_t) 0xC0)          </span><span class="comment">///&lt; UART Status register reset value</span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga64449efbabf5ed35141909f4eb28b58a"> 2520</a></span>&#160;<span class="comment"></span>  #define _UART_BRR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART Baud rate register 1 reset value</span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga467b095e4adf6ae17b0ed66dc2289c76"> 2521</a></span>&#160;<span class="comment"></span>  #define _UART_BRR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; UART Baud rate register 2 reset value</span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab6a2932ec398ae1d9faf07900a7dd88"> 2522</a></span>&#160;<span class="comment"></span>  #define _UART_CR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; UART Control register 1 reset value</span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e7c2a0144bb921ceb08b88c012ce756"> 2523</a></span>&#160;<span class="comment"></span>  #define _UART_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; UART Control register 2 reset value</span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0c76a09a23fa20eda3582dc1d2b3aa46"> 2524</a></span>&#160;<span class="comment"></span>  #define _UART_CR3_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; UART Control register 3 reset value</span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafdfc2970e44609e2c822896f943a67d1"> 2525</a></span>&#160;<span class="comment"></span>  #define _UART_CR4_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; UART Control register 4 reset value</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;  <span class="comment">/* UART Status register (_UART_SR) */</span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e68d2215f3df3e7e53905876e63dd60"> 2529</a></span>&#160;<span class="preprocessor">  #define _UART_SR_PE                  ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART Parity error [0]</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabb132141e3c04a3b4216857fda2c5d72"> 2530</a></span>&#160;<span class="comment"></span>  #define _UART_SR_FE                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART Framing error [0]</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae654d5cea35dc9d95664a52b53c57434"> 2531</a></span>&#160;<span class="comment"></span>  #define _UART_SR_NF                  ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART Noise flag [0]</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac08c6e79915a040fba0c4c9ef03966b0"> 2532</a></span>&#160;<span class="comment"></span>  #define _UART_SR_OR                  ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART Overrun error [0]</span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4bdd8131cdd7de2eb7566bd3f4ae6fc4"> 2533</a></span>&#160;<span class="comment"></span>  #define _UART_SR_IDLE                ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART IDLE line detected [0]</span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ad302d66cc87713dce25184332d8e90"> 2534</a></span>&#160;<span class="comment"></span>  #define _UART_SR_RXNE                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART Read data register not empty [0]</span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f6f4eca8b81385e5588e611d501d049"> 2535</a></span>&#160;<span class="comment"></span>  #define _UART_SR_TC                  ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART Transmission complete [0]</span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7917d27a0dfa6c14d6631be2245645d0"> 2536</a></span>&#160;<span class="comment"></span>  #define _UART_SR_TXE                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART Transmit data register empty [0]</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;  <span class="comment">/* UART Control register 1 (_UART_CR1) */</span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f7523db574e09c6d6fbdf1e78ede0f4"> 2539</a></span>&#160;<span class="preprocessor">  #define _UART_CR1_PIEN               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART Parity interrupt enable [0]</span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf362e25bb32e45f62396ae89ce38c06f"> 2540</a></span>&#160;<span class="comment"></span>  #define _UART_CR1_PS                 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART Parity selection [0]</span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafc80a8ba390fd51c6d98fa3cf3cecd03"> 2541</a></span>&#160;<span class="comment"></span>  #define _UART_CR1_PCEN               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART Parity control enable [0]</span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab1b329ac9ac9f7f56c8ba0fd1944e755"> 2542</a></span>&#160;<span class="comment"></span>  #define _UART_CR1_WAKE               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART Wakeup method [0]</span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga636a1220ab9ccbf7550286caaa67c5f3"> 2543</a></span>&#160;<span class="comment"></span>  #define _UART_CR1_M                  ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART word length [0]</span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8a3797d2f0aabe77cfb907f624f63f8e"> 2544</a></span>&#160;<span class="comment"></span>  #define _UART_CR1_UARTD              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART Disable (for low power consumption) [0]</span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga599089d534f6ca1392240b373f0b80cb"> 2545</a></span>&#160;<span class="comment"></span>  #define _UART_CR1_T8                 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART Transmit Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga991ebfc0973e88768607adb9fd3fe658"> 2546</a></span>&#160;<span class="comment"></span>  #define _UART_CR1_R8                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART Receive Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;  <span class="comment">/* UART Control register 2 (_UART_CR2) */</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga081d8c898e9f325882b6425aefbe675c"> 2549</a></span>&#160;<span class="preprocessor">  #define _UART_CR2_SBK                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; UART Send break [0]</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e274f08a18118f84fc60f5fc02a392d"> 2550</a></span>&#160;<span class="comment"></span>  #define _UART_CR2_RWU                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART Receiver wakeup [0]</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga68e85ac6cf3ae5fa283c4c807927383d"> 2551</a></span>&#160;<span class="comment"></span>  #define _UART_CR2_REN                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART Receiver enable [0]</span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabacd69be7bf3fa9a2a49bb6c004d1aa1"> 2552</a></span>&#160;<span class="comment"></span>  #define _UART_CR2_TEN                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART Transmitter enable [0]</span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaccf5b03991a11d653559487d74a95921"> 2553</a></span>&#160;<span class="comment"></span>  #define _UART_CR2_ILIEN              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART IDLE Line interrupt enable [0]</span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7319d0da7ca0862d3806f7197f6fb5dd"> 2554</a></span>&#160;<span class="comment"></span>  #define _UART_CR2_RIEN               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART Receiver interrupt enable [0]</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga455f851cce9ae9ad3268e56d365f013b"> 2555</a></span>&#160;<span class="comment"></span>  #define _UART_CR2_TCIEN              ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; UART Transmission complete interrupt enable [0]</span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacd90b3e3d7a3c54ad0f16c58d527b3a8"> 2556</a></span>&#160;<span class="comment"></span>  #define _UART_CR2_TIEN               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; UART Transmitter interrupt enable [0]</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  <span class="comment">/* UART Control register 3 (_UART_CR3) */</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9f83e2bcc009ef3528808303786e9659"> 2560</a></span>&#160;<span class="preprocessor">  #define _UART_CR3_STOP               ((uint8_t) (0x03 &lt;&lt; 4))   </span><span class="comment">///&lt; UART STOP bits [1:0]</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac8a0fb14c65f5d50cb52996ed83a145d"> 2561</a></span>&#160;<span class="comment"></span>  #define _UART_CR3_STOP0              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; UART STOP bits [0]</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafb54d406c9f14b79cae4a936028c7a81"> 2562</a></span>&#160;<span class="comment"></span>  #define _UART_CR3_STOP1              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; UART STOP bits [1]</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;  <span class="comment">/* UART Control register 4 (_UART_CR4) */</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga572ef0c0c2c38d8e34100d6860a64cc1"> 2566</a></span>&#160;<span class="preprocessor">  #define _UART_CR4_ADD                ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; UART Address of the UART node [3:0]</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeea3e20533a2cb3dab0ba56b7c44ef61"> 2567</a></span>&#160;<span class="comment"></span>  #define _UART_CR4_ADD0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; UART Address of the UART node [0]</span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9f72523134b8b525cef1fabcd877403"> 2568</a></span>&#160;<span class="comment"></span>  #define _UART_CR4_ADD1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; UART Address of the UART node [1]</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3c91361d9cd2d9a55cfd569a4b00af3"> 2569</a></span>&#160;<span class="comment"></span>  #define _UART_CR4_ADD2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; UART Address of the UART node [2]</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga96dce756fcbefcbcd0935b65b3e1e39c"> 2570</a></span>&#160;<span class="comment"></span>  #define _UART_CR4_ADD3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; UART Address of the UART node [3]</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#endif // UART_AddressBase</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">// 16-Bit system timer (_SYSTIM)</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(SYSTIM_AddressBase)</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer (_SYSTIM) */</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2583</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment">    /** @brief SYSTIM Control register 1 (_SYSTIM_CR1) */</span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2586</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">    /** @brief SYSTIM Interrupt enable register (_SYSTIM_IER) */</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2597</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;    } IER;</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">    /** @brief SYSTIM Status register 1 (_SYSTIM_SR1) */</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2604</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;    } SR1;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment">    /** @brief SYSTIM Event generation register (_SYSTIM_EGR) */</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2611</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;    } EGR;</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">    /** @brief SYSTIM 16-bit counter high byte (_SYSTIM_CNTRH) */</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2618</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">    /** @brief SYSTIM 16-bit counter low byte (_SYSTIM_CNTRL) */</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2624</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment">    /** @brief SYSTIM prescaler (_SYSTIM_PSCR) */</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2630</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 3;    <span class="comment">///&lt; prescaler [2:0]</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;    } PSCR;</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="comment">    /** @brief SYSTIM 16-bit auto-reload value high byte (_SYSTIM_ARRH) */</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2637</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">    /** @brief SYSTIM 16-bit auto-reload value low byte (_SYSTIM_ARRL) */</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2643</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t">_SYSTIM_t</a>;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;  <span class="comment">/* Pointer to SYSTIM registers */</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a34180a58c77953f7056020ca45a5b5"> 2650</a></span>&#160;<span class="preprocessor">  #define _SYSTIM        _SFR(_SYSTIM_t,SYSTIM_AddressBase)      </span><span class="comment">///&lt; SYSTIM struct/bit access</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga508d64efa778f750239449fe34c5e9e8"> 2651</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_CR1    _SFR(uint8_t,  SYSTIM_AddressBase+0x00) <span class="comment">///&lt; SYSTIM control register 1</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac74ec05763bc2be5554a02a3749bfbdb"> 2652</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_IER    _SFR(uint8_t,  SYSTIM_AddressBase+0x01) <span class="comment">///&lt; SYSTIM interrupt enable register</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga03363247ab8c702aae7bd6895aa58cc8"> 2653</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_SR1    _SFR(uint8_t,  SYSTIM_AddressBase+0x02) <span class="comment">///&lt; SYSTIM status register 1</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga50e4c45d324c6d21689caadfcf17a609"> 2654</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_EGR    _SFR(uint8_t,  SYSTIM_AddressBase+0x03) <span class="comment">///&lt; SYSTIM Event generation register</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac336d37d2b3e34d2e3294b01d229e849"> 2655</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_CNTRH  _SFR(uint8_t,  SYSTIM_AddressBase+0x04) <span class="comment">///&lt; SYSTIM counter register high byte</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7be176c137b7af5deaac5ebbd00b3e13"> 2656</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_CNTRL  _SFR(uint8_t,  SYSTIM_AddressBase+0x05) <span class="comment">///&lt; SYSTIM counter register low byte</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga64e91954f8daba39b62fc6026c38f11b"> 2657</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_PSCR   _SFR(uint8_t,  SYSTIM_AddressBase+0x06) <span class="comment">///&lt; SYSTIM clock prescaler register</span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaddeb90bbb290e825f662eadbb119a225"> 2658</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_ARRH   _SFR(uint8_t,  SYSTIM_AddressBase+0x07) <span class="comment">///&lt; SYSTIM auto-reload register high byte</span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f5b245c9a6931e3829aa54a4c02f06d"> 2659</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_ARRL   _SFR(uint8_t,  SYSTIM_AddressBase+0x08) <span class="comment">///&lt; SYSTIM auto-reload register low byte</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;  <span class="comment">/* SYSTIM Module Reset Values */</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b32fe0af198da855806e15be635f340"> 2663</a></span>&#160;<span class="preprocessor">  #define _SYSTIM_CR1_RESET_VALUE      ((uint8_t) 0x00)          </span><span class="comment">///&lt; SYSTIM control register 1 reset value</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga497c6b0b3be63ce5ffc4a1ab2a59300f"> 2664</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_IER_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; SYSTIM interrupt enable register reset value</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f58506c71fab1ab53e4a2e2b6e36ed8"> 2665</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_SR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; SYSTIM status register 1 reset value</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e47cc0381d6a5c7d29257be38c3ea00"> 2666</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_EGR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; SYSTIM Event generation register reset value</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab37b073f7441a5cd8091ae89e49dc5e1"> 2667</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_CNTRH_RESET_VALUE    ((uint8_t) 0x00)          <span class="comment">///&lt; SYSTIM counter register high byte reset value</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac8b396ce4a461460835f7146ca37b96c"> 2668</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_CNTRL_RESET_VALUE    ((uint8_t) 0x00)          <span class="comment">///&lt; SYSTIM counter register low byte reset value</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga40559425e5e3598a9fb3b6a4bde01d2d"> 2669</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_PSCR_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; SYSTIM clock prescaler register reset value</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2762b974f653c76a4be13bea619c51a"> 2670</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_ARRH_RESET_VALUE     ((uint8_t) 0xFF)          <span class="comment">///&lt; SYSTIM auto-reload register high byte reset value</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1baccc3fc413a2e8fbb3138d21707bfc"> 2671</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_ARRL_RESET_VALUE     ((uint8_t) 0xFF)          <span class="comment">///&lt; SYSTIM auto-reload register low byte reset value</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;  <span class="comment">/* SYSTIM Control register (_SYSTIM_CR1) */</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c9064c199ddcadc366e04174a62f175"> 2675</a></span>&#160;<span class="preprocessor">  #define _SYSTIM_CR1_CEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SYSTIM Counter enable [0]</span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga434d32ad0d0a871a8914711e06021a95"> 2676</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_CR1_UDIS             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SYSTIM Update disable [0]</span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadddb60cb812cca807819c04df1a3e8f4"> 2677</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_CR1_URS              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; SYSTIM Update request source [0]</span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga79abce24144311387e64062231eefead"> 2678</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_CR1_OPM              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; SYSTIM One-pulse mode [0]</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae939830c0f44234b43e85e935e8fcf06"> 2680</a></span>&#160;<span class="preprocessor">  #define _SYSTIM_CR1_ARPE             ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; SYSTIM Auto-reload preload enable [0]</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;  <span class="comment">/* SYSTIM Interrupt enable (_SYSTIM_IER) */</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gada38c2480dba660298741cb59f7340b2"> 2683</a></span>&#160;<span class="preprocessor">  #define _SYSTIM_IER_UIE              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SYSTIM Update interrupt enable [0]</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;  <span class="comment">/*  SYSTIM Status register 1 (_SYSTIM_SR1) */</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaee206bf65916ee59af7e877685f31f5c"> 2687</a></span>&#160;<span class="preprocessor">  #define _SYSTIM_SR1_UIF              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SYSTIM Update interrupt flag [0]</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;  <span class="comment">/*  SYSTIM Event generation register (_SYSTIM_EGR) */</span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7af0b1b73ee2597ccceb59aa6e97808f"> 2691</a></span>&#160;<span class="preprocessor">  #define _SYSTIM_EGR_UG               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SYSTIM Update generation [0]</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <span class="comment">/*  SYSTIM prescaler (_SYSTIM_PSCR) */</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1675c527a5b75755011d7fe593428ab8"> 2695</a></span>&#160;<span class="preprocessor">  #define _SYSTIM_PSCR_PSC             ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; SYSTIM prescaler [2:0]</span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga60aba44b9ae4e0dbedf9cac22e92ac47"> 2696</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_PSCR_PSC0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; SYSTIM prescaler [0]</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga384dd52e74913f4447fd14c9271b71bb"> 2697</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_PSCR_PSC1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SYSTIM prescaler [1]</span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad11bcfcf72a2fb09b9a186b160e36eaf"> 2698</a></span>&#160;<span class="comment"></span>  #define _SYSTIM_PSCR_PSC2            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; SYSTIM prescaler [2]</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#endif // SYSTIM_AddressBase</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">// Digital addressable lighting interface (DALI)</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(DALI_AddressBase)</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment">  /** @brief struct for controlling lighting interface (_DALI) */</span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2711</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">    /** @brief DALI data rate control register low byte (_DALI_CLK_L) */</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2714</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CLK     : 8;    <span class="comment">///&lt; clock prescaler [7:0] (fdata = fmaster/[(N+1)*16])</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="comment"></span>    } CLK_L;</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">    /** @brief DALI Data rate control register high byte (_DALI_CLK_H) */</span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2720</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CLK     : 2;    <span class="comment">///&lt; clock prescaler [9:8] (fdata = fmaster/[(N+1)*16])</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    } CLK_H;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="comment">    /** @brief DALI Message byte 0 register (_DALI_FB0) */</span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2727</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; received message [7:0]</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="comment"></span>    } FB0;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">    /** @brief DALI Message byte 1 register (_DALI_FB1) */</span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2733</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; received message [15:8]</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment"></span>    } FB1;</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">    /** @brief DALI Message byte 2 register (_DALI_FB2) */</span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2739</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt;  received message [23:16]</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment"></span>    } FB2;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">    /** @brief DALI Backward data register (_DALI_BD) */</span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2745</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; data to transmit [7:0]</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment"></span>    } BD;</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment">    /** @brief DALI Control register (_DALI_CR) */</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2751</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FTS      : 1;    <span class="comment">///&lt; force transmit state</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTS      : 1;    <span class="comment">///&lt; receive/transmit state</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTA      : 1;    <span class="comment">///&lt; receive/transmit acknowledge</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DCME     : 1;    <span class="comment">///&lt; DALI communication enable</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MLN      : 2;    <span class="comment">///&lt; message length</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMK      : 1;    <span class="comment">///&lt; mask start bit</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LNWDG_EN : 1;    <span class="comment">///&lt; monitor watchdog on receiver line</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment">    /** @brief DALI Status and control register (_DALI_CSR) */</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2763</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WDGF    : 1;    <span class="comment">///&lt; watchdog receiver line interrupt status flag</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WDGE    : 1;    <span class="comment">///&lt; watchdog receiver line interrupt enable</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RTF     : 1;    <span class="comment">///&lt; receive/transmit flag</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EF      : 1;    <span class="comment">///&lt; error flag</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITF     : 1;    <span class="comment">///&lt; interrupt flag</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IEN     : 1;    <span class="comment">///&lt; interrupt enable</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">    /** @brief DALI Status and control register 1 (_DALI_CSR1) */</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2775</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WDG_PRSC : 3;    <span class="comment">///&lt; watchdog DALI prescaler timer</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RDY_REC  : 1;    <span class="comment">///&lt; ready to receive</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKS      : 4;    <span class="comment">///&lt; clock counter value</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment"></span>    } CSR1;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">    /** @brief DALI Control reverse signal line (_DALI_REVLN) */</span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2783</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EN_REV  : 1;    <span class="comment">///&lt; reverse DALI reverse signal line</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REV_DIN : 1;    <span class="comment">///&lt; reverse DALI_rx signal line</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REVDOUT : 1;    <span class="comment">///&lt; reverse DALI_tx signal line</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;    } REVLN;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t">_DALI_t</a>;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  <span class="comment">/* Pointer to DALI registers */</span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5b246e2aa8f94c87b6ce08b65872102"> 2793</a></span>&#160;<span class="preprocessor">  #define _DALI        _SFR(_DALI_t,   DALI_AddressBase)         </span><span class="comment">///&lt; DALI struct/bit access</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadf2e7836644e490c06c15d2caa317b44"> 2794</a></span>&#160;<span class="comment"></span>  #define _DALI_CLK_L  _SFR(uint8_t,   DALI_AddressBase+0x00)    <span class="comment">///&lt; DALI data rate control register low byte</span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga524b8b483923538997851b1293e36624"> 2795</a></span>&#160;<span class="comment"></span>  #define _DALI_CLK_H  _SFR(uint8_t,   DALI_AddressBase+0x01)    <span class="comment">///&lt; DALI data rate control register high byte</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafc7a3c338ca13d6ab91f76e80a79e8ee"> 2796</a></span>&#160;<span class="comment"></span>  #define _DALI_FB0    _SFR(uint8_t,   DALI_AddressBase+0x02)    <span class="comment">///&lt; DALI Message byte 0 register</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaef6791bfc2564a1935ae33757d637eac"> 2797</a></span>&#160;<span class="comment"></span>  #define _DALI_FB1    _SFR(uint8_t,   DALI_AddressBase+0x03)    <span class="comment">///&lt; DALI Message byte 1 register</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1d2d63d32a692c92083c72811470657"> 2798</a></span>&#160;<span class="comment"></span>  #define _DALI_FB2    _SFR(uint8_t,   DALI_AddressBase+0x04)    <span class="comment">///&lt; DALI Message byte 2 register</span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c95ebf03d9a898ae507f91bbeb5efd0"> 2799</a></span>&#160;<span class="comment"></span>  #define _DALI_BD     _SFR(uint8_t,   DALI_AddressBase+0x05)    <span class="comment">///&lt; DALI Backward data register</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cb2fe8dab94c9144f16f00ca00acfed"> 2800</a></span>&#160;<span class="comment"></span>  #define _DALI_CR     _SFR(uint8_t,   DALI_AddressBase+0x06)    <span class="comment">///&lt; DALI Control register</span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8b1c73a86abe0db6fa53331f56f0dacb"> 2801</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR    _SFR(uint8_t,   DALI_AddressBase+0x07)    <span class="comment">///&lt; DALI Status and control register</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5890a6fbe6fdda5035816ad397a8076a"> 2802</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1   _SFR(uint8_t,   DALI_AddressBase+0x08)    <span class="comment">///&lt; DALI Status and control register 1</span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2cf6427f2649deee3c791db09d3d03b8"> 2803</a></span>&#160;<span class="comment"></span>  #define _DALI_REVLN  _SFR(uint8_t,   DALI_AddressBase+0x09)    <span class="comment">///&lt; DALI Control reverse signal line</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;  <span class="comment">/* DALI Module Reset Values */</span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga52b79944126755a54a343a3d7655af2c"> 2807</a></span>&#160;<span class="preprocessor">  #define _DALI_CLK_L_RESET_VALUE      ((uint8_t) 0x00)          </span><span class="comment">///&lt; DALI data rate control register low byte reset value</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga627eeaf75c8511f780d333ac5beda525"> 2808</a></span>&#160;<span class="comment"></span>  #define _DALI_CLK_H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; DALI data rate control register high byte reset value</span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga17446adada82312558132174a5610986"> 2809</a></span>&#160;<span class="comment"></span>  #define _DALI_FB0_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; DALI Message byte 0 register reset value</span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9fd24edd52ea8df9840837b3b0c194f2"> 2810</a></span>&#160;<span class="comment"></span>  #define _DALI_FB1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; DALI Message byte 1 register reset value</span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ffeb4c8126893e41e9e97aadac48bfa"> 2811</a></span>&#160;<span class="comment"></span>  #define _DALI_FB2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; DALI Message byte 2 register reset value</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga08a3790d2e0057b1c4300bb266e0fcc6"> 2812</a></span>&#160;<span class="comment"></span>  #define _DALI_BD_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; DALI Backward data register reset value</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga91151375da64db30dfa74ddd0cb470d2"> 2813</a></span>&#160;<span class="comment"></span>  #define _DALI_CR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; DALI Control register reset value</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga11c464f39a9818400e82d8f7fefe0c25"> 2814</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; DALI Status and control register reset value</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69cdd650d75e6c9d5d11808b6e3ad2f7"> 2815</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; DALI Status and control register 1 reset value</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga21d105bcb9fc79aa7e6e293e23117ded"> 2816</a></span>&#160;<span class="comment"></span>  #define _DALI_REVLN_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; DALI Control reverse signal line reset value</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;  <span class="comment">/* DALI Control register (_DALI_CR) */</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab79f81b5001300c57b6f060bff1b4b8d"> 2820</a></span>&#160;<span class="preprocessor">  #define _DALI_CR_FTS                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; DALI force transmit state [0]</span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga56f4a79ae597b838d437a1aac89f98de"> 2821</a></span>&#160;<span class="comment"></span>  #define _DALI_CR_RTS                 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; DALI receive/transmit state [0]</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8808427243b4d2ee8b9c285357bcf2a4"> 2822</a></span>&#160;<span class="comment"></span>  #define _DALI_CR_RTA                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; DALI receive/transmit acknowledge [0]</span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae6fa6b4114b605bf09ab0cc6c2965370"> 2823</a></span>&#160;<span class="comment"></span>  #define _DALI_CR_DCME                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; DALI DALI communication enable [0]</span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga97386b2b76d3c890dfcf803c07899b05"> 2824</a></span>&#160;<span class="comment"></span>  #define _DALI_CR_MLN                 ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; DALI message length [1:0]</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga02388328c6986dd768627ef3e17446eb"> 2825</a></span>&#160;<span class="comment"></span>  #define _DALI_CR_MLN0                ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; DALI message length [0]</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9b9fc56868172cb329b552de92b0a1a8"> 2826</a></span>&#160;<span class="comment"></span>  #define _DALI_CR_MLN1                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; DALI message length [1]</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3641f95682e8ee1a0f1eeef6f4f2047c"> 2827</a></span>&#160;<span class="comment"></span>  #define _DALI_CR_SMK                 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; DALI mask start bit [0]</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ebafa79473f49907d82d83d0abc16a4"> 2828</a></span>&#160;<span class="comment"></span>  #define _DALI_CR_LNWDG_EN            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; DALI monitor watchdog on receiver line [0]</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="comment">/* DALI Status and control register (_DALI_CSR) */</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab95d775752a55a11aca1aecbbfabbf7f"> 2832</a></span>&#160;<span class="preprocessor">  #define _DALI_CSR_WDGF               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; DALI watchdog receiver line interrupt status flag [0]</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8714b7b94fa8e6072459af1f4828cceb"> 2833</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR_WDGE               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; DALI watchdog receiver line interrupt enable [0]</span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga86a803d4c5b21bc852a99a784ec24e8c"> 2834</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR_RTF                ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; DALI receive/transmit flag [0]</span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8c4f1c5f994a3626e486c64b91a6038"> 2835</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR_EF                 ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; DALI error flag [0]</span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe"> 2836</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR_ITF                ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; DALI interrupt flag [0]</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a7a5053411309184f01735af955ccb0"> 2837</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR_IEN                ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; DALI interrupt enable [0]</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;  <span class="comment">/* DALI Status register 1 (_DALI_CSR1) */</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0ecb0f421fc325e2a89794ee8f940deb"> 2840</a></span>&#160;<span class="preprocessor">  #define _DALI_CSR1_WDG_PRSC          ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; DALI watchdog DALI prescaler timer [2:0]</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e0e6dcf96e7f7b4012b1671d7015ee6"> 2841</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1_WDG_PRSC0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; DALI watchdog DALI prescaler timer [0]</span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga99ba226a6131d0fa18586b7e2d22d04f"> 2842</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1_WDG_PRSC1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; DALI watchdog DALI prescaler timer [1]</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad8d73e31fb625a0baa9463886273292c"> 2843</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1_WDG_PRSC2         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; DALI watchdog DALI prescaler timer [2]</span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a6946cee26fc8131c826bdbf8fef129"> 2844</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1_RDY_REC           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; DALI ready to receive [0]</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71d29ca6af51f1b18114c4e2ab9665d1"> 2845</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1_CKS               ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; DALI clock counter value [3:0]</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabdea9a8da47fb3702c72b981966837e4"> 2846</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1_CKS0              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; DALI clock counter value [0]</span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaad95031364f29182ed101010bc9395e9"> 2847</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1_CKS1              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; DALI clock counter value [1]</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaccd569bfbb3d725f41c65f234bdd8936"> 2848</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1_CKS2              ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; DALI clock counter value [2]</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad7f8ff9e20eb3ebc783bebef1e5af6f3"> 2849</a></span>&#160;<span class="comment"></span>  #define _DALI_CSR1_CKS3              ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; DALI clock counter value [3]</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  <span class="comment">/* DALI Control reverse signal line (_DALI_REVLN) */</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6683286b657ccd240783e34915982dc3"> 2852</a></span>&#160;<span class="preprocessor">  #define _DALI_REVLN_EN_REV           ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; DALI reverse DALI reverse signal line [0]</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84e24eccb8a2ff5d177d5291f344328f"> 2853</a></span>&#160;<span class="comment"></span>  #define _DALI_REVLN_REV_DIN          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; DALI reverse DALI_rx signal line [0]</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadaff4760db2f2fc1c91cf018b0206f1a"> 2854</a></span>&#160;<span class="comment"></span>  #define _DALI_REVLN_REVDOUT          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; DALI reverse DALI_tx signal line [0]</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#endif // DALI_AddressBase</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment">// Analog Digital Converter (_ADC)</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(ADC_AddressBase)</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">  /** @brief struct containing Analog Digital Converter (_ADC) */</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2867</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">    /** @brief ADC configuration register (_ADC_CFG) */</span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2870</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PD          : 1;  <span class="comment">///&lt; power-down</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP        : 1;  <span class="comment">///&lt; stop ADC sequencer</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FIFO_FLUSH  : 1;  <span class="comment">///&lt; flush data buffer</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CIRCULAR    : 1;  <span class="comment">///&lt; circular sequencer mode</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA_FORMAT : 1;  <span class="comment">///&lt; data aligment</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 3;  <span class="comment">//   Reserved</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;    } CFG;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment">    /** @brief ADC start of conversion (_ADC_SOC) */</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2881</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SOC     : 1;      <span class="comment">///&lt; start of conversion sequence</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 7;      <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;    } SOC;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment">    /** @brief ADC interrupt enable register (_ADC_IER) */</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2888</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOC_EN      : 1;  <span class="comment">///&lt; ADC end of conversion mode interrupt enable</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOS_EN      : 1;  <span class="comment">///&lt; ADC end of sequence mode interrupt enable</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEQ_FULL_EN : 1;  <span class="comment">///&lt; ADC sequencer buffer full interrupt enable</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 5;  <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    } IER;</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">    /** @brief ADC sequencer register (_ADC_SEQ) */</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2897</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CH          : 3;    <span class="comment">///&lt; channel selection</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> GAIN        : 1;    <span class="comment">///&lt; gain for selected channel (0=x1; 1=x4)</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;    } SEQ;</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">    /** @brief ADC result 0 low byte (_ADC_DATL_0) */</span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2905</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [7:0]</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment"></span>    } DATL_0;</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">    /** @brief ADC result 0 high byte (_ADC_DATH_0) */</span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2911</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [15:8]</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment"></span>    } DATH_0;</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment">    /** @brief ADC result 1 low byte (_ADC_DATL_1) */</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2917</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [7:0]</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment"></span>    } DATL_1;</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="comment">    /** @brief ADC result 1 high byte (_ADC_DATH_1) */</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2923</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [15:8]</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment"></span>    } DATH_1;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">    /** @brief ADC result 2 low byte (_ADC_DATL_2) */</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2929</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [7:0]</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment"></span>    } DATL_2;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="comment">    /** @brief ADC result 2 high byte (_ADC_DATH_2) */</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2935</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [15:8]</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment"></span>    } DATH_2;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">    /** @brief ADC result 3 low byte (_ADC_DATL_3) */</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2941</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [7:0]</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment"></span>    } DATL_3;</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="comment">    /** @brief ADC result 3 high byte (_ADC_DATH_3) */</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2947</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [15:8]</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="comment"></span>    } DATH_3;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">    /** @brief ADC result 4 low byte (_ADC_DATL_4) */</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2953</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [7:0]</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment"></span>    } DATL_4;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">    /** @brief ADC result 4 high byte (_ADC_DATH_4) */</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2959</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [15:8]</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="comment"></span>    } DATH_4;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">    /** @brief ADC result 5 low byte (_ADC_DATL_5) */</span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2965</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [7:0]</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="comment"></span>    } DATL_5;</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="comment">    /** @brief ADC result 5 high byte (_ADC_DATH_5) */</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2971</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [15:8]</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment"></span>    } DATH_5;</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">    /** @brief ADC result 6 low byte (_ADC_DATL_6) */</span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2977</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [7:0]</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="comment"></span>    } DATL_6;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment">    /** @brief ADC result 6 high byte (_ADC_DATH_6) */</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2983</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [15:8]</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="comment"></span>    } DATH_6;</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">    /** @brief ADC result 7 low byte (_ADC_DATL_7) */</span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2989</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [7:0]</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="comment"></span>    } DATL_7;</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">    /** @brief ADC result 7 high byte (_ADC_DATH_7) */</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2995</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> DATA        : 8;    <span class="comment">///&lt; ADC value [15:8]</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment"></span>    } DATH_7;</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="comment">    /** @brief ADC status register (_ADC_SR) */</span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3001</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOC       : 1;    <span class="comment">///&lt; ADC end of conversion mode</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOS       : 1;    <span class="comment">///&lt; ADC end of sequence mode</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SEQ_FULL  : 1;    <span class="comment">///&lt; ADC sequencer buffer full</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;    } SR;</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="comment">    /** @brief SOC delay counter register (_ADC_DLYCNT) */</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3010</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SOC_DLY_CNT : 8;  <span class="comment">///&lt; ADC SOC delay counter</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment"></span>    } DLYCNT;</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t">_ADC_t</a>;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;  <span class="comment">/* Pointer to ADC registers */</span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafca1f75b5fad6456dab05dcac35badc7"> 3017</a></span>&#160;<span class="preprocessor">  #define _ADC         _SFR(_ADC_t,    ADC_AddressBase)          </span><span class="comment">///&lt; ADC struct/bit access</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4b22767eb9365bf46b11b46b4b2d9f1b"> 3018</a></span>&#160;<span class="comment"></span>  #define _ADC_CFG     _SFR(uint8_t,   ADC_AddressBase+0x00)     <span class="comment">///&lt; ADC configuration register</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga784e8dfbcec2f09caa3ee70cad99fdf3"> 3019</a></span>&#160;<span class="comment"></span>  #define _ADC_SOC     _SFR(uint8_t,   ADC_AddressBase+0x01)     <span class="comment">///&lt; ADC start of conversion</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gada1fc468e7083c35bdafe67e26f321a5"> 3020</a></span>&#160;<span class="comment"></span>  #define _ADC_IER     _SFR(uint8_t,   ADC_AddressBase+0x02)     <span class="comment">///&lt; ADC interrupt enable register</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6342721e96384231d649e9aa6a817d86"> 3021</a></span>&#160;<span class="comment"></span>  #define _ADC_SEQ     _SFR(uint8_t,   ADC_AddressBase+0x03)     <span class="comment">///&lt; ADC sequencer register</span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fb23fa850059862e0ce75406796fef3"> 3022</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_0  _SFR(uint8_t,   ADC_AddressBase+0x04)     <span class="comment">///&lt; ADC result 0 low byte</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f9e26195c86bee2473fd9623d85aa68"> 3023</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_0  _SFR(uint8_t,   ADC_AddressBase+0x05)     <span class="comment">///&lt; ADC result 0 high byte</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab5acd41736f7611c4bbad6e2b2af2302"> 3024</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_1  _SFR(uint8_t,   ADC_AddressBase+0x06)     <span class="comment">///&lt; ADC result 1 low byte</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad0fcc141e4eb77f4367de3f06794946b"> 3025</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_1  _SFR(uint8_t,   ADC_AddressBase+0x07)     <span class="comment">///&lt; ADC result 1 high byte</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e7de5a7638666cea18af5c43b41ea0a"> 3026</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_2  _SFR(uint8_t,   ADC_AddressBase+0x08)     <span class="comment">///&lt; ADC result 2 low byte</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga58045ddc7df77c9dec384a864b9d2a3c"> 3027</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_2  _SFR(uint8_t,   ADC_AddressBase+0x09)     <span class="comment">///&lt; ADC result 2 high byte</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga60a1d681b92a3377032446892447fcae"> 3028</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_3  _SFR(uint8_t,   ADC_AddressBase+0x0A)     <span class="comment">///&lt; ADC result 3 low byte</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cb1c5750f6c9ad1be83dffc3686370a"> 3029</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_3  _SFR(uint8_t,   ADC_AddressBase+0x0B)     <span class="comment">///&lt; ADC result 3 high byte</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaec908ddd4f55929735abd889b958e10a"> 3030</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_4  _SFR(uint8_t,   ADC_AddressBase+0x0C)     <span class="comment">///&lt; ADC result 4 low byte</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8771eaa529893ffa8c2125e3b838b965"> 3031</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_4  _SFR(uint8_t,   ADC_AddressBase+0x0D)     <span class="comment">///&lt; ADC result 4 high byte</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2f5b2c536cd9f7ca61c74d77f3e32356"> 3032</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_5  _SFR(uint8_t,   ADC_AddressBase+0x0E)     <span class="comment">///&lt; ADC result 5 low byte</span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95d81910b3ce67295e3eb5a6bbe97dfa"> 3033</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_5  _SFR(uint8_t,   ADC_AddressBase+0x0F)     <span class="comment">///&lt; ADC result 5 high byte</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e848a27fd94c84fbe48b48fedc13279"> 3034</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_6  _SFR(uint8_t,   ADC_AddressBase+0x10)     <span class="comment">///&lt; ADC result 6 low byte</span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf4543d7a5ab0f5d611743c708c29ff3e"> 3035</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_6  _SFR(uint8_t,   ADC_AddressBase+0x11)     <span class="comment">///&lt; ADC result 6 high byte</span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5e7ddd140234cbb3537a3aa017277ed"> 3036</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_7  _SFR(uint8_t,   ADC_AddressBase+0x12)     <span class="comment">///&lt; ADC result 7 low byte</span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6874761633ce8efffad2effa6702cac4"> 3037</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_7  _SFR(uint8_t,   ADC_AddressBase+0x13)     <span class="comment">///&lt; ADC result 7 high byte</span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e2b556e058ae2ac1766b1a7b2dee119"> 3038</a></span>&#160;<span class="comment"></span>  #define _ADC_SR      _SFR(uint8_t,   ADC_AddressBase+0x14)     <span class="comment">///&lt; ADC status register</span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1162cae75a39210df2aff58383c8dc8d"> 3039</a></span>&#160;<span class="comment"></span>  #define _ADC_DLYCNT  _SFR(uint8_t,   ADC_AddressBase+0x15)     <span class="comment">///&lt; ADC SOC delay counter register</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;  <span class="comment">/* ADC Module Reset Values */</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f4ee3173e49462bef9e1acbc6edaf41"> 3043</a></span>&#160;<span class="preprocessor">  #define _ADC_CFG_RESET_VALUE        ((uint8_t) 0x01)          </span><span class="comment">///&lt; ADC configuration register reset value</span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab54be223a6fb5b8330147940e0f95c56"> 3044</a></span>&#160;<span class="comment"></span>  #define _ADC_SOC_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; ADC start of conversion reset value</span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadad6306760e7ef2122dbab6aa21d8fa3"> 3045</a></span>&#160;<span class="comment"></span>  #define _ADC_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; ADC interrupt enable register reset value</span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabe3f28857628925bb7b1f2bd60466c61"> 3046</a></span>&#160;<span class="comment"></span>  #define _ADC_SEQ_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; ADC sequencer register reset value</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae1652f4c4092d59b2da9cac35ce254d3"> 3047</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_0_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 0 low byte reset value</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab612dabe1affa8a4a2175fb69f804e11"> 3048</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_0_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 0 high byte reset value</span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc73fd7506bebda52f24c2ba36a86dea"> 3049</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_1_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 1 low byte reset value</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga40de4af7dc0e5aa99229f96e7746585d"> 3050</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_1_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 1 high byte reset value</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga574b35e84bce4e34dba977711dbf858d"> 3051</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_2_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 2 low byte reset value</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7347cd885156f1d8be6e0854c2652545"> 3052</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_2_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 2 high byte reset value</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeef001d6412d983814e6c9f24f81c707"> 3053</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_3_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 3 low byte reset value</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4f61036ef055a9f215416bd6b756cbe5"> 3054</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_3_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 3 high byte reset value</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e9780bc5bb569a9cbc3e759fe93a1c6"> 3055</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_4_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 4 low byte reset value</span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad4d50bd804e16468d55d20ffcee7e08d"> 3056</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_4_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 4 high byte reset value</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6de9fd01062b08fe339e25bdfb027541"> 3057</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_5_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 5 low byte reset value</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b67d6379c84926ba40e1c7c0c6399c5"> 3058</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_5_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 5 high byte reset value</span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga82bfa43cbbefb23be924f55d00df848c"> 3059</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_6_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 6 low byte reset value</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a6c7f60af93bee6151b4b0e890fc3cd"> 3060</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_6_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 6 high byte reset value</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga13122732efaec2c984e7e55b04caf39f"> 3061</a></span>&#160;<span class="comment"></span>  #define _ADC_DATL_7_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 7 low byte reset value</span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga34e637b7c297e69bfe337a6ee4a5ac21"> 3062</a></span>&#160;<span class="comment"></span>  #define _ADC_DATH_7_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC result 7 high byte reset value</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga382463c282fba1b7a1894657b8e45ea9"> 3063</a></span>&#160;<span class="comment"></span>  #define _ADC_SR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; ADC status register reset value</span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab2fbc53f11d04fd3174c123def75cd19"> 3064</a></span>&#160;<span class="comment"></span>  #define _ADC_DLYCNT_RESET_VALUE     ((uint8_t) 0x00)          <span class="comment">///&lt; ADC SOC delay counter register reset value</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;  <span class="comment">/* ADC configuration register (_ADC_CFG) */</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51d8d59ef7d23770b086f28b566b1e9d"> 3068</a></span>&#160;<span class="preprocessor">  #define _ADC_CFG_PD                  ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; ADC power-down [0]</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab8029395f4d82efceba8d9d9d38b65b5"> 3069</a></span>&#160;<span class="comment"></span>  #define _ADC_CFG_STOP                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ADC stop sequencer [0]</span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga318041f586f5377226bdfcf18fb05f36"> 3070</a></span>&#160;<span class="comment"></span>  #define _ADC_CFG_FIFO_FLUSH          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ADC flush data buffer [0]</span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3dd85741e706448d46e9bf41ab730196"> 3071</a></span>&#160;<span class="comment"></span>  #define _ADC_CFG_CIRCULAR            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ADC circular sequencer mode [0]</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6de8ed7ee2e637bdb33a11731c95e692"> 3072</a></span>&#160;<span class="comment"></span>  #define _ADC_CFG_DATA_FORMAT         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ADC data aligment [0]</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;  <span class="comment">/* ADC start of conversion (_ADC_SOC) */</span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10513cfb9c373a5e04773b6381438499"> 3076</a></span>&#160;<span class="preprocessor">  #define _ADC_SOC_SOC                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; ADC start of conversion sequence [0]</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment"></span>  // reserved [7:1]</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;  <span class="comment">/* ADC interrupt enable register (_ADC_IER) */</span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ef77748243b80c342010b0994e06dcd"> 3080</a></span>&#160;<span class="preprocessor">  #define _ADC_IER_EOC_EN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; ADC end of conversion mode interrupt enable [0]</span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad17119f7e69280139141726e0077502b"> 3081</a></span>&#160;<span class="comment"></span>  #define _ADC_IER_EOS_EN              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ADC end of sequence mode interrupt enable [0]</span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab72a232d8c3d420461beb7d24c502f7"> 3082</a></span>&#160;<span class="comment"></span>  #define _ADC_IER_SEQ_FULL_EN         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ADC sequencer buffer full interrupt enable [0]</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;  <span class="comment">/* ADC ADC sequencer register (_ADC_SEQ) */</span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga96c07bf570efa87262b9c250e3752b82"> 3086</a></span>&#160;<span class="preprocessor">  #define _ADC_SEQ_CH                  ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; ADC channel selection [2:0]</span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8ab38c21c612d771e81c165a27912d36"> 3087</a></span>&#160;<span class="comment"></span>  #define _ADC_SEQ_CH0                 ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ADC channel selection [0]</span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga468904c9d2bf356aab80674100061d3f"> 3088</a></span>&#160;<span class="comment"></span>  #define _ADC_SEQ_CH1                 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ADC channel selection [1]</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b88cbbb0c0264d99baf10516086ba0f"> 3089</a></span>&#160;<span class="comment"></span>  #define _ADC_SEQ_CH2                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ADC channel selection [2]</span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga58d4dcce44cbd258e0c9de7b56bd25a2"> 3090</a></span>&#160;<span class="comment"></span>  #define _ADC_SEQ_GAIN                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ADC gain for selected channel (0=x1; 1=x4) [0]</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;  <span class="comment">/* ADC status register (_ADC_SR) */</span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4876bc4806f8d0ef9d7729ebc98d4c7f"> 3094</a></span>&#160;<span class="preprocessor">  #define _ADC_SR_EOC                  ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; ADC end of conversion mode [0]</span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga28d34eb44b27aebe764ba7d3266aefe7"> 3095</a></span>&#160;<span class="comment"></span>  #define _ADC_SR_EOS                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ADC end of sequence mode [0]</span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51d966e0d11a19d3646a361a603c83b0"> 3096</a></span>&#160;<span class="comment"></span>  #define _ADC_SR_SEQ_FULL             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ADC sequencer buffer full [0]</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#endif // ADC_AddressBase</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">// State machine, event driven (_SMED)</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(SMED0_AddressBase) || defined(SMED1_AddressBase) || defined(SMED2_AddressBase) || defined(SMED3_AddressBase) || defined(SMED4_AddressBase) || defined(SMED5_AddressBase)</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment">  /** @brief struct for State machine, event driven (_SMEDn) */</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3109</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="comment">    /** @brief SMEDn Control register (_SMEDn_CTR) */</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3112</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   START_CNT   : 1;    <span class="comment">///&lt; start counter</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSM_ENA     : 1;    <span class="comment">///&lt; synchronous FSM enable</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 6;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;    } CTR;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="comment">    /** @brief SMEDn Control timer register (_SMEDn_CTR_TMR) */</span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3119</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME_T0_VAL : 1;    <span class="comment">///&lt; validation of the TMR_T0 register</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME_T1_VAL : 1;    <span class="comment">///&lt; validation of the TMR_T1 register</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME_T2_VAL : 1;    <span class="comment">///&lt; validation of the TMR_T2 register</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIME_T3_VAL : 1;    <span class="comment">///&lt; validation of the TMR_T3 register</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DITHER_VAL  : 1;    <span class="comment">///&lt; validation of the CTR_DTHR register</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;    } CTR_TMR;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment">    /** @brief SMEDn Control input register (_SMEDn_CTR_INP) */</span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3129</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RS_INSIG    : 3;    <span class="comment">///&lt; external event input polarity level definition</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RAIS_EN     : 1;    <span class="comment">///&lt; Asy_Enable input polarity level definition</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EL_INSIG    : 3;    <span class="comment">///&lt; external InSig input characteristic definition</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EL_EN       : 1;    <span class="comment">///&lt; Asy_Enable input characteristic definition</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment"></span>    } CTR_INP;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">    /** @brief SMEDn Dithering register (_SMEDn_CTR_DTR) */</span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3137</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DITH        : 8;    <span class="comment">///&lt; dithering register</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment"></span>    } CTR_DTR;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">    /** @brief SMEDn Time T0 LSB register (_SMEDn_TMR_T0L) */</span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3142</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T0          : 8;    <span class="comment">///&lt; time 0 constant register low byte</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="comment"></span>    } TMR_T0L;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">    /** @brief SMEDn Time T0 MSB register (_SMEDn_TMR_T0H) */</span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3147</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T0          : 8;    <span class="comment">///&lt; time 0 constant register high byte</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment"></span>    } TMR_T0H;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment">    /** @brief SMEDn Time T1 LSB register (_SMEDn_TMR_T1L) */</span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3152</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T1          : 8;    <span class="comment">///&lt; time 1 constant register low byte</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment"></span>    } TMR_T1L;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">    /** @brief SMEDn Time T1 MSB register (_SMEDn_TMR_T1H) */</span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3157</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T1          : 8;    <span class="comment">///&lt; time 1 constant register high byte</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment"></span>    } TMR_T1H;</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment">    /** @brief SMEDn Time T2 LSB register (_SMEDn_TMR_T2L) */</span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3162</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T2          : 8;    <span class="comment">///&lt; time 2 constant register low byte</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment"></span>    } TMR_T2L;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="comment">    /** @brief SMEDn Time T2 MSB register (_SMEDn_TMR_T2H) */</span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3167</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T2          : 8;    <span class="comment">///&lt; time 2 constant register high byte</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment"></span>    } TMR_T2H;</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment">    /** @brief SMEDn Time T3 LSB register (_SMEDn_TMR_T3L) */</span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3172</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T3          : 8;    <span class="comment">///&lt; time 3 constant register low byte</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="comment"></span>    } TMR_T3L;</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="comment">    /** @brief SMEDn Time T3 MSB register (_SMEDn_TMR_T3H) */</span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3177</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T3          : 8;    <span class="comment">///&lt; time 3 constant register high byte</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment"></span>    } TMR_T3H;</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 0 IDLE register (_SMEDn_PRM_ID0) */</span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3182</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NX_STAT     : 2;    <span class="comment">///&lt; idle next event controlled state definition</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EDGE        : 2;    <span class="comment">///&lt; idle external edge jumping selection</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_RSTE    : 1;    <span class="comment">///&lt; idle counter reset definition</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULS_EDG    : 1;    <span class="comment">///&lt; idle PWM pulse out level definition</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HOLD_JMP    : 1;    <span class="comment">///&lt; idle hold state definition</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AND_OR      : 1;    <span class="comment">///&lt; idle jumping Boolean function definition</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment"></span>    } PRM_ID0;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 1 IDLE register (_SMEDn_PRM_ID1) */</span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3192</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEDGE       : 2;    <span class="comment">///&lt; idle external edge jumping selection</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_RSTC    : 1;    <span class="comment">///&lt; idle counter reset definition</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULS_CMP    : 1;    <span class="comment">///&lt; idle PWM pulse out level definition</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HOLD_EXIT   : 1;    <span class="comment">///&lt; idle HOLD state exit cause definition</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;    } PRM_ID1;</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 2 IDLE register (_SMEDn_PRM_ID2) */</span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3202</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LATCH_RS    : 1;    <span class="comment">///&lt; idle latch reset definition</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   QCOUP_ST    : 1;    <span class="comment">///&lt; idle quad couple start mode configuration</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="comment"></span>    } PRM_ID2;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 0 S0 register (_SMEDn_PRM_S00) */</span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3209</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NX_STAT     : 2;    <span class="comment">///&lt; next event controlled state definition</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EDGE        : 2;    <span class="comment">///&lt; external edge jumping selection</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_RSTE    : 1;    <span class="comment">///&lt; counter reset definition</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULS_EDG    : 1;    <span class="comment">///&lt; PWM pulse out level definition</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HOLD_JMP    : 1;    <span class="comment">///&lt; hold state definition</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AND_OR      : 1;    <span class="comment">///&lt; jumping Boolean function definition</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment"></span>    } PRM_S00;</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 1 S0 register (_SMEDn_PRM_S01) */</span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3219</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEDGE       : 2;    <span class="comment">///&lt; external edge jumping selection</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_RSTC    : 1;    <span class="comment">///&lt; counter reset definition</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULS_CMP    : 1;    <span class="comment">///&lt; PWM pulse out level definition</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HOLD_EXIT   : 1;    <span class="comment">///&lt; HOLD state exit cause definition</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 1;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;    } PRM_S01;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 2 S0 register (_SMEDn_PRM_S02) */</span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3229</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LATCH_RS    : 1;    <span class="comment">///&lt; latch reset definition</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 7;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;    } PRM_S02;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 0 S1 register (_SMEDn_PRM_S10) */</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3235</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NX_STAT     : 2;    <span class="comment">///&lt; next event controlled state definition</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EDGE        : 2;    <span class="comment">///&lt; external edge jumping selection</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_RSTE    : 1;    <span class="comment">///&lt; counter reset definition</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULS_EDG    : 1;    <span class="comment">///&lt; PWM pulse out level definition</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HOLD_JMP    : 1;    <span class="comment">///&lt; hold state definition</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AND_OR      : 1;    <span class="comment">///&lt; jumping Boolean function definition</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment"></span>    } PRM_S10;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 1 S1 register (_SMEDn_PRM_S11) */</span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3245</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEDGE       : 2;    <span class="comment">///&lt; external edge jumping selection</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_RSTC    : 1;    <span class="comment">///&lt; counter reset definition</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULS_CMP    : 1;    <span class="comment">///&lt; PWM pulse out level definition</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HOLD_EXIT   : 1;    <span class="comment">///&lt; HOLD state exit cause definition</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 1;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    } PRM_S11;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 2 S1 register (_SMEDn_PRM_S12) */</span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3255</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LATCH_RS    : 1;    <span class="comment">///&lt; latch reset definition</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 7;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    } PRM_S12;</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 0 S2 register (_SMEDn_PRM_S20) */</span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3261</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NX_STAT     : 2;    <span class="comment">///&lt; next event controlled state definition</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EDGE        : 2;    <span class="comment">///&lt; external edge jumping selection</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_RSTE    : 1;    <span class="comment">///&lt; counter reset definition</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULS_EDG    : 1;    <span class="comment">///&lt; PWM pulse out level definition</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HOLD_JMP    : 1;    <span class="comment">///&lt; hold state definition</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AND_OR      : 1;    <span class="comment">///&lt; jumping Boolean function definition</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment"></span>    } PRM_S20;</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 1 S2 register (_SMEDn_PRM_S21) */</span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3271</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEDGE       : 2;    <span class="comment">///&lt; external edge jumping selection</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_RSTC    : 1;    <span class="comment">///&lt; counter reset definition</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULS_CMP    : 1;    <span class="comment">///&lt; PWM pulse out level definition</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HOLD_EXIT   : 1;    <span class="comment">///&lt; HOLD state exit cause definition</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 1;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;    } PRM_S21;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 2 S2 register (_SMEDn_PRM_S22) */</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3281</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LATCH_RS    : 1;    <span class="comment">///&lt; latch reset definition</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 7;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;    } PRM_S22;</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 0 S3 register (_SMEDn_PRM_S30) */</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3287</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NX_STAT     : 2;    <span class="comment">///&lt; next event controlled state definition</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EDGE        : 2;    <span class="comment">///&lt; external edge jumping selection</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_RSTE    : 1;    <span class="comment">///&lt; counter reset definition</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULS_EDG    : 1;    <span class="comment">///&lt; PWM pulse out level definition</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HOLD_JMP    : 1;    <span class="comment">///&lt; hold state definition</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AND_OR      : 1;    <span class="comment">///&lt; jumping Boolean function definition</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment"></span>    } PRM_S30;</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 1 S3 register (_SMEDn_PRM_S31) */</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3297</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 2;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEDGE       : 2;    <span class="comment">///&lt; external edge jumping selection</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_RSTC    : 1;    <span class="comment">///&lt; counter reset definition</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PULS_CMP    : 1;    <span class="comment">///&lt; PWM pulse out level definition</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HOLD_EXIT   : 1;    <span class="comment">///&lt; HOLD state exit cause definition</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 1;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;    } PRM_S31;</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="comment">    /** @brief SMEDn Parameter 2 S3 register (_SMEDn_PRM_S32) */</span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3307</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LATCH_RS    : 1;    <span class="comment">///&lt; latch reset definition</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 7;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;    } PRM_S32;</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="comment">    /** @brief SMEDn Timer configuration register (_SMEDn_CFG) */</span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3313</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIM_NUM     : 2;    <span class="comment">///&lt; time registers to be temporary incremented selection</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIM_UPD     : 2;    <span class="comment">///&lt; time registers update mode</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 4;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;    } CFG;</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment">    /** @brief SMEDn Dump counter LSB register (_SMEDn_DMPL) */</span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3320</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT         : 8;    <span class="comment">///&lt; counter dump value low byte</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment"></span>    } DMPL;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment">    /** @brief SMEDn Dump counter MSB register (_SMEDn_DMPH) */</span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3325</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT         : 8;    <span class="comment">///&lt; counter dump value high byte</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment"></span>    } DMPH;</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="comment">    /** @brief SMEDn General status register (_SMEDn_GSTS) */</span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3330</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EX0_DUMP    : 1;    <span class="comment">///&lt; dumping cause flag InSig[0]</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EX1_DUMP    : 1;    <span class="comment">///&lt; dumping cause flag InSig[1]</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EX2_DUMP    : 1;    <span class="comment">///&lt; dumping cause flag InSig[2]</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_FLAG    : 1;    <span class="comment">///&lt; counter reset flag when dump is enabled</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DMP_LK      : 2;    <span class="comment">///&lt; counter dump status</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EVENT_OV    : 1;    <span class="comment">///&lt; event overflow flag</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 1;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;    } GSTS;</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">    /** @brief SMEDn Interrupt request register (_SMEDn_IRQ) */</span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3341</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_OVER    : 1;    <span class="comment">///&lt; counter overflow interrupt request</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXT0_INT    : 1;    <span class="comment">///&lt; InSig[0] capture interrupt request</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXT1_INT    : 1;    <span class="comment">///&lt; InSig[1] capture interrupt request</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXT2_INT    : 1;    <span class="comment">///&lt; InSig[2] capture interrupt request</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STA_S0_IT   : 1;    <span class="comment">///&lt; Tmr(0) transition interrupt request</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STA_S1_IT   : 1;    <span class="comment">///&lt; Tmr(1) transition interrupt request</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STA_S2_IT   : 1;    <span class="comment">///&lt; Tmr(2) transition interrupt request</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STA_S3_IT   : 1;    <span class="comment">///&lt; Tmr(3) transition interrupt request</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="comment"></span>    } IRQ;</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment">    /** @brief SMEDn Interrupt enable register (_SMEDn_IER) */</span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3353</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT_OV_E    : 1;    <span class="comment">///&lt; counter overflow interrupt enable</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IT_EN_EX0   : 1;    <span class="comment">///&lt; InSig[0] capture interrupt enable</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IT_EN_EX1   : 1;    <span class="comment">///&lt; InSig[1] capture interrupt enable</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IT_EN_EX2   : 1;    <span class="comment">///&lt; InSig[2] capture interrupt enable</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IT_STA_S0   : 1;    <span class="comment">///&lt; Tmr(0) transition interrupt enable</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IT_STA_S1   : 1;    <span class="comment">///&lt; Tmr(1) transition interrupt enable</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IT_STA_S2   : 1;    <span class="comment">///&lt; Tmr(2) transition interrupt enable</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IT_STA_S3   : 1;    <span class="comment">///&lt; Tmr(3) transition interrupt enable</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment">    /** @brief SMEDn External event control register (_SMEDn_ISEL) */</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3365</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPUT0_EN   : 1;    <span class="comment">///&lt; InSig[0] input enable</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPUT1_EN   : 1;    <span class="comment">///&lt; InSig[1] input enable</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPUT2_EN   : 1;    <span class="comment">///&lt; InSig[2] input enable</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   INPUT_LAT   : 1;    <span class="comment">///&lt; enable latch function on InSig[0] input</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 4;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;    } ISEL;</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="comment">    /** @brief SMEDn Dump enable register (_SMEDn_DMP) */</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3374</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DMPE_EX0    : 1;    <span class="comment">///&lt; dump update mode for InSig[0] event</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DMPE_EX1    : 1;    <span class="comment">///&lt; dump update mode for InSig[1] event</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DMPE_EX2    : 1;    <span class="comment">///&lt; dump update mode for InSig[2] event</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DMP_EVER    : 1;    <span class="comment">///&lt; dump update mode all</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPL_IT_GE   : 1;    <span class="comment">///&lt; lock together SMEDn_GSTS and SMEDn_IRQ reset signal</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 3;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;    } DMP;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">    /** @brief SMEDn finite state machine status register (_SMEDn_FSM_STS) */</span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3384</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FSM         : 3;    <span class="comment">///&lt; finite state machine state variable</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PWM         : 1;    <span class="comment">///&lt; PWM output signal</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EVINP       : 3;    <span class="comment">///&lt; event input signals</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>               : 1;    <span class="comment">//   Reserved, must be kept clear</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;    } FSM_STS;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t">_SMED_t</a>;</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;  <span class="comment">/* Pointer to SMED0 registers */</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">  #if defined(SMED0_AddressBase)</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">    #define _SMED0            _SFR(_SMED_t,  SMED0_AddressBase)          </span><span class="comment">///&lt; SMED0 struct/bit access</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment"></span>    #define _SMED0_CTR        _SFR(uint8_t,  SMED0_AddressBase+0x00)     <span class="comment">///&lt; SMED0 Control register</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment"></span>    #define _SMED0_CTR_TMR    _SFR(uint8_t,  SMED0_AddressBase+0x01)     <span class="comment">///&lt; SMED0 Control timer register</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment"></span>    #define _SMED0_CTR_INP    _SFR(uint8_t,  SMED0_AddressBase+0x02)     <span class="comment">///&lt; SMED0 Control input register</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="comment"></span>    #define _SMED0_CTR_DTR    _SFR(uint8_t,  SMED0_AddressBase+0x03)     <span class="comment">///&lt; SMED0 Dithering register</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment"></span>    #define _SMED0_TMR_T0L    _SFR(uint8_t,  SMED0_AddressBase+0x04)     <span class="comment">///&lt; SMED0 Time T0 LSB register</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment"></span>    #define _SMED0_TMR_T0H    _SFR(uint8_t,  SMED0_AddressBase+0x05)     <span class="comment">///&lt; SMED0 Time T0 MSB register</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment"></span>    #define _SMED0_TMR_T1L    _SFR(uint8_t,  SMED0_AddressBase+0x06)     <span class="comment">///&lt; SMED0 Time T1 LSB register</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment"></span>    #define _SMED0_TMR_T1H    _SFR(uint8_t,  SMED0_AddressBase+0x07)     <span class="comment">///&lt; SMED0 Time T1 MSB register</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment"></span>    #define _SMED0_TMR_T2L    _SFR(uint8_t,  SMED0_AddressBase+0x08)     <span class="comment">///&lt; SMED0 Time T2 LSB register</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment"></span>    #define _SMED0_TMR_T2H    _SFR(uint8_t,  SMED0_AddressBase+0x09)     <span class="comment">///&lt; SMED0 Time T2 MSB register</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="comment"></span>    #define _SMED0_TMR_T3L    _SFR(uint8_t,  SMED0_AddressBase+0x0A)     <span class="comment">///&lt; SMED0 Time T3 LSB register</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment"></span>    #define _SMED0_TMR_T3H    _SFR(uint8_t,  SMED0_AddressBase+0x0B)     <span class="comment">///&lt; SMED0 Time T3 MSB register</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_ID0    _SFR(uint8_t,  SMED0_AddressBase+0x0C)     <span class="comment">///&lt; SMED0 Parameter 0 IDLE register</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_ID1    _SFR(uint8_t,  SMED0_AddressBase+0x0D)     <span class="comment">///&lt; SMED0 Parameter 1 IDLE register</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_ID2    _SFR(uint8_t,  SMED0_AddressBase+0x0E)     <span class="comment">///&lt; SMED0 Parameter 2 IDLE register</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S00    _SFR(uint8_t,  SMED0_AddressBase+0x0F)     <span class="comment">///&lt; SMED0 Parameter 0 S0 register</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S01    _SFR(uint8_t,  SMED0_AddressBase+0x10)     <span class="comment">///&lt; SMED0 Parameter 1 S0 register</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S02    _SFR(uint8_t,  SMED0_AddressBase+0x11)     <span class="comment">///&lt; SMED0 Parameter 2 S0 register</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S10    _SFR(uint8_t,  SMED0_AddressBase+0x12)     <span class="comment">///&lt; SMED0 Parameter 0 S1 register</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S11    _SFR(uint8_t,  SMED0_AddressBase+0x13)     <span class="comment">///&lt; SMED0 Parameter 1 S1 register</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S12    _SFR(uint8_t,  SMED0_AddressBase+0x14)     <span class="comment">///&lt; SMED0 Parameter 2 S1 register</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S20    _SFR(uint8_t,  SMED0_AddressBase+0x15)     <span class="comment">///&lt; SMED0 Parameter 0 S2 register</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S21    _SFR(uint8_t,  SMED0_AddressBase+0x16)     <span class="comment">///&lt; SMED0 Parameter 1 S2 register</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S22    _SFR(uint8_t,  SMED0_AddressBase+0x17)     <span class="comment">///&lt; SMED0 Parameter 2 S2 register</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S30    _SFR(uint8_t,  SMED0_AddressBase+0x18)     <span class="comment">///&lt; SMED0 Parameter 0 S3 register</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S31    _SFR(uint8_t,  SMED0_AddressBase+0x19)     <span class="comment">///&lt; SMED0 Parameter 1 S3 register</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="comment"></span>    #define _SMED0_PRM_S32    _SFR(uint8_t,  SMED0_AddressBase+0x1A)     <span class="comment">///&lt; SMED0 Parameter 2 S3 register</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="comment"></span>    #define _SMED0_CFG        _SFR(uint8_t,  SMED0_AddressBase+0x1B)     <span class="comment">///&lt; SMED0 Timer configuration register</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment"></span>    #define _SMED0_DMPL       _SFR(uint8_t,  SMED0_AddressBase+0x1C)     <span class="comment">///&lt; SMED0 Dump counter LSB register</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment"></span>    #define _SMED0_DMPH       _SFR(uint8_t,  SMED0_AddressBase+0x1D)     <span class="comment">///&lt; SMED0 Dump counter MSB register</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment"></span>    #define _SMED0_GSTS       _SFR(uint8_t,  SMED0_AddressBase+0x1E)     <span class="comment">///&lt; SMED0 General status register</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment"></span>    #define _SMED0_IRQ        _SFR(uint8_t,  SMED0_AddressBase+0x1F)     <span class="comment">///&lt; SMED0 Interrupt request register</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment"></span>    #define _SMED0_IER        _SFR(uint8_t,  SMED0_AddressBase+0x20)     <span class="comment">///&lt; SMED0 Interrupt enable register</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="comment"></span>    #define _SMED0_ISEL       _SFR(uint8_t,  SMED0_AddressBase+0x21)     <span class="comment">///&lt; SMED0 External event control register</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="comment"></span>    #define _SMED0_DMP        _SFR(uint8_t,  SMED0_AddressBase+0x22)     <span class="comment">///&lt; SMED0 Dump enable register</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment"></span>    #define _SMED0_FSM_STS    _SFR(uint8_t,  SMED0_AddressBase+0x23)     <span class="comment">///&lt; SMED0 finite state machine status register</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment"></span>  #endif // SMED0_AddressBase</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;  <span class="comment">/* Pointer to SMED1 registers */</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">  #if defined(SMED1_AddressBase)</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">    #define _SMED1            _SFR(_SMED_t,  SMED1_AddressBase)          </span><span class="comment">///&lt; SMED1 struct/bit access</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment"></span>    #define _SMED1_CTR        _SFR(uint8_t,  SMED1_AddressBase+0x00)     <span class="comment">///&lt; SMED1 Control register</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment"></span>    #define _SMED1_CTR_TMR    _SFR(uint8_t,  SMED1_AddressBase+0x01)     <span class="comment">///&lt; SMED1 Control timer register</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment"></span>    #define _SMED1_CTR_INP    _SFR(uint8_t,  SMED1_AddressBase+0x02)     <span class="comment">///&lt; SMED1 Control input register</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="comment"></span>    #define _SMED1_CTR_DTR    _SFR(uint8_t,  SMED1_AddressBase+0x03)     <span class="comment">///&lt; SMED1 Dithering register</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="comment"></span>    #define _SMED1_TMR_T0L    _SFR(uint8_t,  SMED1_AddressBase+0x04)     <span class="comment">///&lt; SMED1 Time T0 LSB register</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="comment"></span>    #define _SMED1_TMR_T0H    _SFR(uint8_t,  SMED1_AddressBase+0x05)     <span class="comment">///&lt; SMED1 Time T0 MSB register</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="comment"></span>    #define _SMED1_TMR_T1L    _SFR(uint8_t,  SMED1_AddressBase+0x06)     <span class="comment">///&lt; SMED1 Time T1 LSB register</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment"></span>    #define _SMED1_TMR_T1H    _SFR(uint8_t,  SMED1_AddressBase+0x07)     <span class="comment">///&lt; SMED1 Time T1 MSB register</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment"></span>    #define _SMED1_TMR_T2L    _SFR(uint8_t,  SMED1_AddressBase+0x08)     <span class="comment">///&lt; SMED1 Time T2 LSB register</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment"></span>    #define _SMED1_TMR_T2H    _SFR(uint8_t,  SMED1_AddressBase+0x09)     <span class="comment">///&lt; SMED1 Time T2 MSB register</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment"></span>    #define _SMED1_TMR_T3L    _SFR(uint8_t,  SMED1_AddressBase+0x0A)     <span class="comment">///&lt; SMED1 Time T3 LSB register</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment"></span>    #define _SMED1_TMR_T3H    _SFR(uint8_t,  SMED1_AddressBase+0x0B)     <span class="comment">///&lt; SMED1 Time T3 MSB register</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_ID0    _SFR(uint8_t,  SMED1_AddressBase+0x0C)     <span class="comment">///&lt; SMED1 Parameter 0 IDLE register</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_ID1    _SFR(uint8_t,  SMED1_AddressBase+0x0D)     <span class="comment">///&lt; SMED1 Parameter 1 IDLE register</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_ID2    _SFR(uint8_t,  SMED1_AddressBase+0x0E)     <span class="comment">///&lt; SMED1 Parameter 2 IDLE register</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S00    _SFR(uint8_t,  SMED1_AddressBase+0x0F)     <span class="comment">///&lt; SMED1 Parameter 0 S0 register</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S01    _SFR(uint8_t,  SMED1_AddressBase+0x10)     <span class="comment">///&lt; SMED1 Parameter 1 S0 register</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S02    _SFR(uint8_t,  SMED1_AddressBase+0x11)     <span class="comment">///&lt; SMED1 Parameter 2 S0 register</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S10    _SFR(uint8_t,  SMED1_AddressBase+0x12)     <span class="comment">///&lt; SMED1 Parameter 0 S1 register</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S11    _SFR(uint8_t,  SMED1_AddressBase+0x13)     <span class="comment">///&lt; SMED1 Parameter 1 S1 register</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S12    _SFR(uint8_t,  SMED1_AddressBase+0x14)     <span class="comment">///&lt; SMED1 Parameter 2 S1 register</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S20    _SFR(uint8_t,  SMED1_AddressBase+0x15)     <span class="comment">///&lt; SMED1 Parameter 0 S2 register</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S21    _SFR(uint8_t,  SMED1_AddressBase+0x16)     <span class="comment">///&lt; SMED1 Parameter 1 S2 register</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S22    _SFR(uint8_t,  SMED1_AddressBase+0x17)     <span class="comment">///&lt; SMED1 Parameter 2 S2 register</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S30    _SFR(uint8_t,  SMED1_AddressBase+0x18)     <span class="comment">///&lt; SMED1 Parameter 0 S3 register</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S31    _SFR(uint8_t,  SMED1_AddressBase+0x19)     <span class="comment">///&lt; SMED1 Parameter 1 S3 register</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment"></span>    #define _SMED1_PRM_S32    _SFR(uint8_t,  SMED1_AddressBase+0x1A)     <span class="comment">///&lt; SMED1 Parameter 2 S3 register</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="comment"></span>    #define _SMED1_CFG        _SFR(uint8_t,  SMED1_AddressBase+0x1B)     <span class="comment">///&lt; SMED1 Timer configuration register</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment"></span>    #define _SMED1_DMP_L      _SFR(uint8_t,  SMED1_AddressBase+0x1C)     <span class="comment">///&lt; SMED1 Dump counter LSB register</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment"></span>    #define _SMED1_DMP_H      _SFR(uint8_t,  SMED1_AddressBase+0x1D)     <span class="comment">///&lt; SMED1 Dump counter MSB register</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment"></span>    #define _SMED1_GSTS       _SFR(uint8_t,  SMED1_AddressBase+0x1E)     <span class="comment">///&lt; SMED1 General status register</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="comment"></span>    #define _SMED1_IRQ        _SFR(uint8_t,  SMED1_AddressBase+0x1F)     <span class="comment">///&lt; SMED1 Interrupt regquest register</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="comment"></span>    #define _SMED1_IER        _SFR(uint8_t,  SMED1_AddressBase+0x20)     <span class="comment">///&lt; SMED1 Interrupt enable register</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="comment"></span>    #define _SMED1_ISEL       _SFR(uint8_t,  SMED1_AddressBase+0x21)     <span class="comment">///&lt; SMED1 Externalevent control register</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="comment"></span>    #define _SMED1_DMP        _SFR(uint8_t,  SMED1_AddressBase+0x22)     <span class="comment">///&lt; SMED1 Dump enable register</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment"></span>    #define _SMED1_FSM_STS    _SFR(uint8_t,  SMED1_AddressBase+0x23)     <span class="comment">///&lt; SMED1 finite state machine status register</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment"></span>  #endif // SMED1_AddressBase</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;  <span class="comment">/* Pointer to SMED2 registers */</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">  #if defined(SMED2_AddressBase)</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">    #define _SMED2            _SFR(_SMED_t,  SMED2_AddressBase)          </span><span class="comment">///&lt; SMED2 struct/bit access</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="comment"></span>    #define _SMED2_CTR        _SFR(uint8_t,  SMED2_AddressBase+0x00)     <span class="comment">///&lt; SMED2 Control register</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment"></span>    #define _SMED2_CTR_TMR    _SFR(uint8_t,  SMED2_AddressBase+0x01)     <span class="comment">///&lt; SMED2 Control timer register</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment"></span>    #define _SMED2_CTR_INP    _SFR(uint8_t,  SMED2_AddressBase+0x02)     <span class="comment">///&lt; SMED2 Control input register</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment"></span>    #define _SMED2_CTR_DTR    _SFR(uint8_t,  SMED2_AddressBase+0x03)     <span class="comment">///&lt; SMED2 Dithering register</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="comment"></span>    #define _SMED2_TMR_T0L    _SFR(uint8_t,  SMED2_AddressBase+0x04)     <span class="comment">///&lt; SMED2 Time T0 LSB register</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="comment"></span>    #define _SMED2_TMR_T0H    _SFR(uint8_t,  SMED2_AddressBase+0x05)     <span class="comment">///&lt; SMED2 Time T0 MSB register</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment"></span>    #define _SMED2_TMR_T1L    _SFR(uint8_t,  SMED2_AddressBase+0x06)     <span class="comment">///&lt; SMED2 Time T1 LSB register</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="comment"></span>    #define _SMED2_TMR_T1H    _SFR(uint8_t,  SMED2_AddressBase+0x07)     <span class="comment">///&lt; SMED2 Time T1 MSB register</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="comment"></span>    #define _SMED2_TMR_T2L    _SFR(uint8_t,  SMED2_AddressBase+0x08)     <span class="comment">///&lt; SMED2 Time T2 LSB register</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="comment"></span>    #define _SMED2_TMR_T2H    _SFR(uint8_t,  SMED2_AddressBase+0x09)     <span class="comment">///&lt; SMED2 Time T2 MSB register</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment"></span>    #define _SMED2_TMR_T3L    _SFR(uint8_t,  SMED2_AddressBase+0x0A)     <span class="comment">///&lt; SMED2 Time T3 LSB register</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment"></span>    #define _SMED2_TMR_T3H    _SFR(uint8_t,  SMED2_AddressBase+0x0B)     <span class="comment">///&lt; SMED2 Time T3 MSB register</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_ID0    _SFR(uint8_t,  SMED2_AddressBase+0x0C)     <span class="comment">///&lt; SMED2 Parameter 0 IDLE register</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_ID1    _SFR(uint8_t,  SMED2_AddressBase+0x0D)     <span class="comment">///&lt; SMED2 Parameter 1 IDLE register</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_ID2    _SFR(uint8_t,  SMED2_AddressBase+0x0E)     <span class="comment">///&lt; SMED2 Parameter 2 IDLE register</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S00    _SFR(uint8_t,  SMED2_AddressBase+0x0F)     <span class="comment">///&lt; SMED2 Parameter 0 S0 register</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S01    _SFR(uint8_t,  SMED2_AddressBase+0x10)     <span class="comment">///&lt; SMED2 Parameter 1 S0 register</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S02    _SFR(uint8_t,  SMED2_AddressBase+0x11)     <span class="comment">///&lt; SMED2 Parameter 2 S0 register</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S10    _SFR(uint8_t,  SMED2_AddressBase+0x12)     <span class="comment">///&lt; SMED2 Parameter 0 S1 register</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S11    _SFR(uint8_t,  SMED2_AddressBase+0x13)     <span class="comment">///&lt; SMED2 Parameter 1 S1 register</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S12    _SFR(uint8_t,  SMED2_AddressBase+0x14)     <span class="comment">///&lt; SMED2 Parameter 2 S1 register</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S20    _SFR(uint8_t,  SMED2_AddressBase+0x15)     <span class="comment">///&lt; SMED2 Parameter 0 S2 register</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S21    _SFR(uint8_t,  SMED2_AddressBase+0x16)     <span class="comment">///&lt; SMED2 Parameter 1 S2 register</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S22    _SFR(uint8_t,  SMED2_AddressBase+0x17)     <span class="comment">///&lt; SMED2 Parameter 2 S2 register</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S30    _SFR(uint8_t,  SMED2_AddressBase+0x18)     <span class="comment">///&lt; SMED2 Parameter 0 S3 register</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S31    _SFR(uint8_t,  SMED2_AddressBase+0x19)     <span class="comment">///&lt; SMED2 Parameter 1 S3 register</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment"></span>    #define _SMED2_PRM_S32    _SFR(uint8_t,  SMED2_AddressBase+0x1A)     <span class="comment">///&lt; SMED2 Parameter 2 S3 register</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="comment"></span>    #define _SMED2_CFG        _SFR(uint8_t,  SMED2_AddressBase+0x1B)     <span class="comment">///&lt; SMED2 Timer configuration register</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="comment"></span>    #define _SMED2_DMP_L      _SFR(uint8_t,  SMED2_AddressBase+0x1C)     <span class="comment">///&lt; SMED2 Dump counter LSB register</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="comment"></span>    #define _SMED2_DMP_H      _SFR(uint8_t,  SMED2_AddressBase+0x1D)     <span class="comment">///&lt; SMED2 Dump counter MSB register</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment"></span>    #define _SMED2_GSTS       _SFR(uint8_t,  SMED2_AddressBase+0x1E)     <span class="comment">///&lt; SMED2 General status register</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment"></span>    #define _SMED2_IRQ        _SFR(uint8_t,  SMED2_AddressBase+0x1F)     <span class="comment">///&lt; SMED2 Interrupt regquest register</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment"></span>    #define _SMED2_IER        _SFR(uint8_t,  SMED2_AddressBase+0x20)     <span class="comment">///&lt; SMED2 Interrupt enable register</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="comment"></span>    #define _SMED2_ISEL       _SFR(uint8_t,  SMED2_AddressBase+0x21)     <span class="comment">///&lt; SMED2 Externalevent control register</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment"></span>    #define _SMED2_DMP        _SFR(uint8_t,  SMED2_AddressBase+0x22)     <span class="comment">///&lt; SMED2 Dump enable register</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment"></span>    #define _SMED2_FSM_STS    _SFR(uint8_t,  SMED2_AddressBase+0x23)     <span class="comment">///&lt; SMED2 finite state machine status register</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment"></span>  #endif // SMED2_AddressBase</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="comment">/* Pointer to SMED3 registers */</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">  #if defined(SMED3_AddressBase)</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">    #define _SMED3            _SFR(_SMED_t,  SMED3_AddressBase)          </span><span class="comment">///&lt; SMED3 struct/bit access</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment"></span>    #define _SMED3_CTR        _SFR(uint8_t,  SMED3_AddressBase+0x00)     <span class="comment">///&lt; SMED3 Control register</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment"></span>    #define _SMED3_CTR_TMR    _SFR(uint8_t,  SMED3_AddressBase+0x01)     <span class="comment">///&lt; SMED3 Control timer register</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="comment"></span>    #define _SMED3_CTR_INP    _SFR(uint8_t,  SMED3_AddressBase+0x02)     <span class="comment">///&lt; SMED3 Control input register</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment"></span>    #define _SMED3_CTR_DTR    _SFR(uint8_t,  SMED3_AddressBase+0x03)     <span class="comment">///&lt; SMED3 Dithering register</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment"></span>    #define _SMED3_TMR_T0L    _SFR(uint8_t,  SMED3_AddressBase+0x04)     <span class="comment">///&lt; SMED3 Time T0 LSB register</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment"></span>    #define _SMED3_TMR_T0H    _SFR(uint8_t,  SMED3_AddressBase+0x05)     <span class="comment">///&lt; SMED3 Time T0 MSB register</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment"></span>    #define _SMED3_TMR_T1L    _SFR(uint8_t,  SMED3_AddressBase+0x06)     <span class="comment">///&lt; SMED3 Time T1 LSB register</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment"></span>    #define _SMED3_TMR_T1H    _SFR(uint8_t,  SMED3_AddressBase+0x07)     <span class="comment">///&lt; SMED3 Time T1 MSB register</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment"></span>    #define _SMED3_TMR_T2L    _SFR(uint8_t,  SMED3_AddressBase+0x08)     <span class="comment">///&lt; SMED3 Time T2 LSB register</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment"></span>    #define _SMED3_TMR_T2H    _SFR(uint8_t,  SMED3_AddressBase+0x09)     <span class="comment">///&lt; SMED3 Time T2 MSB register</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment"></span>    #define _SMED3_TMR_T3L    _SFR(uint8_t,  SMED3_AddressBase+0x0A)     <span class="comment">///&lt; SMED3 Time T3 LSB register</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment"></span>    #define _SMED3_TMR_T3H    _SFR(uint8_t,  SMED3_AddressBase+0x0B)     <span class="comment">///&lt; SMED3 Time T3 MSB register</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_ID0    _SFR(uint8_t,  SMED3_AddressBase+0x0C)     <span class="comment">///&lt; SMED3 Parameter 0 IDLE register</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_ID1    _SFR(uint8_t,  SMED3_AddressBase+0x0D)     <span class="comment">///&lt; SMED3 Parameter 1 IDLE register</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_ID2    _SFR(uint8_t,  SMED3_AddressBase+0x0E)     <span class="comment">///&lt; SMED3 Parameter 2 IDLE register</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S00    _SFR(uint8_t,  SMED3_AddressBase+0x0F)     <span class="comment">///&lt; SMED3 Parameter 0 S0 register</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S01    _SFR(uint8_t,  SMED3_AddressBase+0x10)     <span class="comment">///&lt; SMED3 Parameter 1 S0 register</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S02    _SFR(uint8_t,  SMED3_AddressBase+0x11)     <span class="comment">///&lt; SMED3 Parameter 2 S0 register</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S10    _SFR(uint8_t,  SMED3_AddressBase+0x12)     <span class="comment">///&lt; SMED3 Parameter 0 S1 register</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S11    _SFR(uint8_t,  SMED3_AddressBase+0x13)     <span class="comment">///&lt; SMED3 Parameter 1 S1 register</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S12    _SFR(uint8_t,  SMED3_AddressBase+0x14)     <span class="comment">///&lt; SMED3 Parameter 2 S1 register</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S20    _SFR(uint8_t,  SMED3_AddressBase+0x15)     <span class="comment">///&lt; SMED3 Parameter 0 S2 register</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S21    _SFR(uint8_t,  SMED3_AddressBase+0x16)     <span class="comment">///&lt; SMED3 Parameter 1 S2 register</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S22    _SFR(uint8_t,  SMED3_AddressBase+0x17)     <span class="comment">///&lt; SMED3 Parameter 2 S2 register</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S30    _SFR(uint8_t,  SMED3_AddressBase+0x18)     <span class="comment">///&lt; SMED3 Parameter 0 S3 register</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S31    _SFR(uint8_t,  SMED3_AddressBase+0x19)     <span class="comment">///&lt; SMED3 Parameter 1 S3 register</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment"></span>    #define _SMED3_PRM_S32    _SFR(uint8_t,  SMED3_AddressBase+0x1A)     <span class="comment">///&lt; SMED3 Parameter 2 S3 register</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment"></span>    #define _SMED3_CFG        _SFR(uint8_t,  SMED3_AddressBase+0x1B)     <span class="comment">///&lt; SMED3 Timer configuration register</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment"></span>    #define _SMED3_DMP_L      _SFR(uint8_t,  SMED3_AddressBase+0x1C)     <span class="comment">///&lt; SMED3 Dump counter LSB register</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment"></span>    #define _SMED3_DMP_H      _SFR(uint8_t,  SMED3_AddressBase+0x1D)     <span class="comment">///&lt; SMED3 Dump counter MSB register</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment"></span>    #define _SMED3_GSTS       _SFR(uint8_t,  SMED3_AddressBase+0x1E)     <span class="comment">///&lt; SMED3 General status register</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment"></span>    #define _SMED3_IRQ        _SFR(uint8_t,  SMED3_AddressBase+0x1F)     <span class="comment">///&lt; SMED3 Interrupt regquest register</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment"></span>    #define _SMED3_IER        _SFR(uint8_t,  SMED3_AddressBase+0x20)     <span class="comment">///&lt; SMED3 Interrupt enable register</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment"></span>    #define _SMED3_ISEL       _SFR(uint8_t,  SMED3_AddressBase+0x21)     <span class="comment">///&lt; SMED3 Externalevent control register</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment"></span>    #define _SMED3_DMP        _SFR(uint8_t,  SMED3_AddressBase+0x22)     <span class="comment">///&lt; SMED3 Dump enable register</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="comment"></span>    #define _SMED3_FSM_STS    _SFR(uint8_t,  SMED3_AddressBase+0x23)     <span class="comment">///&lt; SMED3 finite state machine status register</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment"></span>  #endif // SMED3_AddressBase</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;  <span class="comment">/* Pointer to SMED4 registers */</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">  #if defined(SMED4_AddressBase)</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">    #define _SMED4            _SFR(_SMED_t,  SMED4_AddressBase)          </span><span class="comment">///&lt; SMED4 struct/bit access</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment"></span>    #define _SMED4_CTR        _SFR(uint8_t,  SMED4_AddressBase+0x00)     <span class="comment">///&lt; SMED4 Control register</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment"></span>    #define _SMED4_CTR_TMR    _SFR(uint8_t,  SMED4_AddressBase+0x01)     <span class="comment">///&lt; SMED4 Control timer register</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment"></span>    #define _SMED4_CTR_INP    _SFR(uint8_t,  SMED4_AddressBase+0x02)     <span class="comment">///&lt; SMED4 Control input register</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment"></span>    #define _SMED4_CTR_DTR    _SFR(uint8_t,  SMED4_AddressBase+0x03)     <span class="comment">///&lt; SMED4 Dithering register</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment"></span>    #define _SMED4_TMR_T0L    _SFR(uint8_t,  SMED4_AddressBase+0x04)     <span class="comment">///&lt; SMED4 Time T0 LSB register</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment"></span>    #define _SMED4_TMR_T0H    _SFR(uint8_t,  SMED4_AddressBase+0x05)     <span class="comment">///&lt; SMED4 Time T0 MSB register</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment"></span>    #define _SMED4_TMR_T1L    _SFR(uint8_t,  SMED4_AddressBase+0x06)     <span class="comment">///&lt; SMED4 Time T1 LSB register</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment"></span>    #define _SMED4_TMR_T1H    _SFR(uint8_t,  SMED4_AddressBase+0x07)     <span class="comment">///&lt; SMED4 Time T1 MSB register</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment"></span>    #define _SMED4_TMR_T2L    _SFR(uint8_t,  SMED4_AddressBase+0x08)     <span class="comment">///&lt; SMED4 Time T2 LSB register</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment"></span>    #define _SMED4_TMR_T2H    _SFR(uint8_t,  SMED4_AddressBase+0x09)     <span class="comment">///&lt; SMED4 Time T2 MSB register</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment"></span>    #define _SMED4_TMR_T3L    _SFR(uint8_t,  SMED4_AddressBase+0x0A)     <span class="comment">///&lt; SMED4 Time T3 LSB register</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment"></span>    #define _SMED4_TMR_T3H    _SFR(uint8_t,  SMED4_AddressBase+0x0B)     <span class="comment">///&lt; SMED4 Time T3 MSB register</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_ID0    _SFR(uint8_t,  SMED4_AddressBase+0x0C)     <span class="comment">///&lt; SMED4 Parameter 0 IDLE register</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_ID1    _SFR(uint8_t,  SMED4_AddressBase+0x0D)     <span class="comment">///&lt; SMED4 Parameter 1 IDLE register</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_ID2    _SFR(uint8_t,  SMED4_AddressBase+0x0E)     <span class="comment">///&lt; SMED4 Parameter 2 IDLE register</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S00    _SFR(uint8_t,  SMED4_AddressBase+0x0F)     <span class="comment">///&lt; SMED4 Parameter 0 S0 register</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S01    _SFR(uint8_t,  SMED4_AddressBase+0x10)     <span class="comment">///&lt; SMED4 Parameter 1 S0 register</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S02    _SFR(uint8_t,  SMED4_AddressBase+0x11)     <span class="comment">///&lt; SMED4 Parameter 2 S0 register</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S10    _SFR(uint8_t,  SMED4_AddressBase+0x12)     <span class="comment">///&lt; SMED4 Parameter 0 S1 register</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S11    _SFR(uint8_t,  SMED4_AddressBase+0x13)     <span class="comment">///&lt; SMED4 Parameter 1 S1 register</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S12    _SFR(uint8_t,  SMED4_AddressBase+0x14)     <span class="comment">///&lt; SMED4 Parameter 2 S1 register</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S20    _SFR(uint8_t,  SMED4_AddressBase+0x15)     <span class="comment">///&lt; SMED4 Parameter 0 S2 register</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S21    _SFR(uint8_t,  SMED4_AddressBase+0x16)     <span class="comment">///&lt; SMED4 Parameter 1 S2 register</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S22    _SFR(uint8_t,  SMED4_AddressBase+0x17)     <span class="comment">///&lt; SMED4 Parameter 2 S2 register</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S30    _SFR(uint8_t,  SMED4_AddressBase+0x18)     <span class="comment">///&lt; SMED4 Parameter 0 S3 register</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S31    _SFR(uint8_t,  SMED4_AddressBase+0x19)     <span class="comment">///&lt; SMED4 Parameter 1 S3 register</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment"></span>    #define _SMED4_PRM_S32    _SFR(uint8_t,  SMED4_AddressBase+0x1A)     <span class="comment">///&lt; SMED4 Parameter 2 S3 register</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment"></span>    #define _SMED4_CFG        _SFR(uint8_t,  SMED4_AddressBase+0x1B)     <span class="comment">///&lt; SMED4 Timer configuration register</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment"></span>    #define _SMED4_DMP_L      _SFR(uint8_t,  SMED4_AddressBase+0x1C)     <span class="comment">///&lt; SMED4 Dump counter LSB register</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="comment"></span>    #define _SMED4_DMP_H      _SFR(uint8_t,  SMED4_AddressBase+0x1D)     <span class="comment">///&lt; SMED4 Dump counter MSB register</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment"></span>    #define _SMED4_GSTS       _SFR(uint8_t,  SMED4_AddressBase+0x1E)     <span class="comment">///&lt; SMED4 General status register</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment"></span>    #define _SMED4_IRQ        _SFR(uint8_t,  SMED4_AddressBase+0x1F)     <span class="comment">///&lt; SMED4 Interrupt regquest register</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment"></span>    #define _SMED4_IER        _SFR(uint8_t,  SMED4_AddressBase+0x20)     <span class="comment">///&lt; SMED4 Interrupt enable register</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment"></span>    #define _SMED4_ISEL       _SFR(uint8_t,  SMED4_AddressBase+0x21)     <span class="comment">///&lt; SMED4 Externalevent control register</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="comment"></span>    #define _SMED4_DMP        _SFR(uint8_t,  SMED4_AddressBase+0x22)     <span class="comment">///&lt; SMED4 Dump enable register</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment"></span>    #define _SMED4_FSM_STS    _SFR(uint8_t,  SMED4_AddressBase+0x23)     <span class="comment">///&lt; SMED4 finite state machine status register</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment"></span>  #endif // SMED4_AddressBase</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;  <span class="comment">/* Pointer to SMED5 registers */</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">  #if defined(SMED5_AddressBase)</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">    #define _SMED5            _SFR(_SMED_t,  SMED5_AddressBase)          </span><span class="comment">///&lt; SMED5 struct/bit access</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment"></span>    #define _SMED5_CTR        _SFR(uint8_t,  SMED5_AddressBase+0x00)     <span class="comment">///&lt; SMED5 Control register</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment"></span>    #define _SMED5_CTR_TMR    _SFR(uint8_t,  SMED5_AddressBase+0x01)     <span class="comment">///&lt; SMED5 Control timer register</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment"></span>    #define _SMED5_CTR_INP    _SFR(uint8_t,  SMED5_AddressBase+0x02)     <span class="comment">///&lt; SMED5 Control input register</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment"></span>    #define _SMED5_CTR_DTR    _SFR(uint8_t,  SMED5_AddressBase+0x03)     <span class="comment">///&lt; SMED5 Dithering register</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="comment"></span>    #define _SMED5_TMR_T0L    _SFR(uint8_t,  SMED5_AddressBase+0x04)     <span class="comment">///&lt; SMED5 Time T0 LSB register</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment"></span>    #define _SMED5_TMR_T0H    _SFR(uint8_t,  SMED5_AddressBase+0x05)     <span class="comment">///&lt; SMED5 Time T0 MSB register</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment"></span>    #define _SMED5_TMR_T1L    _SFR(uint8_t,  SMED5_AddressBase+0x06)     <span class="comment">///&lt; SMED5 Time T1 LSB register</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment"></span>    #define _SMED5_TMR_T1H    _SFR(uint8_t,  SMED5_AddressBase+0x07)     <span class="comment">///&lt; SMED5 Time T1 MSB register</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment"></span>    #define _SMED5_TMR_T2L    _SFR(uint8_t,  SMED5_AddressBase+0x08)     <span class="comment">///&lt; SMED5 Time T2 LSB register</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment"></span>    #define _SMED5_TMR_T2H    _SFR(uint8_t,  SMED5_AddressBase+0x09)     <span class="comment">///&lt; SMED5 Time T2 MSB register</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment"></span>    #define _SMED5_TMR_T3L    _SFR(uint8_t,  SMED5_AddressBase+0x0A)     <span class="comment">///&lt; SMED5 Time T3 LSB register</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment"></span>    #define _SMED5_TMR_T3H    _SFR(uint8_t,  SMED5_AddressBase+0x0B)     <span class="comment">///&lt; SMED5 Time T3 MSB register</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_ID0    _SFR(uint8_t,  SMED5_AddressBase+0x0C)     <span class="comment">///&lt; SMED5 Parameter 0 IDLE register</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_ID1    _SFR(uint8_t,  SMED5_AddressBase+0x0D)     <span class="comment">///&lt; SMED5 Parameter 1 IDLE register</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_ID2    _SFR(uint8_t,  SMED5_AddressBase+0x0E)     <span class="comment">///&lt; SMED5 Parameter 2 IDLE register</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S00    _SFR(uint8_t,  SMED5_AddressBase+0x0F)     <span class="comment">///&lt; SMED5 Parameter 0 S0 register</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S01    _SFR(uint8_t,  SMED5_AddressBase+0x10)     <span class="comment">///&lt; SMED5 Parameter 1 S0 register</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S02    _SFR(uint8_t,  SMED5_AddressBase+0x11)     <span class="comment">///&lt; SMED5 Parameter 2 S0 register</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S10    _SFR(uint8_t,  SMED5_AddressBase+0x12)     <span class="comment">///&lt; SMED5 Parameter 0 S1 register</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S11    _SFR(uint8_t,  SMED5_AddressBase+0x13)     <span class="comment">///&lt; SMED5 Parameter 1 S1 register</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S12    _SFR(uint8_t,  SMED5_AddressBase+0x14)     <span class="comment">///&lt; SMED5 Parameter 2 S1 register</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S20    _SFR(uint8_t,  SMED5_AddressBase+0x15)     <span class="comment">///&lt; SMED5 Parameter 0 S2 register</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S21    _SFR(uint8_t,  SMED5_AddressBase+0x16)     <span class="comment">///&lt; SMED5 Parameter 1 S2 register</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S22    _SFR(uint8_t,  SMED5_AddressBase+0x17)     <span class="comment">///&lt; SMED5 Parameter 2 S2 register</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S30    _SFR(uint8_t,  SMED5_AddressBase+0x18)     <span class="comment">///&lt; SMED5 Parameter 0 S3 register</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S31    _SFR(uint8_t,  SMED5_AddressBase+0x19)     <span class="comment">///&lt; SMED5 Parameter 1 S3 register</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment"></span>    #define _SMED5_PRM_S32    _SFR(uint8_t,  SMED5_AddressBase+0x1A)     <span class="comment">///&lt; SMED5 Parameter 2 S3 register</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment"></span>    #define _SMED5_CFG        _SFR(uint8_t,  SMED5_AddressBase+0x1B)     <span class="comment">///&lt; SMED5 Timer configuration register</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="comment"></span>    #define _SMED5_DMP_L      _SFR(uint8_t,  SMED5_AddressBase+0x1C)     <span class="comment">///&lt; SMED5 Dump counter LSB register</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment"></span>    #define _SMED5_DMP_H      _SFR(uint8_t,  SMED5_AddressBase+0x1D)     <span class="comment">///&lt; SMED5 Dump counter MSB register</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment"></span>    #define _SMED5_GSTS       _SFR(uint8_t,  SMED5_AddressBase+0x1E)     <span class="comment">///&lt; SMED5 General status register</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment"></span>    #define _SMED5_IRQ        _SFR(uint8_t,  SMED5_AddressBase+0x1F)     <span class="comment">///&lt; SMED5 Interrupt regquest register</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment"></span>    #define _SMED5_IER        _SFR(uint8_t,  SMED5_AddressBase+0x20)     <span class="comment">///&lt; SMED5 Interrupt enable register</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment"></span>    #define _SMED5_ISEL       _SFR(uint8_t,  SMED5_AddressBase+0x21)     <span class="comment">///&lt; SMED5 Externalevent control register</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment"></span>    #define _SMED5_DMP        _SFR(uint8_t,  SMED5_AddressBase+0x22)     <span class="comment">///&lt; SMED5 Dump enable register</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment"></span>    #define _SMED5_FSM_STS    _SFR(uint8_t,  SMED5_AddressBase+0x23)     <span class="comment">///&lt; SMED5 finite state machine status register</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment"></span>  #endif // SMED5_AddressBase</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;  <span class="comment">/* SMEDx Module Reset Values */</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac7bce05d19bd84ce84acbba2a857f4fe"> 3641</a></span>&#160;<span class="preprocessor">  #define _SMED_RESET_VALUE                  ((uint8_t)0x00)          </span><span class="comment">///&lt; SMEDn struct/bit access reset value</span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf613640d177069a4da3f58d5abdc3b5b"> 3642</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_RESET_VALUE              ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Control register reset value</span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53fd9b582c33a9e05e0a8134ba0ffd8e"> 3643</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_TMR_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Control timer register reset value</span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9f3849c9781bd5c7b127263e8a9b4060"> 3644</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_INP_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Control input register reset value</span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab65a56dadfdc8104fb56d8589b555e0f"> 3645</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_DTR_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Dithering register reset value</span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d4890a4f5e161e1ca60a2a942620b57"> 3646</a></span>&#160;<span class="comment"></span>  #define _SMED_TMR_T0L_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Time T0 LSB register reset value</span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad517cdf928b90e4b061cc1eeaee2c4a1"> 3647</a></span>&#160;<span class="comment"></span>  #define _SMED_TMR_T0H_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Time T0 MSB register reset value</span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga803fd397373038337638f3420eac79bb"> 3648</a></span>&#160;<span class="comment"></span>  #define _SMED_TMR_T1L_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Time T1 LSB register reset value</span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga86a7e3377df1a188eb4c2c29d633d363"> 3649</a></span>&#160;<span class="comment"></span>  #define _SMED_TMR_T1H_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Time T1 MSB register reset value</span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc569708c46a01a7d58d127290e03deb"> 3650</a></span>&#160;<span class="comment"></span>  #define _SMED_TMR_T2L_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Time T2 LSB register reset value</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8195450bfe42603dacacc71f9983860f"> 3651</a></span>&#160;<span class="comment"></span>  #define _SMED_TMR_T2H_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Time T2 MSB register reset value</span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae7756aedf6945b6ac254356c8214aadf"> 3652</a></span>&#160;<span class="comment"></span>  #define _SMED_TMR_T3L_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Time T3 LSB register reset value</span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafbab09d5ed8ffc7b07b0cf7926f6ef71"> 3653</a></span>&#160;<span class="comment"></span>  #define _SMED_TMR_T3H_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Time T3 MSB register reset value</span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga534ecc479f08d54e3a202988a7125720"> 3654</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID0_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 0 IDLE register reset value</span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b6c3302018ea564e5776229bd3b3ba6"> 3655</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID1_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 1 IDLE register reset value</span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57b733f73eb7e811055c97df54abd756"> 3656</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID2_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 2 IDLE register reset value</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c7c8755675a864054b949d11d9da04f"> 3657</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S00_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 0 S0 register reset value</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab345767ba2b13a81f8c92123da97b8f2"> 3658</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S01_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 1 S0 register reset value</span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga64c4f50cc8dc17537b552b9ea3f93e7b"> 3659</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S02_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 2 S0 register reset value</span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad04c1215bd8d1b38e996bb5055220013"> 3660</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S10_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 0 S1 register reset value</span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3f9ece7e572d949f4c9825aec90eabf"> 3661</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S11_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 1 S1 register reset value</span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae9bda23d17633e09cdb02839ec48beb4"> 3662</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S12_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 2 S1 register reset value</span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac7e8a42cddecbe811d578d8bd3d48f47"> 3663</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S20_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 0 S2 register reset value</span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70cea3f5f69797086b051aa8254a1da8"> 3664</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S21_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 1 S2 register reset value</span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab897e13d9235647aa7ecf56a4f804a04"> 3665</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S22_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 2 S2 register reset value</span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a01b3f5702673a1c435dc0ad7ed67a6"> 3666</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S30_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 0 S3 register reset value</span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6923623514ab2cd8038aa493b6f1d039"> 3667</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S31_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 1 S3 register reset value</span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9d8b4ae7182360a48b9cfd461e132db"> 3668</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_S32_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Parameter 2 S3 register reset value</span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fdc9e584cbd8242e4cd8237935c5d38"> 3669</a></span>&#160;<span class="comment"></span>  #define _SMED_CFG_RESET_VALUE              ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Timer configuration register reset value</span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51427b76bb97c4af29518e7a64e009da"> 3670</a></span>&#160;<span class="comment"></span>  #define _SMED_DMP_L_RESET_VALUE            ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Dump counter LSB register reset value</span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab29181a53007f3e27f6a32b765988489"> 3671</a></span>&#160;<span class="comment"></span>  #define _SMED_DMP_H_RESET_VALUE            ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Dump counter MSB register reset value</span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1aff442a63e0d520de4a3de585d4b45a"> 3672</a></span>&#160;<span class="comment"></span>  #define _SMED_GSTS_RESET_VALUE             ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn General status register reset value</span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gafcdea483097f74f7e41d721ed80cd663"> 3673</a></span>&#160;<span class="comment"></span>  #define _SMED_IRQ_RESET_VALUE              ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Interrupt regquest register reset value</span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c74b9a80446e5a826c43bced69e822b"> 3674</a></span>&#160;<span class="comment"></span>  #define _SMED_IER_RESET_VALUE              ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Interrupt enable register reset value</span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga074c782c2dd95558b39da9393a6813c1"> 3675</a></span>&#160;<span class="comment"></span>  #define _SMED_ISEL_RESET_VALUE             ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Externalevent control register reset value</span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5944133e136247b03de26527e470f41"> 3676</a></span>&#160;<span class="comment"></span>  #define _SMED_DMP_RESET_VALUE              ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn Dump enable register reset value</span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga54d5e6bdd93141f45b6075f55dde2bba"> 3677</a></span>&#160;<span class="comment"></span>  #define _SMED_FSM_STS_RESET_VALUE          ((uint8_t)0x00)          <span class="comment">///&lt; SMEDn FSM status register reset value</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;  <span class="comment">/* SMEDn Control register (_SMEDn_CTR) */</span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga36f7620a232b5e20cacac56b2fb537c8"> 3681</a></span>&#160;<span class="preprocessor">  #define _SMED_CTR_START_CNT          ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; start counter [0]</span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8059fdcec130f6d1386d9bdada0abd3c"> 3682</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_FSM_ENA            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; synchronous FSM enable [0]</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;  <span class="comment">/* SMEDn Control timer register (_SMEDn_CTR_TMR) */</span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaba1b2a8d8eb65bf247f937738efa093b"> 3686</a></span>&#160;<span class="preprocessor">  #define _SMED_CTR_TMR_TIME_T0_VAL    ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; validation of the TMR_T0 register [0]</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabbb93624417e0602cdeabda6e5354ee1"> 3687</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_TMR_TIME_T1_VAL    ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; validation of the TMR_T1 register [0]</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84abadf0b4efa5e590f35466d72fbe08"> 3688</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_TMR_TIME_T2_VAL    ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; validation of the TMR_T2 register [0]</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2516e17bb58e17ba06d0d1347014cd5b"> 3689</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_TMR_TIME_T3_VAL    ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; validation of the TMR_T3 register [0]</span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9699aaf11a46e9caa430c09f56e6c3ba"> 3690</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_TMR_DITHER_VAL     ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; validation of the CTR_DTHR register [0]</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;  <span class="comment">/* SMEDn Control input register (_SMEDn_CTR_INP) */</span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac6bf257f874d2ad8d455452ef646547e"> 3694</a></span>&#160;<span class="preprocessor">  #define _SMED_CTR_INP_RS_INSIG       ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; external event input polarity level definition [2:0]</span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad45f0f7c42d8351967036a94517bcee8"> 3695</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_INP_RS_INSIG0      ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; external event input polarity level definition [0]</span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10a4956c5e5f68f72cd34033e7605466"> 3696</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_INP_RS_INSIG1      ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; external event input polarity level definition [1]</span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacadc149854826fdd61e8cfe05fa04f92"> 3697</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_INP_RS_INSIG2      ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; external event input polarity level definition [2]</span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac26377352832eab44dcc89ba424ea837"> 3698</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_INP_RAIS_EN        ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Asy_Enable input polarity level definition [0]</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4505f0c1b1f2cf5f754a075d0f1f7fe8"> 3699</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_INP_EL_INSIG       ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; external InSig input characteristic definition [2:0]</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9d4590c750191f38cc88dd102540466"> 3700</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_INP_EL_INSIG0      ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; external InSig input characteristic definition [0]</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d52f3cef1073d56732327cd74d03228"> 3701</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_INP_EL_INSIG1      ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; external InSig input characteristic definition [1]</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac282a453c0aad1f3e7f157871fdb9aad"> 3702</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_INP_EL_INSIG2      ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; external InSig input characteristic definition [2]</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga27ff25c16d6f838d03b247603a15270f"> 3703</a></span>&#160;<span class="comment"></span>  #define _SMED_CTR_INP_EL_EN          ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Asy_Enable input characteristic definition [0]</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;  <span class="comment">/* SMEDn Parameter 0 registers (_SMEDn_PRM_ID0, SMEDn_PRM_Sx0) */</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadb682fca10efeb6d0f8a25e9e21d8df2"> 3707</a></span>&#160;<span class="preprocessor">  #define _SMED_PRM_ID0_NX_STAT        ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; next event controlled state definition [1:0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)</span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0c9afadfb36644224a3e384aa372b2e"> 3708</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID0_NX_STAT0       ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; next event controlled state definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3125b5abb752d274a49740e573741611"> 3709</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID0_NX_STAT1       ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; next event controlled state definition [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)</span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaffca9fdc09a0a171baaf51b8bca210ac"> 3710</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID0_EDGE           ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; external edge jumping selection [1:0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)</span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga346bd853fdfedef6d1f55ed9bbd3b183"> 3711</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID0_EDGE0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; external edge jumping selection [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)</span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8b8c06919c9a531d3bc4618d953508a3"> 3712</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID0_EDGE1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; external edge jumping selection [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)</span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga17f0070b83421d061db03486b37e2819"> 3713</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID0_CNT_RSTE       ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; counter reset definition [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)</span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf6f0afcd13f71f367ec790fa85059269"> 3714</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID0_PULS_EDG       ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; PWM pulse out level definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)</span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga08ecb6ebe6076fa3ec0757aac96a714d"> 3715</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID0_HOLD_JMP       ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; hold state definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)</span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab6b17681e01137ba430423189e0921ee"> 3716</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID0_AND_OR         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; jumping Boolean function definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;  <span class="comment">/* SMEDn Parameter 1 registers (_SMEDn_PRM_ID1, SMEDn_PRM_Sx1) */</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga105b4cc1ca060a6d8d95acee6096fd78"> 3720</a></span>&#160;<span class="preprocessor">  #define _SMED_PRM_ID1_CEDGE          ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; validation of the TMR_T0 register [1:0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)</span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d5b961e0454a85725263b806b1ab070"> 3721</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID1_CEDGE0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; validation of the TMR_T0 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)</span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a721246613cc390cf80b6abe5b4b967"> 3722</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID1_CEDGE1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; validation of the TMR_T0 register [1] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)</span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c07df307bff51acbd411250ce309f7d"> 3723</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID1_CNT_RSTC       ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; validation of the TMR_T1 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8067a5f467e29c3b445b9fda35d211a5"> 3724</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID1_PULS_CMP       ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; validation of the TMR_T2 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)</span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5297994f69b1e3e277e46a23e8f5c292"> 3725</a></span>&#160;<span class="comment"></span>  #define _SMED_PRM_ID1_HOLD_EXIT      ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; validation of the TMR_T3 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;  <span class="comment">/* SMEDn Parameter 2 registers (_SMEDn_PRM_ID2, SMEDn_PRM_Sx2) */</span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8abb7ed4710612ff6efe74595580828f"> 3729</a></span>&#160;<span class="preprocessor">  #define _SMED_PRM_ID2_LATCH_RS       ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; latch reset definition [0] (in _SMEDn_PRM_ID2, _SMEDn_PRM_Sx2)</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="comment"></span>  // reserved [6:1]</div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01a2871efcb1510e3d19e8204f45d3eb"> 3731</a></span>&#160;<span class="preprocessor">  #define _SMED_PRM_ID2_QCOUP_ST       ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; idle quad couple start mode configuration [0] (in _SMEDn_PRM_ID2)</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;  <span class="comment">/* SMEDn Timer configuration register (_SMEDn_CFG) */</span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d6a19a5637e79069548a85431619042"> 3734</a></span>&#160;<span class="preprocessor">  #define _SMED_CFG_TIM_NUM            ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; time registers to be temporary incremented selection [1:0]</span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad9f78608f72185528ab61b9ec93cf425"> 3735</a></span>&#160;<span class="comment"></span>  #define _SMED_CFG_TIM_NUM0           ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; time registers to be temporary incremented selection [0]</span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa9f7c5a2337a58775ee8175d1f349487"> 3736</a></span>&#160;<span class="comment"></span>  #define _SMED_CFG_TIM_NUM1           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; time registers to be temporary incremented selection [1]</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeac7c2412a171cf438ba3e0d66c89cc1"> 3737</a></span>&#160;<span class="comment"></span>  #define _SMED_CFG_TIM_UPD            ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; time registers update mode [1:0]</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadd1005cdf18011d995abbb2739e53845"> 3738</a></span>&#160;<span class="comment"></span>  #define _SMED_CFG_TIM_UPD0           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; time registers update mode [0]</span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7a668fa80d5b6d87c3135cffad7e459f"> 3739</a></span>&#160;<span class="comment"></span>  #define _SMED_CFG_TIM_UPD1           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; time registers update mode [1]</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;  <span class="comment">/* SMEDn General status register (_SMEDn_GSTS) */</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4fda477fb0817512ab403e4912e54cff"> 3743</a></span>&#160;<span class="preprocessor">  #define _SMED_GSTS_EX0_DUMP          ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; dumping cause flag InSig[0] [0]</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae257f01c9a7daf04e444065fa902c806"> 3744</a></span>&#160;<span class="comment"></span>  #define _SMED_GSTS_EX1_DUMP          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; dumping cause flag InSig[1] [0]</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6009af0ae2b6781ed4b5206fd7905c20"> 3745</a></span>&#160;<span class="comment"></span>  #define _SMED_GSTS_EX2_DUMP          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; dumping cause flag InSig[2] [0]</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ee6e0448286f8c34e783ba696315345"> 3746</a></span>&#160;<span class="comment"></span>  #define _SMED_GSTS_CNT_FLAG          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; counter reset flag when dump is enabled [0]</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2a830776ebdbc3bdeee43979be2fbcf"> 3747</a></span>&#160;<span class="comment"></span>  #define _SMED_GSTS_DMP_LK            ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; counter dump status [1:0]</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e7e9bffd6df9365bbbed8880f471c57"> 3748</a></span>&#160;<span class="comment"></span>  #define _SMED_GSTS_DMP_LK0           ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; counter dump status [0]</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac629c633df6d3a3b89021dd051b7bf39"> 3749</a></span>&#160;<span class="comment"></span>  #define _SMED_GSTS_DMP_LK1           ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; counter dump status [1]</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2744746bc3e720770abbb394ca73d041"> 3750</a></span>&#160;<span class="comment"></span>  #define _SMED_GSTS_EVENT_OV          ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; event overflow flag [0]</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;  <span class="comment">/* SMEDn Interrupt request register (_SMEDn_IRQ) */</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadfea9fadc98968ffc01e3ac2bdd43e25"> 3754</a></span>&#160;<span class="preprocessor">  #define _SMED_IRQ_CNT_OVER           ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; counter overflow interrupt request [0]</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab84c059fa11aa0af68bf05d38808664f"> 3755</a></span>&#160;<span class="comment"></span>  #define _SMED_IRQ_EXT0_INT           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; InSig[0] capture interrupt request [0]</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadcb3beeab24540e5dd767109b4c0b934"> 3756</a></span>&#160;<span class="comment"></span>  #define _SMED_IRQ_EXT1_INT           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; InSig[1] capture interrupt request [0]</span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacc6dc82cc15a8a5854428775288a48e6"> 3757</a></span>&#160;<span class="comment"></span>  #define _SMED_IRQ_EXT2_INT           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; InSig[2] capture interrupt request [0]</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa9168cb315810777332e759806a9f924"> 3758</a></span>&#160;<span class="comment"></span>  #define _SMED_IRQ_STA_S0_IT          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Tmr(0) transition interrupt request [0]</span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga27c06abc52c78b58de024c240a639013"> 3759</a></span>&#160;<span class="comment"></span>  #define _SMED_IRQ_STA_S1_IT          ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Tmr(1) transition interrupt request [0]</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae886a860c060b6a879b9ed5a1e4f430b"> 3760</a></span>&#160;<span class="comment"></span>  #define _SMED_IRQ_STA_S2_IT          ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Tmr(2) transition interrupt request [0]</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaecc2f78f962177b78bd8a5e6502f94fa"> 3761</a></span>&#160;<span class="comment"></span>  #define _SMED_IRQ_STA_S3_IT          ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Tmr(3) transition interrupt request [0]</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;  <span class="comment">/* SMEDn Interrupt enable register (_SMEDn_IER) */</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gadad9dfe54583436d27f15549070d135a"> 3764</a></span>&#160;<span class="preprocessor">  #define _SMED_IER_CNT_OV_E           ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; counter overflow interrupt enable [0]</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga87091d72961521238a06a36c1ef620ad"> 3765</a></span>&#160;<span class="comment"></span>  #define _SMED_IER_IT_EN_EX0          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; InSig[0] capture interrupt enable [0]</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeae0b070c24e6bfbf33dbba0949f43ce"> 3766</a></span>&#160;<span class="comment"></span>  #define _SMED_IER_IT_EN_EX1          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; InSig[1] capture interrupt enable [0]</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad61517a8c9d1cb8d77d49a06c7f58be3"> 3767</a></span>&#160;<span class="comment"></span>  #define _SMED_IER_IT_EN_EX2          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; InSig[2] capture interrupt enable [0]</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaafbd3cd1f45371a6d47881c14fb8016a"> 3768</a></span>&#160;<span class="comment"></span>  #define _SMED_IER_IT_STA_S0          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Tmr(0) transition interrupt enable [0]</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c8dbffba046fdf573049044c6e37480"> 3769</a></span>&#160;<span class="comment"></span>  #define _SMED_IER_IT_STA_S1          ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Tmr(1) transition interrupt enable [0]</span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4469e85848549197fdcbf681c1779993"> 3770</a></span>&#160;<span class="comment"></span>  #define _SMED_IER_IT_STA_S2          ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Tmr(2) transition interrupt enable [0]</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga02a11584290742be5e1cfc92f250536e"> 3771</a></span>&#160;<span class="comment"></span>  #define _SMED_IER_IT_STA_S3          ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Tmr(3) transition interrupt enable [0]</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;  <span class="comment">/* SMEDn External event control register (_SMEDn_ISEL) */</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf14efcb1bb694a1d3fa905f1d9f5a43"> 3774</a></span>&#160;<span class="preprocessor">  #define _SMED_ISEL_INPUT0_EN         ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; InSig[0] input enable [0]</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae3cd827aadaea4080aa4d49ab3157911"> 3775</a></span>&#160;<span class="comment"></span>  #define _SMED_ISEL_INPUT1_EN         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; InSig[1] input enable [0]</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga472f10a6ef6bb830690a7243379e99ae"> 3776</a></span>&#160;<span class="comment"></span>  #define _SMED_ISEL_INPUT2_EN         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; InSig[2] input enable [0]</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c806d23d16d8fa964e25586a6c7b326"> 3777</a></span>&#160;<span class="comment"></span>  #define _SMED_ISEL_INPUT_LAT         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; enable latch function on InSig[0] input [0]</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;  <span class="comment">/* SMEDn Dump enable register (_SMEDn_DMP) */</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1a747fa2b466980976281efc9dc4f059"> 3781</a></span>&#160;<span class="preprocessor">  #define _SMED_DMP_DMPE_EX0           ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; dump update mode for InSig[0] event [0]</span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff8661d4080670bf9b290a2964ebf85a"> 3782</a></span>&#160;<span class="comment"></span>  #define _SMED_DMP_DMPE_EX1           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; dump update mode for InSig[1] event [0]</span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0023cc1c54733b4bd2acc4525467052f"> 3783</a></span>&#160;<span class="comment"></span>  #define _SMED_DMP_DMPE_EX2           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; dump update mode for InSig[2] event [0]</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaef695b26cae9f7e7833cd1a55dfb4540"> 3784</a></span>&#160;<span class="comment"></span>  #define _SMED_DMP_DMP_EVER           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; dump update mode all [0]</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabe317f37dce8b621f658724f9ef0a9e3"> 3785</a></span>&#160;<span class="comment"></span>  #define _SMED_DMP_CPL_IT_GE          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; lock together SMEDn_GSTS and SMEDn_IRQ reset signal [0]</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;  <span class="comment">/* SMEDn finite state machine status register (_SMEDn_FSM_STS) */</span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4"> 3789</a></span>&#160;<span class="preprocessor">  #define _SMED_FSM_STS_FSM            ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; finite state machine state variable [2:0]</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7220872aed1f5ea3dca7618c8064c5f3"> 3790</a></span>&#160;<span class="comment"></span>  #define _SMED_FSM_STS_FSM0           ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; finite state machine state variable [0]</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga969a0311ae3b543713ada8e777dc597e"> 3791</a></span>&#160;<span class="comment"></span>  #define _SMED_FSM_STS_FSM1           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; finite state machine state variable [1]</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1467a2f0c2d2ebf32c7a4ce2f4077d2a"> 3792</a></span>&#160;<span class="comment"></span>  #define _SMED_FSM_STS_FSM2           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; finite state machine state variable [2]</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d8c2ad28bd396d04f147710d8a86103"> 3793</a></span>&#160;<span class="comment"></span>  #define _SMED_FSM_STS_PWM            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; PWM output signal [0]</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0731ce55753645c026500c285767a3b1"> 3794</a></span>&#160;<span class="comment"></span>  #define _SMED_FSM_STS_EVINP          ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; event input signals [2:0]</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga420f803788a63007e2af709be8508979"> 3795</a></span>&#160;<span class="comment"></span>  #define _SMED_FSM_STS_EVINP0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; event input signals [0]</span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaedd3d4facc20c55928298f61f5d55803"> 3796</a></span>&#160;<span class="comment"></span>  #define _SMED_FSM_STS_EVINP1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; event input signals [1]</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3d9debe30320f5b9f5f88332d3b6f86"> 3797</a></span>&#160;<span class="comment"></span>  #define _SMED_FSM_STS_EVINP2         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; event input signals [2]</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#endif // SMEDn_AddressBase</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">// Global Configuration (_CFG)</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(CFG_AddressBase)</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment">  /** @brief struct for Global Configuration registers (_CFG) */</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3810</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">    /** @brief Global configuration register (_CFG_GCR) */</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3813</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWD     : 1;    <span class="comment">///&lt; SWIM disable</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AL      : 1;    <span class="comment">///&lt; Activation level</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIT    : 1;    <span class="comment">///&lt; High-speed oscillator trimmed</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment"></span>    } GCR;</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a>;</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;  <span class="comment">/* Pointer to CFG registers */</span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3c73e4690ae9a4f2d8dafe9930e6331"> 3823</a></span>&#160;<span class="preprocessor">  #define _CFG          _SFR(_CFG_t,   CFG_AddressBase)          </span><span class="comment">///&lt; CFG struct/bit access</span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7679b5517847c80083efb7f9df207c1"> 3824</a></span>&#160;<span class="comment"></span>  #define _CFG_GCR      _SFR(uint8_t,  CFG_AddressBase+0x00)     <span class="comment">///&lt; Global configuration register</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;  <span class="comment">/* CFG Module Reset Values */</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ac998e464bee8246900227f404dd76a"> 3828</a></span>&#160;<span class="preprocessor">  #define _CFG_GCR_RESET_VALUE         ((uint8_t)0x00)           </span><span class="comment">///&lt; Global configuration register reset value</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;  <span class="comment">/* Global configuration register (_CFG_GCR) */</span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0700f3c22f626ab13f7111d2d27e397e"> 3832</a></span>&#160;<span class="preprocessor">  #define _CFG_GCR_SWD                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SWIM disable [0]</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ce51b7addc9df6bac66f471e26616d9"> 3833</a></span>&#160;<span class="comment"></span>  #define _CFG_GCR_AL                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Activation level [0]</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="comment"></span>  // reserved [6:2]</div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ace980770d607eeb1a511ca51704709"> 3835</a></span>&#160;<span class="preprocessor">  #define _CFG_GCR_HSIT                ((uint8_t) (0x01 &lt;&lt; 1))   </span><span class="comment">///&lt; High-speed oscillator trimmed [0]</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#endif // CFG_AddressBase</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="comment">// Device Identifier (DEVID). Only bytewise access</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(DEVID_AddressBase)</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;  <span class="comment">/* Pointer to DEVID array */</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad984265b3948c89c960e83662bb34186"> 3847</a></span>&#160;<span class="preprocessor">  #define _DEVID0       _SFR(uint8_t,  DEVID_AddressBase+0x00)   </span><span class="comment">///&lt; Device Identifier byte 0</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90095a47257c6b94a44a419764710b42"> 3848</a></span>&#160;<span class="comment"></span>  #define _NDEVID0      _SFR(uint8_t,  DEVID_AddressBase+0x01)   <span class="comment">///&lt; Complementary Device Identifier byte 0</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga77bc173a9d199fbceeaedaaf1eb180af"> 3849</a></span>&#160;<span class="comment"></span>  #define _DEVID1       _SFR(uint8_t,  DEVID_AddressBase+0x02)   <span class="comment">///&lt; Device Identifier byte 1</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac4caca933fe53d95300912e922459f2b"> 3850</a></span>&#160;<span class="comment"></span>  #define _NDEVID1      _SFR(uint8_t,  DEVID_AddressBase+0x03)   <span class="comment">///&lt; ComplementaryDevice Identifier byte 1</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#endif // DEVID_AddressBase</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="comment">// Interrupt Priority Module (_ITC)</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(ITC_AddressBase)</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="comment">  /** @brief struct for setting interrupt Priority (_ITC) */</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3862</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="comment">    /** @brief interrupt priority register 1 (_ITC_SPR1) */</span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3865</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved (TLI always highest prio)</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT1SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 1</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT2SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 2</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT3SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 3</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="comment"></span>    } SPR1;</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="comment">    /** @brief interrupt priority register 2 (_ITC_SPR2) */</span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3874</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT4SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 4</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT5SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 5</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT6SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 6</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT7SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 7</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="comment"></span>    } SPR2;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="comment">    /** @brief interrupt priority register 3 (_ITC_SPR3) */</span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3883</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT8SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 8</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT9SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 9</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT10SPR : 2;    <span class="comment">///&lt; interrupt priority vector 10</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT11SPR : 2;    <span class="comment">///&lt; interrupt priority vector 11</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment"></span>    } SPR3;</div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="comment">    /** @brief interrupt priority register 4 (_ITC_SPR4) */</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3892</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT12SPR : 2;    <span class="comment">///&lt; interrupt priority vector 12</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT13SPR : 2;    <span class="comment">///&lt; interrupt priority vector 13</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT14SPR : 2;    <span class="comment">///&lt; interrupt priority vector 14</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT15SPR : 2;    <span class="comment">///&lt; interrupt priority vector 15</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="comment"></span>    } SPR4;</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="comment">    /** @brief interrupt priority register 5 (_ITC_SPR5) */</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3901</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT16SPR : 2;    <span class="comment">///&lt; interrupt priority vector 16</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT17SPR : 2;    <span class="comment">///&lt; interrupt priority vector 17</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT18SPR : 2;    <span class="comment">///&lt; interrupt priority vector 18</span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT19SPR : 2;    <span class="comment">///&lt; interrupt priority vector 19</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="comment"></span>    } SPR5;</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">    /** @brief interrupt priority register 6 (_ITC_SPR6) */</span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3910</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT20SPR : 2;    <span class="comment">///&lt; interrupt priority vector 20</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT21SPR : 2;    <span class="comment">///&lt; interrupt priority vector 21</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT22SPR : 2;    <span class="comment">///&lt; interrupt priority vector 22</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT23SPR : 2;    <span class="comment">///&lt; interrupt priority vector 23</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="comment"></span>    } SPR6;</div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment">    /** @brief interrupt priority register 7 (_ITC_SPR7) */</span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3919</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT24SPR : 2;    <span class="comment">///&lt; interrupt priority vector 24</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT25SPR : 2;    <span class="comment">///&lt; interrupt priority vector 25</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT26SPR : 2;    <span class="comment">///&lt; interrupt priority vector 26</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT27SPR : 2;    <span class="comment">///&lt; interrupt priority vector 27</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="comment"></span>    } SPR7;</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="comment">    /** @brief interrupt priority register 8 (_ITC_SPR8) */</span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 3928</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT28SPR : 2;    <span class="comment">///&lt; interrupt priority vector 28</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT29SPR : 2;    <span class="comment">///&lt; interrupt priority vector 29</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT30SPR : 2;    <span class="comment">///&lt; interrupt priority vector 30</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT31SPR : 2;    <span class="comment">///&lt; interrupt priority vector 31</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="comment"></span>    } SPR8;</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a>;</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;  <span class="comment">/* Pointer to ITC registers */</span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga698008bf28582986c8fe2f6447acdc7c"> 3938</a></span>&#160;<span class="preprocessor">  #define _ITC          _SFR(_ITC_t,   ITC_AddressBase)          </span><span class="comment">///&lt; ITC struct/bit access</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga367b681dc479c8ee39f4e76b5ed55af5"> 3939</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1     _SFR(uint8_t,  ITC_AddressBase+0x00)     <span class="comment">///&lt; Interrupt priority register 1/8</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07eada758494172adef7affc15bafc23"> 3940</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2     _SFR(uint8_t,  ITC_AddressBase+0x01)     <span class="comment">///&lt; Interrupt priority register 2/8</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d81daa3a39664da4b2460f6e2d6aa02"> 3941</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3     _SFR(uint8_t,  ITC_AddressBase+0x02)     <span class="comment">///&lt; Interrupt priority register 3/8</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8ddc1ed491c3fd780418d592f14247b8"> 3942</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4     _SFR(uint8_t,  ITC_AddressBase+0x03)     <span class="comment">///&lt; Interrupt priority register 4/8</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9"> 3943</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5     _SFR(uint8_t,  ITC_AddressBase+0x04)     <span class="comment">///&lt; Interrupt priority register 5/8</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga420d208dc3cb9c70b1a12bfd77da474b"> 3944</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6     _SFR(uint8_t,  ITC_AddressBase+0x05)     <span class="comment">///&lt; Interrupt priority register 6/8</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga328e92977f925591fb57f5b918bbd456"> 3945</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7     _SFR(uint8_t,  ITC_AddressBase+0x06)     <span class="comment">///&lt; Interrupt priority register 7/8</span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga52a4cc4405f1e3ce8d1763d5da488b32"> 3946</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8     _SFR(uint8_t,  ITC_AddressBase+0x07)     <span class="comment">///&lt; Interrupt priority register 8/8</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;  <span class="comment">/* ITC Module Reset Values */</span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8c6b7d75b0394e72f748257537f77c3a"> 3950</a></span>&#160;<span class="preprocessor">  #define  _ITC_SPR1_RESET_VALUE       ((uint8_t) 0xFF)          </span><span class="comment">///&lt; Interrupt priority register 1/8 reset value</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a68033a4995662ffe1eb6f4a1bba41d"> 3951</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR2_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 2/8 reset value</span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf31d3e75b89b5bd0efdf2ac12faca114"> 3952</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR3_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 3/8 reset value</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaba9e7b662438863dc20111d417353b13"> 3953</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR4_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 4/8 reset value</span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac032a4c32fbbe53d913ef2e7baa127e4"> 3954</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR5_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 5/8 reset value</span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga933e07fe969af04d1788bde095d544ad"> 3955</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR6_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 6/8 reset value</span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ebd827cc7c14075cfde917df65afc64"> 3956</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR7_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 7/8 reset value</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59420d1c7bde78f40459a4387d07c4a6"> 3957</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR8_RESET_VALUE       ((uint8_t) 0x0F)          <span class="comment">///&lt; Interrupt priority register 8/8 reset value</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;  <span class="comment">/* Software priority register 1 (_ITC_SPR1) */</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga20b3f2fc312c3c2a4a587933d3a2456e"> 3962</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR1_VECT1SPR           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; ITC interrupt priority vector 1 [1:0]</span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga684c8ef814e8d92ebde894ed8e2f26ee"> 3963</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT1SPR0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 1 [0]</span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c42a8de663194ab4fe73e672b55963f"> 3964</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT1SPR1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 1 [1]</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad80e01c187e0733153b06d27add42122"> 3965</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT2SPR           ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 2 [1:0]</span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cc670aeb2e09d3a92234f613e03bace"> 3966</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT2SPR0          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 2 [0]</span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4477957244846dfd69e3eeb845797755"> 3967</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT2SPR1          ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 2 [1]</span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad6f38cc55f6c4fd2f70fbcb3189f3c69"> 3968</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT3SPR           ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 3 [1:0]</span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88b3b55d6bdd093a98b28cb2e89925d0"> 3969</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT3SPR0          ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 3 [0]</span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga634055355d59fb0456fce42200051068"> 3970</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT3SPR1          ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 3 [1]</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;  <span class="comment">/* Software priority register 2 (_ITC_SPR2) */</span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabb5a740f514634089ee3cb04fa985c5d"> 3973</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR2_VECT4SPR           ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 4 [1:0]</span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf1539c97921a10240573de8595527338"> 3974</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT4SPR0          ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 4 [0]</span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8c61b6c73086e891b241ad47cd2737a7"> 3975</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT4SPR1          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 4 [1]</span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc75f2f22414ea1ccd03d6e008627e22"> 3976</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT5SPR           ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 5 [1:0]</span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fc26f0595ec0c6f6f87a0b5e5f87d74"> 3977</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT5SPR0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 5 [0]</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ea96978fb947098ac1569bf12753283"> 3978</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT5SPR1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 5 [1]</span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c91deffcd4776dd71dee8ca38aecb99"> 3979</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT6SPR           ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 6 [1:0]</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7741807231037b413a5af4dbc5f3a513"> 3980</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT6SPR0          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 6 [0]</span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac5ab75c9fbb51272edbe71faddb1335e"> 3981</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT6SPR1          ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 6 [1]</span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5703611bae568ed4e46d770aa6e9bb64"> 3982</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT7SPR           ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 7 [1:0]</span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5728d5bb45962853e42e6ed007ffd6c"> 3983</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT7SPR0          ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 7 [0]</span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f8edaa494acb78b2f2f15b3c9edf74d"> 3984</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT7SPR1          ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 7 [1]</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;  <span class="comment">/* Software priority register 3 (_ITC_SPR3) */</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e10fdbc731fa381539d260d263267d5"> 3987</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR3_VECT8SPR           ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 8 [1:0]</span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8dfafa9ce773617f414c2f4f8627bede"> 3988</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT8SPR0          ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 8 [0]</span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ef977e61be38ee567e548b8dd85af37"> 3989</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT8SPR1          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 8 [1]</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga81103aca38189a00e03fc69eed40fb9a"> 3990</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT9SPR           ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 9 [1:0]</span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5b1aeefc0dc2f21f6f2beafbab70050"> 3991</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT9SPR0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 9 [0]</span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga657bd48c1982a779ff09413893883649"> 3992</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT9SPR1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 9 [1]</span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d46eb9d96707d2013613a2a39d64783"> 3993</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT10SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 10 [1:0]</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga39eeafc047c880119c1d5ef669d98e50"> 3994</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT10SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 10 [0]</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8048512d5900e6dad02e1a59f4f23a96"> 3995</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT10SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 10 [1]</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga686adf2602c3496df317ae70d56ac869"> 3996</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT11SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 11 [1:0]</span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf91c8e599db8fb13d834e92bb246e1f0"> 3997</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT11SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 11 [0]</span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b7fec6ca31586d8de402ecf0cc08e89"> 3998</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT11SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 11 [1]</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;  <span class="comment">/* Software priority register 4 (_ITC_SPR4) */</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga788c12947e79fc99755f78be561cc6da"> 4001</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR4_VECT12SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 12 [1:0]</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga507faf88fd2e5528f88851ac9fb58640"> 4002</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT12SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 12 [0]</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8bde8839face988174f38c5c129ccdf3"> 4003</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT12SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 12 [1]</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga255e876f3eb0392f94bd278a2569d922"> 4004</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT13SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 13 [1:0]</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6d4c84b06c8ce434e28ab2f418090aa3"> 4005</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT13SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 13 [0]</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9590854ab8fffbaaa0eaead3565d529c"> 4006</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT13SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 13 [1]</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12"> 4007</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT14SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 14 [1:0]</span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaacc018c6829fd741532d8ed28c354547"> 4008</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT14SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 14 [0]</span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cf1643f99876955751bab330299befc"> 4009</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT14SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 14 [1]</span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69a9034b7a1a6a326df6134c73436941"> 4010</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT15SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 15 [1:0]</span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf885ca8b9d889f0294871dd2cec5dbe5"> 4011</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT15SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 15 [0]</span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7eb8122c0b04795b530cd3005fd861c8"> 4012</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT15SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 15 [1]</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;  <span class="comment">/* Software priority register 5 (_ITC_SPR5) */</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a2de3df8f8d88d23bfb71059d1713c3"> 4015</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR5_VECT16SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 16 [1:0]</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga268d6ed248eb1ed81e1bd818711e5f8d"> 4016</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT16SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 16 [0]</span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaad6b00a79c12da800655bd1276d01937"> 4017</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT16SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 16 [1]</span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga759a2875dd529810ede5ec8c5c21932f"> 4018</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT17SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 17 [1:0]</span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac07d5501fbb235d68a4a0b492f530431"> 4019</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT17SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 17 [0]</span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae02bfd10746dd009972eb818d7332b54"> 4020</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT17SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 17 [1]</span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga088e27958d83586a89a4f9895f36d5d2"> 4021</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT18SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 18 [1:0]</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga363d37257ce80cc6947cdb12369f4778"> 4022</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT18SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 18 [0]</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3ed820ec7f9bcbd679c8e79990d0baa"> 4023</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT18SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 18 [1]</span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga91553df8bba8e364881ba05b3e5dfd74"> 4024</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT19SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 19 [1:0]</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0a0a367a7ec947969ace1b22aa341e98"> 4025</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT19SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 19 [0]</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3c79ab702fa418cc5345acf5666a05c"> 4026</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT19SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 19 [1]</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;  <span class="comment">/* Software priority register 6 (_ITC_SPR6) */</span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga45220e487702efe5e4e62b2c22a3e286"> 4029</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR6_VECT20SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 20 [1:0]</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3f9d1e7094ac9e05c619bd4f6ae552c"> 4030</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT20SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 20 [0]</span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga752e4a664caa59118f628dcef7d81f92"> 4031</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT20SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 20 [1]</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e1bf9b062d181ea7ec6ce464de84042"> 4032</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT21SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 21 [1:0]</span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa31c818420132f1c1252ab6a16964d31"> 4033</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT21SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 21 [0]</span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga891e8bbd278220ec0c119f6f1c72a515"> 4034</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT21SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 21 [1]</span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5d6f192bd1ae0d9dc343c6f9593be09"> 4035</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT22SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 22 [1:0]</span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07922029668d1e5cd7b54327c6d8bd5c"> 4036</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT22SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 22 [0]</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8ead1d02078362b22810b9877b3494a"> 4037</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT22SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 22 [1]</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga21ad56c63ae8107acfd54a69f52e2a33"> 4038</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT23SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 23 [1:0]</span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ffe1f4bd8b7ebc2d760701022da7a93"> 4039</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT23SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 23 [0]</span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01b8eb9904c07541ec46c597c7ee7e25"> 4040</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT23SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 23 [1]</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;  <span class="comment">/* Software priority register 7 (_ITC_SPR7) */</span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2453e9dafc4d4b90eea20c60960419ec"> 4043</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR7_VECT24SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 24 [1:0]</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabab860872d61419911026b12435f3a83"> 4044</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT24SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 24 [0]</span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7a410d993db3634c310b7fb149b0d447"> 4045</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT24SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 24 [1]</span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94ac28cf8e66e23e0d775ebdcf18d434"> 4046</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT25SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 25 [1:0]</span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf80fc7db3c7e8118820177475b3f0b9e"> 4047</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT25SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 25 [0]</span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b8ffb6f75c3a95de74a9eb2fff26829"> 4048</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT25SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 25 [1]</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga558d9205ba54d2cc25816c100d6c4823"> 4049</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT26SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 26 [1:0]</span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga61d41a1cd2c283edebbe43c9ad85fb00"> 4050</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT26SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 26 [0]</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9bc96be209517a3af3c348fc3482fdcf"> 4051</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT26SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 26 [1]</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga42e55c11a1eae803624c4a7e38cd79c6"> 4052</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT27SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 27 [1:0]</span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad7e8395146065c304f285ee6fb7b3a8a"> 4053</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT27SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 27 [0]</span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95b12f2779e9bd3a72087a505c5f0460"> 4054</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT27SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 27 [1]</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;  <span class="comment">/* Software priority register 8 (_ITC_SPR8) */</span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac64405073e520d2492ad07763a778632"> 4057</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR8_VECT28SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 28 [1:0]</span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94072efe17587735b616c44e4995cf9f"> 4058</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT28SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 28 [0]</span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1d74a148e3d49fd15d34daec2647ecdc"> 4059</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT28SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 28 [1]</span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7b05aaf18f65b0246dea0362ac8beffe"> 4060</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT29SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 29 [1:0]</span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gac167fd77d4dfc0efbb2de61b482e2a2d"> 4061</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT29SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 29 [0]</span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fd8380bb80a46ecbec30708acab512f"> 4062</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT29SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 29 [1]</span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e17110436606b71f56b6bcf6916df13"> 4063</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT30SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 30 [1:0]</span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gad3d09f152bc0a54cdb74000cc1c69761"> 4064</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT30SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 30 [0]</span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0ee459ac6bdd06cb0daa4e13fe4f1552"> 4065</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT30SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 30 [1]</span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2fa41fad7add50c09e6179ceb93b738a"> 4066</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT31SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 31 [1:0]</span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#ga796d9a0a83ca5c79294b6a69f185b7eb"> 4067</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT31SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 31 [0]</span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html#gabb358ed16af989538f5fb702d61b9ffb"> 4068</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT31SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 31 [1]</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#endif // ITC_AddressBase</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="comment">// undefine local macros</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#undef _BITS</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment">    END OF MODULE DEFINITION FOR MULTIPLE INLUSION</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#endif // STLUX_STNRG_H</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="comment">/** @}*/</span></div><div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___f_l_a_s_h__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a></div><div class="ttdoc">struct to control write/erase of flash memory (_FLASH) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01363">STLUX_STNRG.h:1363</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___i_w_d_g__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a></div><div class="ttdoc">struct for access to Independent Timeout Watchdog registers (_IWDG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02037">STLUX_STNRG.h:2037</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___c_f_g__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a></div><div class="ttdoc">struct for Global Configuration registers (_CFG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03810">STLUX_STNRG.h:3810</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___u_a_r_t__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t">_UART_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter (_UART) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02430">STLUX_STNRG.h:2430</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___w_w_d_g__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a></div><div class="ttdoc">struct for access to Window Watchdog registers (_WWDG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01977">STLUX_STNRG.h:1977</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___a_d_c__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t">_ADC_t</a></div><div class="ttdoc">struct containing Analog Digital Converter (_ADC) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02867">STLUX_STNRG.h:2867</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___i2_c__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a></div><div class="ttdoc">struct for controlling I2C module (_I2C) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02166">STLUX_STNRG.h:2166</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___d_a_l_i__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t">_DALI_t</a></div><div class="ttdoc">struct for controlling lighting interface (_DALI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02711">STLUX_STNRG.h:2711</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_ga71c13b591e31e775a43f76d75390ad66"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></div><div class="ttdeci">#define _BITS</div><div class="ttdoc">data type in bit structs (follow C90 standard) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00177">STLUX_STNRG.h:177</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___m_s_c__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t">_MSC_t</a></div><div class="ttdoc">struct for miscellaneous direct register access (_MSC) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00402">STLUX_STNRG.h:402</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___p_o_r_t__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a></div><div class="ttdoc">structure for controlling pins in port mode (_PORTx, x=0..1) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00290">STLUX_STNRG.h:290</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct_c_l_k__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t">CLK_t</a></div><div class="ttdoc">struct for configuring/monitoring clock module (_CLK) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01557">STLUX_STNRG.h:1557</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___r_s_t__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a></div><div class="ttdoc">struct for determining reset source (_RST) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01521">STLUX_STNRG.h:1521</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___s_y_s_t_i_m__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t">_SYSTIM_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer (_SYSTIM) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02583">STLUX_STNRG.h:2583</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___i_t_c__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a></div><div class="ttdoc">struct for setting interrupt Priority (_ITC) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03862">STLUX_STNRG.h:3862</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___a_w_u__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a></div><div class="ttdoc">struct for cofiguring the Auto Wake-Up Module (_AWU) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02093">STLUX_STNRG.h:2093</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___s_m_e_d__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t">_SMED_t</a></div><div class="ttdoc">struct for State machine, event driven (_SMEDn) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03109">STLUX_STNRG.h:3109</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_1f4b1528f9fb611d6fffcda039b02dd5.html">stlux_stnrg</a></li><li class="navelem"><a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">STLUX_STNRG.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
