-DesignTarget: cache

-CacheAccessMode: Normal
-Associativity (for cache only): 32

-ProcessNode: 3

-Capacity (MB): 128
-WordWidth (bit): 256

-DeviceRoadmap: LOP

-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedOpt
-LocalWireUseLowSwing: No

-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedOpt
-GlobalWireUseLowSwing: No

-Routing: H-tree

-InternalSensing: true

-MemoryCellInputFile: 3D_SRAM_Benchmarker/SRAM_cell_3nm.cell

-Temperature (K): 350
-NSWiring: true

//-OptimizationTarget: None
-EnablePruning: Yes
//-ForceBankA (Total AxB): 4x4

-BufferDesignOptimization: latency

-StackedDieCount: 1
-PartitionGranularity: 0
-LocalTSVProjection: 0
-GlobalTSVProjection: 0
-TSVRedundancy: 1.0

