|==============================================================================|
|=========                      OpenRAM v1.1.18                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========     Temp dir: /tmp/openram_vincenzogiannone_3496_temp/     =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 01/31/2022 22:47:56
Technology: sky130A
Total size: 1024 bits
Word size: 32
Words: 32
Banks: 1
Write size: None
RW ports: 0
R-only ports: 2
W-only ports: 1
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 1
Output files are: 
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_32_32_sky130A/sram_0rw2r1w_32_32_sky130A.lvs
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_32_32_sky130A/sram_0rw2r1w_32_32_sky130A.sp
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_32_32_sky130A/sram_0rw2r1w_32_32_sky130A.v
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_32_32_sky130A/sram_0rw2r1w_32_32_sky130A.lib
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_32_32_sky130A/sram_0rw2r1w_32_32_sky130A.py
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_32_32_sky130A/sram_0rw2r1w_32_32_sky130A.html
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_32_32_sky130A/sram_0rw2r1w_32_32_sky130A.log
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_32_32_sky130A/sram_0rw2r1w_32_32_sky130A.lef
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_32_32_sky130A/sram_0rw2r1w_32_32_sky130A.gds
** Submodules: 1.3 seconds
** Placement: 0.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 0.4 seconds
**** Converting blockages: 0.0 seconds
WARNING: file pin_group.py: line 654:   Expanding conversion (dout0[0] layer=m3 ll=v[57.96,11.49] ur=v[58.26,11.790000000000001])

WARNING: file pin_group.py: line 654:   Expanding conversion (dout0[1] layer=m3 ll=v[60.26,11.49] ur=v[60.56,11.790000000000001])

WARNING: file pin_group.py: line 654:   Expanding conversion (dout0[2] layer=m3 ll=v[65.74,11.49] ur=v[66.04,11.790000000000001])

WARNING: file pin_group.py: line 654:   Expanding conversion (dout0[4] layer=m3 ll=v[73.52,11.49] ur=v[73.82000000000001,11.790000000000001])

WARNING: file pin_group.py: line 654:   Expanding conversion (dout0[6] layer=m3 ll=v[81.3,11.49] ur=v[81.60000000000001,11.790000000000001])

WARNING: file pin_group.py: line 654:   Expanding conversion (dout0[8] layer=m3 ll=v[89.08,11.49] ur=v[89.38,11.790000000000001])

WARNING: file pin_group.py: line 654:   Expanding conversion (dout0[10] layer=m3 ll=v[96.86,11.49] ur=v[97.16,11.790000000000001])

**** Converting pins: 0.1 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.0 seconds
*** Finding pins and blockages: 5.4 seconds
