
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdfc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  0800bf8c  0800bf8c  0000cf8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c538  0800c538  0000e078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c538  0800c538  0000d538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c540  0800c540  0000e078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c540  0800c540  0000d540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c544  0800c544  0000d544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800c548  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ce4  20000078  0800c5c0  0000e078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d5c  0800c5c0  0000ed5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a20  00000000  00000000  0000e0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004273  00000000  00000000  00027ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e0  00000000  00000000  0002bd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000118c  00000000  00000000  0002d420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000289c0  00000000  00000000  0002e5ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020bfc  00000000  00000000  00056f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6c69  00000000  00000000  00077b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016e7d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065a4  00000000  00000000  0016e814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00174db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bf74 	.word	0x0800bf74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800bf74 	.word	0x0800bf74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	4611      	mov	r1, r2
 80005a8:	461a      	mov	r2, r3
 80005aa:	460b      	mov	r3, r1
 80005ac:	71fb      	strb	r3, [r7, #7]
 80005ae:	4613      	mov	r3, r2
 80005b0:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d011      	beq.n	80005dc <has_header_tail+0x40>
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d90e      	bls.n	80005dc <has_header_tail+0x40>
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	79fa      	ldrb	r2, [r7, #7]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d109      	bne.n	80005dc <has_header_tail+0x40>
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	3b01      	subs	r3, #1
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	79ba      	ldrb	r2, [r7, #6]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d101      	bne.n	80005dc <has_header_tail+0x40>
 80005d8:	2301      	movs	r3, #1
 80005da:	e000      	b.n	80005de <has_header_tail+0x42>
 80005dc:	2300      	movs	r3, #0
}
 80005de:	4618      	mov	r0, r3
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <be16_read>:

// Leituras/escritas big-endian (formato no fio)
static inline uint16_t be16_read(const uint8_t *p) {
 80005ea:	b480      	push	{r7}
 80005ec:	b083      	sub	sp, #12
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	b21b      	sxth	r3, r3
 80005f8:	021b      	lsls	r3, r3, #8
 80005fa:	b21a      	sxth	r2, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3301      	adds	r3, #1
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	b21b      	sxth	r3, r3
 8000604:	4313      	orrs	r3, r2
 8000606:	b21b      	sxth	r3, r3
 8000608:	b29b      	uxth	r3, r3
}
 800060a:	4618      	mov	r0, r3
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 8000616:	b580      	push	{r7, lr}
 8000618:	b084      	sub	sp, #16
 800061a:	af00      	add	r7, sp, #0
 800061c:	60f8      	str	r0, [r7, #12]
 800061e:	60b9      	str	r1, [r7, #8]
 8000620:	603b      	str	r3, [r7, #0]
 8000622:	4613      	mov	r3, r2
 8000624:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d003      	beq.n	8000634 <frame_expect_req+0x1e>
 800062c:	68ba      	ldr	r2, [r7, #8]
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	429a      	cmp	r2, r3
 8000632:	d202      	bcs.n	800063a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	e012      	b.n	8000660 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800063a:	2355      	movs	r3, #85	@ 0x55
 800063c:	22aa      	movs	r2, #170	@ 0xaa
 800063e:	68b9      	ldr	r1, [r7, #8]
 8000640:	68f8      	ldr	r0, [r7, #12]
 8000642:	f7ff ffab 	bl	800059c <has_header_tail>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d005      	beq.n	8000658 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	3301      	adds	r3, #1
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	79fa      	ldrb	r2, [r7, #7]
 8000654:	429a      	cmp	r2, r3
 8000656:	d002      	beq.n	800065e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000658:	f06f 0301 	mvn.w	r3, #1
 800065c:	e000      	b.n	8000660 <frame_expect_req+0x4a>
	return PROTO_OK;
 800065e:	2300      	movs	r3, #0
}
 8000660:	4618      	mov	r0, r3
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
 800066e:	60f8      	str	r0, [r7, #12]
 8000670:	60b9      	str	r1, [r7, #8]
 8000672:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d002      	beq.n	8000680 <led_ctrl_req_decoder+0x18>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d102      	bne.n	8000686 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 8000680:	f04f 33ff 	mov.w	r3, #4294967295
 8000684:	e02a      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	2b2a      	cmp	r3, #42	@ 0x2a
 800068a:	d902      	bls.n	8000692 <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 800068c:	f06f 0303 	mvn.w	r3, #3
 8000690:	e024      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 8000692:	2309      	movs	r3, #9
 8000694:	2207      	movs	r2, #7
 8000696:	68b9      	ldr	r1, [r7, #8]
 8000698:	68f8      	ldr	r0, [r7, #12]
 800069a:	f7ff ffbc 	bl	8000616 <frame_expect_req>
 800069e:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <led_ctrl_req_decoder+0x42>
        return st;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	e018      	b.n	80006dc <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	3302      	adds	r3, #2
 80006ae:	781a      	ldrb	r2, [r3, #0]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	3303      	adds	r3, #3
 80006b8:	781a      	ldrb	r2, [r3, #0]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	3304      	adds	r3, #4
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	3305      	adds	r3, #5
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ff8c 	bl	80005ea <be16_read>
 80006d2:	4603      	mov	r3, r0
 80006d4:	461a      	mov	r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 80006da:	2300      	movs	r3, #0
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3718      	adds	r7, #24
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <xor_reduce_bytes>:
} resp_msg_type_t;

// =====================
// Conjunto genérico de auxiliares
// =====================

 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	6039      	str	r1, [r7, #0]
// XOR sobre bytes (paridade byte a byte)
 80006ee:	2300      	movs	r3, #0
 80006f0:	73fb      	strb	r3, [r7, #15]
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 80006f2:	2300      	movs	r3, #0
 80006f4:	60bb      	str	r3, [r7, #8]
 80006f6:	e009      	b.n	800070c <xor_reduce_bytes+0x28>
	uint8_t x = 0;
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	4413      	add	r3, r2
 80006fe:	781a      	ldrb	r2, [r3, #0]
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	4053      	eors	r3, r2
 8000704:	73fb      	strb	r3, [r7, #15]
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	3301      	adds	r3, #1
 800070a:	60bb      	str	r3, [r7, #8]
 800070c:	68ba      	ldr	r2, [r7, #8]
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	429a      	cmp	r2, r3
 8000712:	d3f1      	bcc.n	80006f8 <xor_reduce_bytes+0x14>
	for (uint32_t i = 0; i < n; ++i)
 8000714:	7bfb      	ldrb	r3, [r7, #15]
		x ^= p[i];
 8000716:	4618      	mov	r0, r3
 8000718:	3714      	adds	r7, #20
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr

08000722 <set_parity_byte>:
static inline int check_parity_byte(const uint8_t *raw, uint32_t start,
		uint32_t count, uint32_t parity_index) {
	if (!raw)
		return 0;
	return xor_reduce_bytes(raw + start, count) == raw[parity_index];
}
 8000722:	b590      	push	{r4, r7, lr}
 8000724:	b085      	sub	sp, #20
 8000726:	af00      	add	r7, sp, #0
 8000728:	60f8      	str	r0, [r7, #12]
 800072a:	60b9      	str	r1, [r7, #8]
 800072c:	607a      	str	r2, [r7, #4]
 800072e:	603b      	str	r3, [r7, #0]
static inline int set_parity_byte(uint8_t *raw, uint32_t start, uint32_t count,
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d102      	bne.n	800073c <set_parity_byte+0x1a>
		uint32_t parity_index) {
 8000736:	f04f 33ff 	mov.w	r3, #4294967295
 800073a:	e00b      	b.n	8000754 <set_parity_byte+0x32>
	if (!raw)
 800073c:	68fa      	ldr	r2, [r7, #12]
 800073e:	68bb      	ldr	r3, [r7, #8]
 8000740:	18d0      	adds	r0, r2, r3
 8000742:	68fa      	ldr	r2, [r7, #12]
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	18d4      	adds	r4, r2, r3
 8000748:	6879      	ldr	r1, [r7, #4]
 800074a:	f7ff ffcb 	bl	80006e4 <xor_reduce_bytes>
 800074e:	4603      	mov	r3, r0
 8000750:	7023      	strb	r3, [r4, #0]
		return -1;
 8000752:	2300      	movs	r3, #0
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 8000754:	4618      	mov	r0, r3
 8000756:	3714      	adds	r7, #20
 8000758:	46bd      	mov	sp, r7
 800075a:	bd90      	pop	{r4, r7, pc}

0800075c <resp_init>:
// =====================
// Auxiliares de frame (init/tail)
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	460b      	mov	r3, r1
 8000766:	70fb      	strb	r3, [r7, #3]
}
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	22ab      	movs	r2, #171	@ 0xab
 800076c:	701a      	strb	r2, [r3, #0]
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	3301      	adds	r3, #1
 8000772:	78fa      	ldrb	r2, [r7, #3]
 8000774:	701a      	strb	r2, [r3, #0]
	raw[0] = RESP_HEADER;
 8000776:	bf00      	nop
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr

08000782 <resp_set_tail>:
	raw[1] = (uint8_t) type;
}
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
 8000782:	b480      	push	{r7}
 8000784:	b083      	sub	sp, #12
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
 800078a:	6039      	str	r1, [r7, #0]
}
 800078c:	687a      	ldr	r2, [r7, #4]
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	4413      	add	r3, r2
 8000792:	2254      	movs	r2, #84	@ 0x54
 8000794:	701a      	strb	r2, [r3, #0]
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8000796:	bf00      	nop
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr

080007a2 <parity_set_byte_1N>:
}

// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b084      	sub	sp, #16
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	60f8      	str	r0, [r7, #12]
 80007aa:	60b9      	str	r1, [r7, #8]
 80007ac:	607a      	str	r2, [r7, #4]
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	68ba      	ldr	r2, [r7, #8]
 80007b2:	2101      	movs	r1, #1
 80007b4:	68f8      	ldr	r0, [r7, #12]
 80007b6:	f7ff ffb4 	bl	8000722 <set_parity_byte>
 80007ba:	4603      	mov	r3, r0
		uint32_t parity_index) {
 80007bc:	4618      	mov	r0, r3
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <led_ctrl_resp_encoder+0x1e>
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d002      	beq.n	80007e2 <led_ctrl_resp_encoder+0x1e>
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2b06      	cmp	r3, #6
 80007e0:	d802      	bhi.n	80007e8 <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80007e2:	f04f 33ff 	mov.w	r3, #4294967295
 80007e6:	e01c      	b.n	8000822 <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 80007e8:	2107      	movs	r1, #7
 80007ea:	68b8      	ldr	r0, [r7, #8]
 80007ec:	f7ff ffb6 	bl	800075c <resp_init>
	raw[2] = in->frameId;
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	3302      	adds	r3, #2
 80007f4:	68fa      	ldr	r2, [r7, #12]
 80007f6:	7812      	ldrb	r2, [r2, #0]
 80007f8:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	3303      	adds	r3, #3
 80007fe:	68fa      	ldr	r2, [r7, #12]
 8000800:	7852      	ldrb	r2, [r2, #1]
 8000802:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 8000804:	68bb      	ldr	r3, [r7, #8]
 8000806:	3304      	adds	r3, #4
 8000808:	68fa      	ldr	r2, [r7, #12]
 800080a:	7892      	ldrb	r2, [r2, #2]
 800080c:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 800080e:	2205      	movs	r2, #5
 8000810:	2104      	movs	r1, #4
 8000812:	68b8      	ldr	r0, [r7, #8]
 8000814:	f7ff ffc5 	bl	80007a2 <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 8000818:	2106      	movs	r1, #6
 800081a:	68b8      	ldr	r0, [r7, #8]
 800081c:	f7ff ffb1 	bl	8000782 <resp_set_tail>
	return PROTO_OK;
 8000820:	2300      	movs	r3, #0
}
 8000822:	4618      	mov	r0, r3
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <router_init>:
};

static router_handlers_t handlers;

void router_init(router_t *r, response_fifo_t *resp_fifo,
		const router_handlers_t *h) {
 800082c:	b5b0      	push	{r4, r5, r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	60b9      	str	r1, [r7, #8]
 8000836:	607a      	str	r2, [r7, #4]
	memset(r, 0, sizeof(*r));
 8000838:	2248      	movs	r2, #72	@ 0x48
 800083a:	2100      	movs	r1, #0
 800083c:	68f8      	ldr	r0, [r7, #12]
 800083e:	f00a fc7b 	bl	800b138 <memset>
	r->resp = resp_fifo;
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	68ba      	ldr	r2, [r7, #8]
 8000846:	645a      	str	r2, [r3, #68]	@ 0x44
	if (h) {
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d009      	beq.n	8000862 <router_init+0x36>
		handlers = *h;
 800084e:	4a07      	ldr	r2, [pc, #28]	@ (800086c <router_init+0x40>)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	4614      	mov	r4, r2
 8000854:	461d      	mov	r5, r3
 8000856:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000858:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800085a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800085e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}
}
 8000862:	bf00      	nop
 8000864:	3710      	adds	r7, #16
 8000866:	46bd      	mov	sp, r7
 8000868:	bdb0      	pop	{r4, r5, r7, pc}
 800086a:	bf00      	nop
 800086c:	20000094 	.word	0x20000094

08000870 <is_req_complete>:

static int is_req_complete(const uint8_t *a, uint32_t n) {
 8000870:	b480      	push	{r7}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	6039      	str	r1, [r7, #0]
	if (n < 4)
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	2b03      	cmp	r3, #3
 800087e:	d801      	bhi.n	8000884 <is_req_complete+0x14>
		return 0; // mínimo
 8000880:	2300      	movs	r3, #0
 8000882:	e01a      	b.n	80008ba <is_req_complete+0x4a>
	if (a[0] != REQ_HEADER)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2baa      	cmp	r3, #170	@ 0xaa
 800088a:	d002      	beq.n	8000892 <is_req_complete+0x22>
		return -1; // inválido
 800088c:	f04f 33ff 	mov.w	r3, #4294967295
 8000890:	e013      	b.n	80008ba <is_req_complete+0x4a>
	// fim quando encontrar REQ_TAIL
	for (uint32_t i = 3; i < n; i++) {
 8000892:	2303      	movs	r3, #3
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	e00b      	b.n	80008b0 <is_req_complete+0x40>
		if (a[i] == REQ_TAIL)
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	4413      	add	r3, r2
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b55      	cmp	r3, #85	@ 0x55
 80008a2:	d102      	bne.n	80008aa <is_req_complete+0x3a>
			return (int) (i + 1);
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	3301      	adds	r3, #1
 80008a8:	e007      	b.n	80008ba <is_req_complete+0x4a>
	for (uint32_t i = 3; i < n; i++) {
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	3301      	adds	r3, #1
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	68fa      	ldr	r2, [r7, #12]
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	429a      	cmp	r2, r3
 80008b6:	d3ef      	bcc.n	8000898 <is_req_complete+0x28>
	}
	return 0;
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3714      	adds	r7, #20
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr
	...

080008c8 <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
	if (len < 4)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b03      	cmp	r3, #3
 80008d8:	f240 80a4 	bls.w	8000a24 <dispatch+0x15c>
		return;
	uint8_t type = f[1];
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	3301      	adds	r3, #1
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	75fb      	strb	r3, [r7, #23]
	switch (type) {
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	2b1f      	cmp	r3, #31
 80008ea:	f200 809d 	bhi.w	8000a28 <dispatch+0x160>
 80008ee:	a201      	add	r2, pc, #4	@ (adr r2, 80008f4 <dispatch+0x2c>)
 80008f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008f4:	08000975 	.word	0x08000975
 80008f8:	0800098b 	.word	0x0800098b
 80008fc:	080009a1 	.word	0x080009a1
 8000900:	080009b7 	.word	0x080009b7
 8000904:	080009cd 	.word	0x080009cd
 8000908:	080009e3 	.word	0x080009e3
 800090c:	080009f9 	.word	0x080009f9
 8000910:	08000a29 	.word	0x08000a29
 8000914:	08000a29 	.word	0x08000a29
 8000918:	08000a29 	.word	0x08000a29
 800091c:	08000a29 	.word	0x08000a29
 8000920:	08000a29 	.word	0x08000a29
 8000924:	08000a29 	.word	0x08000a29
 8000928:	08000a29 	.word	0x08000a29
 800092c:	08000a29 	.word	0x08000a29
 8000930:	08000a29 	.word	0x08000a29
 8000934:	08000a29 	.word	0x08000a29
 8000938:	08000a29 	.word	0x08000a29
 800093c:	08000a29 	.word	0x08000a29
 8000940:	08000a29 	.word	0x08000a29
 8000944:	08000a29 	.word	0x08000a29
 8000948:	08000a29 	.word	0x08000a29
 800094c:	08000a29 	.word	0x08000a29
 8000950:	08000a29 	.word	0x08000a29
 8000954:	08000a29 	.word	0x08000a29
 8000958:	08000a29 	.word	0x08000a29
 800095c:	08000a29 	.word	0x08000a29
 8000960:	08000a29 	.word	0x08000a29
 8000964:	08000a29 	.word	0x08000a29
 8000968:	08000a29 	.word	0x08000a29
 800096c:	08000a29 	.word	0x08000a29
 8000970:	08000a0f 	.word	0x08000a0f
	case REQ_MOVE_QUEUE_ADD:
		if (handlers.on_move_queue_add)
 8000974:	4b36      	ldr	r3, [pc, #216]	@ (8000a50 <dispatch+0x188>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d057      	beq.n	8000a2c <dispatch+0x164>
			handlers.on_move_queue_add(r, f, len);
 800097c:	4b34      	ldr	r3, [pc, #208]	@ (8000a50 <dispatch+0x188>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	687a      	ldr	r2, [r7, #4]
 8000982:	68b9      	ldr	r1, [r7, #8]
 8000984:	68f8      	ldr	r0, [r7, #12]
 8000986:	4798      	blx	r3
		break;
 8000988:	e050      	b.n	8000a2c <dispatch+0x164>
	case REQ_MOVE_QUEUE_STATUS:
		if (handlers.on_move_queue_status)
 800098a:	4b31      	ldr	r3, [pc, #196]	@ (8000a50 <dispatch+0x188>)
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d04e      	beq.n	8000a30 <dispatch+0x168>
			handlers.on_move_queue_status(r, f, len);
 8000992:	4b2f      	ldr	r3, [pc, #188]	@ (8000a50 <dispatch+0x188>)
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	687a      	ldr	r2, [r7, #4]
 8000998:	68b9      	ldr	r1, [r7, #8]
 800099a:	68f8      	ldr	r0, [r7, #12]
 800099c:	4798      	blx	r3
		break;
 800099e:	e047      	b.n	8000a30 <dispatch+0x168>
	case REQ_START_MOVE:
		if (handlers.on_start_move)
 80009a0:	4b2b      	ldr	r3, [pc, #172]	@ (8000a50 <dispatch+0x188>)
 80009a2:	689b      	ldr	r3, [r3, #8]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d045      	beq.n	8000a34 <dispatch+0x16c>
			handlers.on_start_move(r, f, len);
 80009a8:	4b29      	ldr	r3, [pc, #164]	@ (8000a50 <dispatch+0x188>)
 80009aa:	689b      	ldr	r3, [r3, #8]
 80009ac:	687a      	ldr	r2, [r7, #4]
 80009ae:	68b9      	ldr	r1, [r7, #8]
 80009b0:	68f8      	ldr	r0, [r7, #12]
 80009b2:	4798      	blx	r3
		break;
 80009b4:	e03e      	b.n	8000a34 <dispatch+0x16c>
	case REQ_MOVE_HOME:
		if (handlers.on_move_home)
 80009b6:	4b26      	ldr	r3, [pc, #152]	@ (8000a50 <dispatch+0x188>)
 80009b8:	68db      	ldr	r3, [r3, #12]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d03c      	beq.n	8000a38 <dispatch+0x170>
			handlers.on_move_home(r, f, len);
 80009be:	4b24      	ldr	r3, [pc, #144]	@ (8000a50 <dispatch+0x188>)
 80009c0:	68db      	ldr	r3, [r3, #12]
 80009c2:	687a      	ldr	r2, [r7, #4]
 80009c4:	68b9      	ldr	r1, [r7, #8]
 80009c6:	68f8      	ldr	r0, [r7, #12]
 80009c8:	4798      	blx	r3
		break;
 80009ca:	e035      	b.n	8000a38 <dispatch+0x170>
	case REQ_MOVE_PROBE_LEVEL:
		if (handlers.on_move_probe_level)
 80009cc:	4b20      	ldr	r3, [pc, #128]	@ (8000a50 <dispatch+0x188>)
 80009ce:	691b      	ldr	r3, [r3, #16]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d033      	beq.n	8000a3c <dispatch+0x174>
			handlers.on_move_probe_level(r, f, len);
 80009d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a50 <dispatch+0x188>)
 80009d6:	691b      	ldr	r3, [r3, #16]
 80009d8:	687a      	ldr	r2, [r7, #4]
 80009da:	68b9      	ldr	r1, [r7, #8]
 80009dc:	68f8      	ldr	r0, [r7, #12]
 80009de:	4798      	blx	r3
		break;
 80009e0:	e02c      	b.n	8000a3c <dispatch+0x174>
	case REQ_MOVE_END:
		if (handlers.on_move_end)
 80009e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000a50 <dispatch+0x188>)
 80009e4:	695b      	ldr	r3, [r3, #20]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d02a      	beq.n	8000a40 <dispatch+0x178>
			handlers.on_move_end(r, f, len);
 80009ea:	4b19      	ldr	r3, [pc, #100]	@ (8000a50 <dispatch+0x188>)
 80009ec:	695b      	ldr	r3, [r3, #20]
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	68b9      	ldr	r1, [r7, #8]
 80009f2:	68f8      	ldr	r0, [r7, #12]
 80009f4:	4798      	blx	r3
		break;
 80009f6:	e023      	b.n	8000a40 <dispatch+0x178>
        case REQ_LED_CTRL:
                if (handlers.on_led_ctrl)
 80009f8:	4b15      	ldr	r3, [pc, #84]	@ (8000a50 <dispatch+0x188>)
 80009fa:	699b      	ldr	r3, [r3, #24]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d021      	beq.n	8000a44 <dispatch+0x17c>
                        handlers.on_led_ctrl(r, f, len);
 8000a00:	4b13      	ldr	r3, [pc, #76]	@ (8000a50 <dispatch+0x188>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	687a      	ldr	r2, [r7, #4]
 8000a06:	68b9      	ldr	r1, [r7, #8]
 8000a08:	68f8      	ldr	r0, [r7, #12]
 8000a0a:	4798      	blx	r3
                break;
 8000a0c:	e01a      	b.n	8000a44 <dispatch+0x17c>
        case REQ_FPGA_STATUS:
                if (handlers.on_fpga_status)
 8000a0e:	4b10      	ldr	r3, [pc, #64]	@ (8000a50 <dispatch+0x188>)
 8000a10:	69db      	ldr	r3, [r3, #28]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d018      	beq.n	8000a48 <dispatch+0x180>
                        handlers.on_fpga_status(r, f, len);
 8000a16:	4b0e      	ldr	r3, [pc, #56]	@ (8000a50 <dispatch+0x188>)
 8000a18:	69db      	ldr	r3, [r3, #28]
 8000a1a:	687a      	ldr	r2, [r7, #4]
 8000a1c:	68b9      	ldr	r1, [r7, #8]
 8000a1e:	68f8      	ldr	r0, [r7, #12]
 8000a20:	4798      	blx	r3
                break;
 8000a22:	e011      	b.n	8000a48 <dispatch+0x180>
		return;
 8000a24:	bf00      	nop
 8000a26:	e010      	b.n	8000a4a <dispatch+0x182>
        case REQ_TEST_HELLO:
                if (handlers.on_test_hello)
 8000a28:	bf00      	nop
 8000a2a:	e00e      	b.n	8000a4a <dispatch+0x182>
		break;
 8000a2c:	bf00      	nop
 8000a2e:	e00c      	b.n	8000a4a <dispatch+0x182>
		break;
 8000a30:	bf00      	nop
 8000a32:	e00a      	b.n	8000a4a <dispatch+0x182>
		break;
 8000a34:	bf00      	nop
 8000a36:	e008      	b.n	8000a4a <dispatch+0x182>
		break;
 8000a38:	bf00      	nop
 8000a3a:	e006      	b.n	8000a4a <dispatch+0x182>
		break;
 8000a3c:	bf00      	nop
 8000a3e:	e004      	b.n	8000a4a <dispatch+0x182>
		break;
 8000a40:	bf00      	nop
 8000a42:	e002      	b.n	8000a4a <dispatch+0x182>
                break;
 8000a44:	bf00      	nop
 8000a46:	e000      	b.n	8000a4a <dispatch+0x182>
                break;
 8000a48:	bf00      	nop
                        handlers.on_test_hello(r, f, len);
                break;
 8000a4a:	3718      	adds	r7, #24
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20000094 	.word	0x20000094

08000a54 <router_feed_bytes>:
        default:
                break; // desconhecido
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b086      	sub	sp, #24
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
        }
 8000a60:	2300      	movs	r3, #0
 8000a62:	617b      	str	r3, [r7, #20]
 8000a64:	e038      	b.n	8000ad8 <router_feed_bytes+0x84>
}
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000a6c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000a6e:	d903      	bls.n	8000a78 <router_feed_bytes+0x24>

 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	2200      	movs	r2, #0
 8000a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 8000a78:	68ba      	ldr	r2, [r7, #8]
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	441a      	add	r2, r3
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000a84:	1c59      	adds	r1, r3, #1
 8000a86:	b2c8      	uxtb	r0, r1
 8000a88:	68f9      	ldr	r1, [r7, #12]
 8000a8a:	f881 0040 	strb.w	r0, [r1, #64]	@ 0x40
 8000a8e:	4619      	mov	r1, r3
 8000a90:	7812      	ldrb	r2, [r2, #0]
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	545a      	strb	r2, [r3, r1]
	for (uint32_t i = 0; i < len; i++) {
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4610      	mov	r0, r2
 8000aa2:	f7ff fee5 	bl	8000870 <is_req_complete>
 8000aa6:	6138      	str	r0, [r7, #16]
		if (r->idx >= sizeof(r->acc))
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	da04      	bge.n	8000ab8 <router_feed_bytes+0x64>
			r->idx = 0; // evita overflow simples
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		r->acc[r->idx++] = data[i];
 8000ab6:	e00c      	b.n	8000ad2 <router_feed_bytes+0x7e>
		int comp = is_req_complete(r->acc, r->idx);
		if (comp < 0) {
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	dd09      	ble.n	8000ad2 <router_feed_bytes+0x7e>
			r->idx = 0;
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	68f8      	ldr	r0, [r7, #12]
 8000ac6:	f7ff feff 	bl	80008c8 <dispatch>
			continue;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	2200      	movs	r2, #0
 8000ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        }
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	617b      	str	r3, [r7, #20]
 8000ad8:	697a      	ldr	r2, [r7, #20]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	429a      	cmp	r2, r3
 8000ade:	d3c2      	bcc.n	8000a66 <router_feed_bytes+0x12>
		} // descarta até header
		if (comp > 0) {
			dispatch(r, r->acc, (uint32_t) comp);
 8000ae0:	bf00      	nop
 8000ae2:	bf00      	nop
 8000ae4:	3718      	adds	r7, #24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <resp_fifo_create>:
			r->idx = 0;
		}
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b082      	sub	sp, #8
 8000aee:	af00      	add	r7, sp, #0
	}
 8000af0:	210c      	movs	r1, #12
 8000af2:	2001      	movs	r0, #1
 8000af4:	f00a f83e 	bl	800ab74 <calloc>
 8000af8:	4603      	mov	r3, r0
 8000afa:	607b      	str	r3, [r7, #4]
}
 8000afc:	687b      	ldr	r3, [r7, #4]

 8000afe:	4618      	mov	r0, r3
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <resp_fifo_push>:
void resp_fifo_destroy(response_fifo_t *q) {
	while (q && q->head) {
		node_t *n = q->head;
		q->head = n->next;
		free(n->buf);
		free(n);
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b086      	sub	sp, #24
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	60f8      	str	r0, [r7, #12]
 8000b0e:	60b9      	str	r1, [r7, #8]
 8000b10:	607a      	str	r2, [r7, #4]
	}
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d005      	beq.n	8000b24 <resp_fifo_push+0x1e>
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d002      	beq.n	8000b24 <resp_fifo_push+0x1e>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d102      	bne.n	8000b2a <resp_fifo_push+0x24>
	free(q);
 8000b24:	f04f 33ff 	mov.w	r3, #4294967295
 8000b28:	e03d      	b.n	8000ba6 <resp_fifo_push+0xa0>
}
 8000b2a:	200c      	movs	r0, #12
 8000b2c:	f00a f83e 	bl	800abac <malloc>
 8000b30:	4603      	mov	r3, r0
 8000b32:	617b      	str	r3, [r7, #20]
int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d102      	bne.n	8000b40 <resp_fifo_push+0x3a>
	if (!q || !frame || len == 0)
 8000b3a:	f06f 0302 	mvn.w	r3, #2
 8000b3e:	e032      	b.n	8000ba6 <resp_fifo_push+0xa0>
		return PROTO_ERR_ARG;
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f00a f833 	bl	800abac <malloc>
 8000b46:	4603      	mov	r3, r0
 8000b48:	461a      	mov	r2, r3
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	601a      	str	r2, [r3, #0]
	node_t *n = (node_t*) malloc(sizeof(*n));
 8000b4e:	697b      	ldr	r3, [r7, #20]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d105      	bne.n	8000b62 <resp_fifo_push+0x5c>
	if (!n)
 8000b56:	6978      	ldr	r0, [r7, #20]
 8000b58:	f00a f830 	bl	800abbc <free>
		return PROTO_ERR_ALLOC;
 8000b5c:	f06f 0302 	mvn.w	r3, #2
 8000b60:	e021      	b.n	8000ba6 <resp_fifo_push+0xa0>
	n->buf = (uint8_t*) malloc(len);
	if (!n->buf) {
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	68b9      	ldr	r1, [r7, #8]
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f00a fb6f 	bl	800b24e <memcpy>
		free(n);
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	605a      	str	r2, [r3, #4]
		return PROTO_ERR_ALLOC;
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
	}
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d004      	beq.n	8000b8e <resp_fifo_push+0x88>
	memcpy(n->buf, frame, len);
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	697a      	ldr	r2, [r7, #20]
 8000b8a:	609a      	str	r2, [r3, #8]
 8000b8c:	e002      	b.n	8000b94 <resp_fifo_push+0x8e>
	n->len = len;
	n->next = NULL;
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	697a      	ldr	r2, [r7, #20]
 8000b92:	601a      	str	r2, [r3, #0]
	if (q->tail)
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	697a      	ldr	r2, [r7, #20]
 8000b98:	605a      	str	r2, [r3, #4]
		q->tail->next = n;
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	689b      	ldr	r3, [r3, #8]
 8000b9e:	1c5a      	adds	r2, r3, #1
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	609a      	str	r2, [r3, #8]
	else
 8000ba4:	2300      	movs	r3, #0
		q->head = n;
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3718      	adds	r7, #24
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <resp_fifo_pop>:
	q->tail = n;
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	b086      	sub	sp, #24
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	60f8      	str	r0, [r7, #12]
 8000bb6:	60b9      	str	r1, [r7, #8]
 8000bb8:	607a      	str	r2, [r7, #4]
	q->count++;
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d006      	beq.n	8000bce <resp_fifo_pop+0x20>
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d002      	beq.n	8000bce <resp_fifo_pop+0x20>
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d101      	bne.n	8000bd2 <resp_fifo_pop+0x24>
	return PROTO_OK;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	e02e      	b.n	8000c30 <resp_fifo_pop+0x82>
}
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	617b      	str	r3, [r7, #20]
int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d202      	bcs.n	8000be8 <resp_fifo_pop+0x3a>
	if (!q || !q->head || !out)
 8000be2:	f06f 0303 	mvn.w	r3, #3
 8000be6:	e023      	b.n	8000c30 <resp_fifo_pop+0x82>
		return 0;
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	6819      	ldr	r1, [r3, #0]
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	68b8      	ldr	r0, [r7, #8]
 8000bf4:	f00a fb2b 	bl	800b24e <memcpy>
	node_t *n = q->head;
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	613b      	str	r3, [r7, #16]
	if (n->len > max_len)
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	689a      	ldr	r2, [r3, #8]
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	601a      	str	r2, [r3, #0]
		return PROTO_ERR_RANGE;
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d102      	bne.n	8000c14 <resp_fifo_pop+0x66>
	memcpy(out, n->buf, n->len);
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	2200      	movs	r2, #0
 8000c12:	605a      	str	r2, [r3, #4]
	int l = (int) n->len;
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	689b      	ldr	r3, [r3, #8]
 8000c18:	1e5a      	subs	r2, r3, #1
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	609a      	str	r2, [r3, #8]
	q->head = n->next;
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4618      	mov	r0, r3
 8000c24:	f009 ffca 	bl	800abbc <free>
	if (!q->head)
 8000c28:	6978      	ldr	r0, [r7, #20]
 8000c2a:	f009 ffc7 	bl	800abbc <free>
		q->tail = NULL;
 8000c2e:	693b      	ldr	r3, [r7, #16]
	q->count--;
 8000c30:	4618      	mov	r0, r3
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <home_on_move_home>:
}
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af04      	add	r7, sp, #16
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8000c42:	4a08      	ldr	r2, [pc, #32]	@ (8000c64 <home_on_move_home+0x2c>)
 8000c44:	4b08      	ldr	r3, [pc, #32]	@ (8000c68 <home_on_move_home+0x30>)
 8000c46:	9302      	str	r3, [sp, #8]
 8000c48:	4b08      	ldr	r3, [pc, #32]	@ (8000c6c <home_on_move_home+0x34>)
 8000c4a:	9301      	str	r3, [sp, #4]
 8000c4c:	4b08      	ldr	r3, [pc, #32]	@ (8000c70 <home_on_move_home+0x38>)
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	4613      	mov	r3, r2
 8000c52:	2200      	movs	r2, #0
 8000c54:	2101      	movs	r1, #1
 8000c56:	2003      	movs	r0, #3
 8000c58:	f000 fbf8 	bl	800144c <log_event_auto>
}
 8000c5c:	bf00      	nop
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	0800bf8c 	.word	0x0800bf8c
 8000c68:	0800bfa4 	.word	0x0800bfa4
 8000c6c:	0800bf98 	.word	0x0800bf98
 8000c70:	0800bfb4 	.word	0x0800bfb4

08000c74 <led_push_response>:

static led_channel_state_t g_leds[LED_CTRL_CHANNEL_COUNT] = {
    { LED1_GPIO_PORT, LED1_GPIO_PIN, LED_MODE_OFF, 0u, 0u },
};

static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b088      	sub	sp, #32
 8000c78:	af02      	add	r7, sp, #8
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	71fb      	strb	r3, [r7, #7]
 8000c7e:	460b      	mov	r3, r1
 8000c80:	71bb      	strb	r3, [r7, #6]
 8000c82:	4613      	mov	r3, r2
 8000c84:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	733b      	strb	r3, [r7, #12]
 8000c8a:	79bb      	ldrb	r3, [r7, #6]
 8000c8c:	737b      	strb	r3, [r7, #13]
 8000c8e:	797b      	ldrb	r3, [r7, #5]
 8000c90:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8000c92:	f107 0110 	add.w	r1, r7, #16
 8000c96:	f107 030c 	add.w	r3, r7, #12
 8000c9a:	2207      	movs	r2, #7
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff fd91 	bl	80007c4 <led_ctrl_resp_encoder>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d00c      	beq.n	8000cc2 <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8000ca8:	4a12      	ldr	r2, [pc, #72]	@ (8000cf4 <led_push_response+0x80>)
 8000caa:	4b13      	ldr	r3, [pc, #76]	@ (8000cf8 <led_push_response+0x84>)
 8000cac:	9301      	str	r3, [sp, #4]
 8000cae:	4b13      	ldr	r3, [pc, #76]	@ (8000cfc <led_push_response+0x88>)
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	f06f 0201 	mvn.w	r2, #1
 8000cb8:	2164      	movs	r1, #100	@ 0x64
 8000cba:	2001      	movs	r0, #1
 8000cbc:	f000 fbc6 	bl	800144c <log_event_auto>
 8000cc0:	e014      	b.n	8000cec <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8000cc2:	f107 0310 	add.w	r3, r7, #16
 8000cc6:	2107      	movs	r1, #7
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f000 feb5 	bl	8001a38 <app_resp_push>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d00b      	beq.n	8000cec <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 8000cd4:	4a07      	ldr	r2, [pc, #28]	@ (8000cf4 <led_push_response+0x80>)
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8000d00 <led_push_response+0x8c>)
 8000cd8:	9301      	str	r3, [sp, #4]
 8000cda:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <led_push_response+0x88>)
 8000cdc:	9300      	str	r3, [sp, #0]
 8000cde:	4613      	mov	r3, r2
 8000ce0:	f06f 0203 	mvn.w	r2, #3
 8000ce4:	2164      	movs	r1, #100	@ 0x64
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	f000 fbb0 	bl	800144c <log_event_auto>
    }
}
 8000cec:	3718      	adds	r7, #24
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	0800bfc0 	.word	0x0800bfc0
 8000cf8:	0800bfc4 	.word	0x0800bfc4
 8000cfc:	0800bfe0 	.word	0x0800bfe0
 8000d00:	0800bfe8 	.word	0x0800bfe8

08000d04 <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 8000d0a:	f004 fa9f 	bl	800524c <HAL_RCC_GetPCLK2Freq>
 8000d0e:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 8000d10:	4b09      	ldr	r3, [pc, #36]	@ (8000d38 <led_timer_get_clock+0x34>)
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8000d18:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d005      	beq.n	8000d2c <led_timer_get_clock+0x28>
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d002      	beq.n	8000d2c <led_timer_get_clock+0x28>
        clk *= 2u;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	005b      	lsls	r3, r3, #1
 8000d2a:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 8000d2c:	687b      	ldr	r3, [r7, #4]
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40021000 	.word	0x40021000

08000d3c <led_compute_period_ticks>:
 * led_force_blink() satura o período em 0x10000 e o LED pisca de fato a
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */
static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 8000d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000d40:	b094      	sub	sp, #80	@ 0x50
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	4603      	mov	r3, r0
 8000d46:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8000d48:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d101      	bne.n	8000d52 <led_compute_period_ticks+0x16>
        return 0u;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e066      	b.n	8000e20 <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 8000d52:	f7ff ffd7 	bl	8000d04 <led_timer_get_clock>
 8000d56:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8000d58:	4b34      	ldr	r3, [pc, #208]	@ (8000e2c <led_compute_period_ticks+0xf0>)
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 8000d60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d101      	bne.n	8000d6a <led_compute_period_ticks+0x2e>
        return 0u;
 8000d66:	2300      	movs	r3, #0
 8000d68:	e05a      	b.n	8000e20 <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 8000d6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000d6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8000d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d101      	bne.n	8000d7e <led_compute_period_ticks+0x42>
        return 0u;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	e050      	b.n	8000e20 <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 8000d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d80:	2200      	movs	r2, #0
 8000d82:	4698      	mov	r8, r3
 8000d84:	4691      	mov	r9, r2
 8000d86:	4642      	mov	r2, r8
 8000d88:	464b      	mov	r3, r9
 8000d8a:	1891      	adds	r1, r2, r2
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	415b      	adcs	r3, r3
 8000d90:	60fb      	str	r3, [r7, #12]
 8000d92:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000d96:	eb12 0408 	adds.w	r4, r2, r8
 8000d9a:	eb43 0509 	adc.w	r5, r3, r9
 8000d9e:	f04f 0200 	mov.w	r2, #0
 8000da2:	f04f 0300 	mov.w	r3, #0
 8000da6:	016b      	lsls	r3, r5, #5
 8000da8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000dac:	0162      	lsls	r2, r4, #5
 8000dae:	eb14 0a02 	adds.w	sl, r4, r2
 8000db2:	eb45 0b03 	adc.w	fp, r5, r3
 8000db6:	eb1a 0308 	adds.w	r3, sl, r8
 8000dba:	603b      	str	r3, [r7, #0]
 8000dbc:	eb4b 0309 	adc.w	r3, fp, r9
 8000dc0:	607b      	str	r3, [r7, #4]
 8000dc2:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000dc6:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 8000dca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000dcc:	085b      	lsrs	r3, r3, #1
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	623b      	str	r3, [r7, #32]
 8000dd6:	627a      	str	r2, [r7, #36]	@ 0x24
 8000dd8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000ddc:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8000de0:	4621      	mov	r1, r4
 8000de2:	1889      	adds	r1, r1, r2
 8000de4:	61b9      	str	r1, [r7, #24]
 8000de6:	4629      	mov	r1, r5
 8000de8:	eb43 0101 	adc.w	r1, r3, r1
 8000dec:	61f9      	str	r1, [r7, #28]
 8000dee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000df0:	2200      	movs	r2, #0
 8000df2:	613b      	str	r3, [r7, #16]
 8000df4:	617a      	str	r2, [r7, #20]
 8000df6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000dfa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000dfe:	f7ff fa37 	bl	8000270 <__aeabi_uldivmod>
 8000e02:	4602      	mov	r2, r0
 8000e04:	460b      	mov	r3, r1
 8000e06:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 8000e0a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000e0e:	2b01      	cmp	r3, #1
 8000e10:	d305      	bcc.n	8000e1e <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 8000e12:	f04f 32ff 	mov.w	r2, #4294967295
 8000e16:	f04f 0300 	mov.w	r3, #0
 8000e1a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 8000e1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3750      	adds	r7, #80	@ 0x50
 8000e24:	46bd      	mov	sp, r7
 8000e26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20000b38 	.word	0x20000b38

08000e30 <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d101      	bne.n	8000e44 <led_apply_pwm+0x14>
        period_ticks = 1u;
 8000e40:	2301      	movs	r3, #1
 8000e42:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8000e44:	683a      	ldr	r2, [r7, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d901      	bls.n	8000e50 <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d002      	beq.n	8000e5c <led_apply_pwm+0x2c>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	3b01      	subs	r3, #1
 8000e5a:	e000      	b.n	8000e5e <led_apply_pwm+0x2e>
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 8000e60:	4b0a      	ldr	r3, [pc, #40]	@ (8000e8c <led_apply_pwm+0x5c>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	68fa      	ldr	r2, [r7, #12]
 8000e66:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e68:	4a08      	ldr	r2, [pc, #32]	@ (8000e8c <led_apply_pwm+0x5c>)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 8000e6e:	4b07      	ldr	r3, [pc, #28]	@ (8000e8c <led_apply_pwm+0x5c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	683a      	ldr	r2, [r7, #0]
 8000e74:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 8000e76:	2101      	movs	r1, #1
 8000e78:	4804      	ldr	r0, [pc, #16]	@ (8000e8c <led_apply_pwm+0x5c>)
 8000e7a:	f007 fb4d 	bl	8008518 <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 8000e7e:	4a03      	ldr	r2, [pc, #12]	@ (8000e8c <led_apply_pwm+0x5c>)
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	60d3      	str	r3, [r2, #12]
}
 8000e84:	bf00      	nop
 8000e86:	3710      	adds	r7, #16
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20000b38 	.word	0x20000b38

08000e90 <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
    if (!led)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d010      	beq.n	8000ec0 <led_force_off+0x30>
        return;
    led_apply_pwm((uint32_t)htim15.Init.Period + 1u, 0u);
 8000e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec8 <led_force_off+0x38>)
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff ffc2 	bl	8000e30 <led_apply_pwm>
    led->mode = LED_MODE_OFF;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2200      	movs	r2, #0
 8000eb0:	719a      	strb	r2, [r3, #6]
    led->frequency_centi_hz = 0u;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	811a      	strh	r2, [r3, #8]
    led->is_on = 0u;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	71da      	strb	r2, [r3, #7]
 8000ebe:	e000      	b.n	8000ec2 <led_force_off+0x32>
        return;
 8000ec0:	bf00      	nop
}
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000b38 	.word	0x20000b38

08000ecc <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
    if (!led)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d016      	beq.n	8000f08 <led_force_on+0x3c>
        return;
    uint32_t period = (uint32_t)htim15.Init.Period + 1u;
 8000eda:	4b0d      	ldr	r3, [pc, #52]	@ (8000f10 <led_force_on+0x44>)
 8000edc:	68db      	ldr	r3, [r3, #12]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	60fb      	str	r3, [r7, #12]
    if (period == 0u)
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d101      	bne.n	8000eec <led_force_on+0x20>
        period = 10u;
 8000ee8:	230a      	movs	r3, #10
 8000eea:	60fb      	str	r3, [r7, #12]
    led_apply_pwm(period, period);
 8000eec:	68f9      	ldr	r1, [r7, #12]
 8000eee:	68f8      	ldr	r0, [r7, #12]
 8000ef0:	f7ff ff9e 	bl	8000e30 <led_apply_pwm>
    led->mode = LED_MODE_ON;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	719a      	strb	r2, [r3, #6]
    led->frequency_centi_hz = 0u;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2200      	movs	r2, #0
 8000efe:	811a      	strh	r2, [r3, #8]
    led->is_on = 1u;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2201      	movs	r2, #1
 8000f04:	71da      	strb	r2, [r3, #7]
 8000f06:	e000      	b.n	8000f0a <led_force_on+0x3e>
        return;
 8000f08:	bf00      	nop
}
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000b38 	.word	0x20000b38

08000f14 <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d024      	beq.n	8000f70 <led_force_blink+0x5c>
 8000f26:	887b      	ldrh	r3, [r7, #2]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d021      	beq.n	8000f70 <led_force_blink+0x5c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 8000f2c:	887b      	ldrh	r3, [r7, #2]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff ff04 	bl	8000d3c <led_compute_period_ticks>
 8000f34:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d801      	bhi.n	8000f40 <led_force_blink+0x2c>
        period_ticks = 2u;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f46:	d902      	bls.n	8000f4e <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 8000f48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f4c:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	085b      	lsrs	r3, r3, #1
 8000f52:	60bb      	str	r3, [r7, #8]
    led_apply_pwm(period_ticks, pulse_ticks);
 8000f54:	68b9      	ldr	r1, [r7, #8]
 8000f56:	68f8      	ldr	r0, [r7, #12]
 8000f58:	f7ff ff6a 	bl	8000e30 <led_apply_pwm>
    led->mode = LED_MODE_BLINK;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2202      	movs	r2, #2
 8000f60:	719a      	strb	r2, [r3, #6]
    led->frequency_centi_hz = freq_centi_hz;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	887a      	ldrh	r2, [r7, #2]
 8000f66:	811a      	strh	r2, [r3, #8]
    led->is_on = 0u;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	71da      	strb	r2, [r3, #7]
 8000f6e:	e000      	b.n	8000f72 <led_force_blink+0x5e>
        return;
 8000f70:	bf00      	nop
}
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	70fb      	strb	r3, [r7, #3]
 8000f84:	4613      	mov	r3, r2
 8000f86:	803b      	strh	r3, [r7, #0]
    if (!led)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d026      	beq.n	8000fdc <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 8000f8e:	78fb      	ldrb	r3, [r7, #3]
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d901      	bls.n	8000f98 <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 8000f94:	2300      	movs	r3, #0
 8000f96:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000f98:	f3ef 8310 	mrs	r3, PRIMASK
 8000f9c:	60bb      	str	r3, [r7, #8]
  return(result);
 8000f9e:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 8000fa0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa2:	b672      	cpsid	i
}
 8000fa4:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 8000fa6:	78fb      	ldrb	r3, [r7, #3]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d103      	bne.n	8000fb4 <led_apply_config+0x3c>
        led_force_on(led);
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff ff8d 	bl	8000ecc <led_force_on>
 8000fb2:	e00e      	b.n	8000fd2 <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 8000fb4:	78fb      	ldrb	r3, [r7, #3]
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d108      	bne.n	8000fcc <led_apply_config+0x54>
 8000fba:	883b      	ldrh	r3, [r7, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d005      	beq.n	8000fcc <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 8000fc0:	883b      	ldrh	r3, [r7, #0]
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f7ff ffa5 	bl	8000f14 <led_force_blink>
 8000fca:	e002      	b.n	8000fd2 <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff ff5f 	bl	8000e90 <led_force_off>
    }

    if (primask == 0u) {
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d102      	bne.n	8000fde <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8000fd8:	b662      	cpsie	i
}
 8000fda:	e000      	b.n	8000fde <led_apply_config+0x66>
        return;
 8000fdc:	bf00      	nop
        __enable_irq();
    }
}
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8000fea:	2100      	movs	r1, #0
 8000fec:	4804      	ldr	r0, [pc, #16]	@ (8001000 <led_pwm_start+0x1c>)
 8000fee:	f006 fbcb 	bl	8007788 <HAL_TIM_PWM_Start>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    return st;
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000b38 	.word	0x20000b38

08001004 <led_service_init>:

void led_service_init(void) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b090      	sub	sp, #64	@ 0x40
 8001008:	af02      	add	r7, sp, #8
    GPIO_InitTypeDef gi = {0};
 800100a:	f107 0320 	add.w	r3, r7, #32
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
 8001018:	611a      	str	r2, [r3, #16]
    gi.Mode = GPIO_MODE_AF_PP;
 800101a:	2302      	movs	r3, #2
 800101c:	627b      	str	r3, [r7, #36]	@ 0x24
    gi.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	62bb      	str	r3, [r7, #40]	@ 0x28
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001022:	2300      	movs	r3, #0
 8001024:	62fb      	str	r3, [r7, #44]	@ 0x2c
    gi.Alternate = GPIO_AF14_TIM15;
 8001026:	230e      	movs	r3, #14
 8001028:	633b      	str	r3, [r7, #48]	@ 0x30

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 800102a:	2300      	movs	r3, #0
 800102c:	637b      	str	r3, [r7, #52]	@ 0x34
 800102e:	e038      	b.n	80010a2 <led_service_init+0x9e>
        gi.Pin = g_leds[i].pin;
 8001030:	494d      	ldr	r1, [pc, #308]	@ (8001168 <led_service_init+0x164>)
 8001032:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001034:	4613      	mov	r3, r2
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	4413      	add	r3, r2
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	440b      	add	r3, r1
 800103e:	3304      	adds	r3, #4
 8001040:	881b      	ldrh	r3, [r3, #0]
 8001042:	623b      	str	r3, [r7, #32]
        HAL_GPIO_Init(g_leds[i].port, &gi);
 8001044:	4948      	ldr	r1, [pc, #288]	@ (8001168 <led_service_init+0x164>)
 8001046:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001048:	4613      	mov	r3, r2
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	4413      	add	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	440b      	add	r3, r1
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f107 0220 	add.w	r2, r7, #32
 8001058:	4611      	mov	r1, r2
 800105a:	4618      	mov	r0, r3
 800105c:	f002 fd30 	bl	8003ac0 <HAL_GPIO_Init>
        g_leds[i].mode = LED_MODE_OFF;
 8001060:	4941      	ldr	r1, [pc, #260]	@ (8001168 <led_service_init+0x164>)
 8001062:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001064:	4613      	mov	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4413      	add	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	440b      	add	r3, r1
 800106e:	3306      	adds	r3, #6
 8001070:	2200      	movs	r2, #0
 8001072:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 8001074:	493c      	ldr	r1, [pc, #240]	@ (8001168 <led_service_init+0x164>)
 8001076:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001078:	4613      	mov	r3, r2
 800107a:	005b      	lsls	r3, r3, #1
 800107c:	4413      	add	r3, r2
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	440b      	add	r3, r1
 8001082:	3308      	adds	r3, #8
 8001084:	2200      	movs	r2, #0
 8001086:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 8001088:	4937      	ldr	r1, [pc, #220]	@ (8001168 <led_service_init+0x164>)
 800108a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800108c:	4613      	mov	r3, r2
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	4413      	add	r3, r2
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	440b      	add	r3, r1
 8001096:	3307      	adds	r3, #7
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 800109c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800109e:	3301      	adds	r3, #1
 80010a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80010a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d0c3      	beq.n	8001030 <led_service_init+0x2c>
    }

    if (htim15.Instance != TIM15) {
 80010a8:	4b30      	ldr	r3, [pc, #192]	@ (800116c <led_service_init+0x168>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a30      	ldr	r2, [pc, #192]	@ (8001170 <led_service_init+0x16c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d001      	beq.n	80010b6 <led_service_init+0xb2>
        MX_TIM15_Init();
 80010b2:	f001 fd43 	bl	8002b3c <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 80010b6:	482d      	ldr	r0, [pc, #180]	@ (800116c <led_service_init+0x168>)
 80010b8:	f006 fa52 	bl	8007560 <HAL_TIM_PWM_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d00c      	beq.n	80010dc <led_service_init+0xd8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 80010c2:	4a2c      	ldr	r2, [pc, #176]	@ (8001174 <led_service_init+0x170>)
 80010c4:	4b2c      	ldr	r3, [pc, #176]	@ (8001178 <led_service_init+0x174>)
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	4b2c      	ldr	r3, [pc, #176]	@ (800117c <led_service_init+0x178>)
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	4613      	mov	r3, r2
 80010ce:	f06f 0203 	mvn.w	r2, #3
 80010d2:	2164      	movs	r1, #100	@ 0x64
 80010d4:	2001      	movs	r0, #1
 80010d6:	f000 f9b9 	bl	800144c <log_event_auto>
        return;
 80010da:	e041      	b.n	8001160 <led_service_init+0x15c>
    }

    TIM_OC_InitTypeDef oc = {0};
 80010dc:	1d3b      	adds	r3, r7, #4
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
 80010e8:	611a      	str	r2, [r3, #16]
 80010ea:	615a      	str	r2, [r3, #20]
 80010ec:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 80010ee:	2360      	movs	r3, #96	@ 0x60
 80010f0:	607b      	str	r3, [r7, #4]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010fe:	2300      	movs	r3, #0
 8001100:	61bb      	str	r3, [r7, #24]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
    oc.Pulse = 0u;
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	2200      	movs	r2, #0
 800110e:	4619      	mov	r1, r3
 8001110:	4816      	ldr	r0, [pc, #88]	@ (800116c <led_service_init+0x168>)
 8001112:	f006 ffb3 	bl	800807c <HAL_TIM_PWM_ConfigChannel>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d00c      	beq.n	8001136 <led_service_init+0x132>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 800111c:	4a15      	ldr	r2, [pc, #84]	@ (8001174 <led_service_init+0x170>)
 800111e:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <led_service_init+0x17c>)
 8001120:	9301      	str	r3, [sp, #4]
 8001122:	4b16      	ldr	r3, [pc, #88]	@ (800117c <led_service_init+0x178>)
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	4613      	mov	r3, r2
 8001128:	f06f 0203 	mvn.w	r2, #3
 800112c:	2164      	movs	r1, #100	@ 0x64
 800112e:	2001      	movs	r0, #1
 8001130:	f000 f98c 	bl	800144c <log_event_auto>
        return;
 8001134:	e014      	b.n	8001160 <led_service_init+0x15c>
    }

    if (led_pwm_start() != HAL_OK) {
 8001136:	f7ff ff55 	bl	8000fe4 <led_pwm_start>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d00c      	beq.n	800115a <led_service_init+0x156>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 8001140:	4a0c      	ldr	r2, [pc, #48]	@ (8001174 <led_service_init+0x170>)
 8001142:	4b10      	ldr	r3, [pc, #64]	@ (8001184 <led_service_init+0x180>)
 8001144:	9301      	str	r3, [sp, #4]
 8001146:	4b0d      	ldr	r3, [pc, #52]	@ (800117c <led_service_init+0x178>)
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	4613      	mov	r3, r2
 800114c:	f06f 0203 	mvn.w	r2, #3
 8001150:	2164      	movs	r1, #100	@ 0x64
 8001152:	2001      	movs	r0, #1
 8001154:	f000 f97a 	bl	800144c <log_event_auto>
        return;
 8001158:	e002      	b.n	8001160 <led_service_init+0x15c>
    }

    led_force_off(&g_leds[0]);
 800115a:	4803      	ldr	r0, [pc, #12]	@ (8001168 <led_service_init+0x164>)
 800115c:	f7ff fe98 	bl	8000e90 <led_force_off>
}
 8001160:	3738      	adds	r7, #56	@ 0x38
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000000 	.word	0x20000000
 800116c:	20000b38 	.word	0x20000b38
 8001170:	40014000 	.word	0x40014000
 8001174:	0800bfc0 	.word	0x0800bfc0
 8001178:	0800c000 	.word	0x0800c000
 800117c:	0800c024 	.word	0x0800c024
 8001180:	0800c02c 	.word	0x0800c02c
 8001184:	0800c054 	.word	0x0800c054

08001188 <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8001188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800118a:	b097      	sub	sp, #92	@ 0x5c
 800118c:	af0a      	add	r7, sp, #40	@ 0x28
 800118e:	6178      	str	r0, [r7, #20]
 8001190:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	2b00      	cmp	r3, #0
 8001196:	f000 80d5 	beq.w	8001344 <led_on_led_ctrl+0x1bc>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	2b08      	cmp	r3, #8
 800119e:	d902      	bls.n	80011a6 <led_on_led_ctrl+0x1e>
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80011a4:	d90e      	bls.n	80011c4 <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 80011a6:	4a69      	ldr	r2, [pc, #420]	@ (800134c <led_on_led_ctrl+0x1c4>)
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	9302      	str	r3, [sp, #8]
 80011ac:	4b68      	ldr	r3, [pc, #416]	@ (8001350 <led_on_led_ctrl+0x1c8>)
 80011ae:	9301      	str	r3, [sp, #4]
 80011b0:	4b68      	ldr	r3, [pc, #416]	@ (8001354 <led_on_led_ctrl+0x1cc>)
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	4613      	mov	r3, r2
 80011b6:	f06f 0203 	mvn.w	r2, #3
 80011ba:	2164      	movs	r1, #100	@ 0x64
 80011bc:	2001      	movs	r0, #1
 80011be:	f000 f945 	bl	800144c <log_event_auto>
        return;
 80011c2:	e0c0      	b.n	8001346 <led_on_led_ctrl+0x1be>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 80011c4:	f107 031c 	add.w	r3, r7, #28
 80011c8:	461a      	mov	r2, r3
 80011ca:	6939      	ldr	r1, [r7, #16]
 80011cc:	6978      	ldr	r0, [r7, #20]
 80011ce:	f7ff fa4b 	bl	8000668 <led_ctrl_req_decoder>
 80011d2:	4603      	mov	r3, r0
 80011d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 80011d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d00f      	beq.n	8001200 <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 80011e0:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80011e4:	4959      	ldr	r1, [pc, #356]	@ (800134c <led_on_led_ctrl+0x1c4>)
 80011e6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80011ea:	9302      	str	r3, [sp, #8]
 80011ec:	4b5a      	ldr	r3, [pc, #360]	@ (8001358 <led_on_led_ctrl+0x1d0>)
 80011ee:	9301      	str	r3, [sp, #4]
 80011f0:	4b5a      	ldr	r3, [pc, #360]	@ (800135c <led_on_led_ctrl+0x1d4>)
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	460b      	mov	r3, r1
 80011f6:	2164      	movs	r1, #100	@ 0x64
 80011f8:	2001      	movs	r0, #1
 80011fa:	f000 f927 	bl	800144c <log_event_auto>
        return;
 80011fe:	e0a2      	b.n	8001346 <led_on_led_ctrl+0x1be>
    }

    const uint8_t requested_mask = req.ledMask;
 8001200:	7f7b      	ldrb	r3, [r7, #29]
 8001202:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 8001206:	2301      	movs	r3, #1
 8001208:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 800120c:	2300      	movs	r3, #0
 800120e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 8001212:	2300      	movs	r3, #0
 8001214:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8001218:	2300      	movs	r3, #0
 800121a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800121c:	e030      	b.n	8001280 <led_on_led_ctrl+0xf8>
        uint8_t mask_bit = LED_MASK_LED1;
 800121e:	2301      	movs	r3, #1
 8001220:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 8001224:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001228:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800122c:	4013      	ands	r3, r2
 800122e:	b2db      	uxtb	r3, r3
 8001230:	2b00      	cmp	r3, #0
 8001232:	d021      	beq.n	8001278 <led_on_led_ctrl+0xf0>
            continue;
        }
        ack_mask |= mask_bit;
 8001234:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001238:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800123c:	4313      	orrs	r3, r2
 800123e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 8001242:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001244:	4613      	mov	r3, r2
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	4413      	add	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	4a44      	ldr	r2, [pc, #272]	@ (8001360 <led_on_led_ctrl+0x1d8>)
 800124e:	1898      	adds	r0, r3, r2
 8001250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	3320      	adds	r3, #32
 8001256:	f107 0210 	add.w	r2, r7, #16
 800125a:	4413      	add	r3, r2
 800125c:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 8001260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	3320      	adds	r3, #32
 8001266:	f107 0210 	add.w	r2, r7, #16
 800126a:	4413      	add	r3, r2
 800126c:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001270:	461a      	mov	r2, r3
 8001272:	f7ff fe81 	bl	8000f78 <led_apply_config>
 8001276:	e000      	b.n	800127a <led_on_led_ctrl+0xf2>
            continue;
 8001278:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 800127a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800127c:	3301      	adds	r3, #1
 800127e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0cb      	beq.n	800121e <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 8001286:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800128a:	43db      	mvns	r3, r3
 800128c:	b2da      	uxtb	r2, r3
 800128e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001292:	4013      	ands	r3, r2
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <led_on_led_ctrl+0x11a>
        status = PROTO_WARN;
 800129a:	2301      	movs	r3, #1
 800129c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80012a0:	e00a      	b.n	80012b8 <led_on_led_ctrl+0x130>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 80012a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d106      	bne.n	80012b8 <led_on_led_ctrl+0x130>
 80012aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d002      	beq.n	80012b8 <led_on_led_ctrl+0x130>
        status = PROTO_WARN;
 80012b2:	2301      	movs	r3, #1
 80012b4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 80012b8:	7f3b      	ldrb	r3, [r7, #28]
 80012ba:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80012be:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fcd6 	bl	8000c74 <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 80012c8:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80012cc:	4e1f      	ldr	r6, [pc, #124]	@ (800134c <led_on_led_ctrl+0x1c4>)
 80012ce:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80012d2:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80012d6:	4b22      	ldr	r3, [pc, #136]	@ (8001360 <led_on_led_ctrl+0x1d8>)
 80012d8:	799b      	ldrb	r3, [r3, #6]
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	4b20      	ldr	r3, [pc, #128]	@ (8001360 <led_on_led_ctrl+0x1d8>)
 80012de:	891b      	ldrh	r3, [r3, #8]
 80012e0:	4820      	ldr	r0, [pc, #128]	@ (8001364 <led_on_led_ctrl+0x1dc>)
 80012e2:	fba0 0303 	umull	r0, r3, r0, r3
 80012e6:	095b      	lsrs	r3, r3, #5
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001360 <led_on_led_ctrl+0x1d8>)
 80012ee:	891b      	ldrh	r3, [r3, #8]
 80012f0:	481c      	ldr	r0, [pc, #112]	@ (8001364 <led_on_led_ctrl+0x1dc>)
 80012f2:	fba0 5003 	umull	r5, r0, r0, r3
 80012f6:	0940      	lsrs	r0, r0, #5
 80012f8:	2564      	movs	r5, #100	@ 0x64
 80012fa:	fb05 f000 	mul.w	r0, r5, r0
 80012fe:	1a1b      	subs	r3, r3, r0
 8001300:	b29b      	uxth	r3, r3
 8001302:	461d      	mov	r5, r3
 8001304:	4b16      	ldr	r3, [pc, #88]	@ (8001360 <led_on_led_ctrl+0x1d8>)
 8001306:	79db      	ldrb	r3, [r3, #7]
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	4b17      	ldr	r3, [pc, #92]	@ (8001368 <led_on_led_ctrl+0x1e0>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001310:	3301      	adds	r3, #1
 8001312:	4815      	ldr	r0, [pc, #84]	@ (8001368 <led_on_led_ctrl+0x1e0>)
 8001314:	6800      	ldr	r0, [r0, #0]
 8001316:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8001318:	9009      	str	r0, [sp, #36]	@ 0x24
 800131a:	9308      	str	r3, [sp, #32]
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	9007      	str	r0, [sp, #28]
 8001320:	9506      	str	r5, [sp, #24]
 8001322:	68b8      	ldr	r0, [r7, #8]
 8001324:	9005      	str	r0, [sp, #20]
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	9304      	str	r3, [sp, #16]
 800132a:	9103      	str	r1, [sp, #12]
 800132c:	9202      	str	r2, [sp, #8]
 800132e:	4b0f      	ldr	r3, [pc, #60]	@ (800136c <led_on_led_ctrl+0x1e4>)
 8001330:	9301      	str	r3, [sp, #4]
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <led_on_led_ctrl+0x1e8>)
 8001334:	9300      	str	r3, [sp, #0]
 8001336:	4633      	mov	r3, r6
 8001338:	4622      	mov	r2, r4
 800133a:	2102      	movs	r1, #2
 800133c:	2001      	movs	r0, #1
 800133e:	f000 f885 	bl	800144c <log_event_auto>
 8001342:	e000      	b.n	8001346 <led_on_led_ctrl+0x1be>
        return;
 8001344:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
}
 8001346:	3734      	adds	r7, #52	@ 0x34
 8001348:	46bd      	mov	sp, r7
 800134a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800134c:	0800bfc0 	.word	0x0800bfc0
 8001350:	0800c074 	.word	0x0800c074
 8001354:	0800c090 	.word	0x0800c090
 8001358:	0800c094 	.word	0x0800c094
 800135c:	0800c0b8 	.word	0x0800c0b8
 8001360:	20000000 	.word	0x20000000
 8001364:	51eb851f 	.word	0x51eb851f
 8001368:	20000b38 	.word	0x20000b38
 800136c:	0800c0c0 	.word	0x0800c0c0
 8001370:	0800c110 	.word	0x0800c110

08001374 <log_service_init>:
#include <stdio.h>
#include <stdarg.h>
#include <string.h>
#include "usart.h"

void log_service_init(void){
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 8001378:	4b04      	ldr	r3, [pc, #16]	@ (800138c <log_service_init+0x18>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6898      	ldr	r0, [r3, #8]
 800137e:	2300      	movs	r3, #0
 8001380:	2202      	movs	r2, #2
 8001382:	2100      	movs	r1, #0
 8001384:	f009 fda4 	bl	800aed0 <setvbuf>
}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20000028 	.word	0x20000028

08001390 <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	603a      	str	r2, [r7, #0]
 800139a:	71fb      	strb	r3, [r7, #7]
 800139c:	460b      	mov	r3, r1
 800139e:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 80013a0:	79f9      	ldrb	r1, [r7, #7]
 80013a2:	79ba      	ldrb	r2, [r7, #6]
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	4803      	ldr	r0, [pc, #12]	@ (80013b4 <log_event_ids+0x24>)
 80013a8:	f009 fd80 	bl	800aeac <iprintf>
}
 80013ac:	bf00      	nop
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	0800c118 	.word	0x0800c118

080013b8 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <log_event_names+0x16>
 80013ca:	4b0b      	ldr	r3, [pc, #44]	@ (80013f8 <log_event_names+0x40>)
 80013cc:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d101      	bne.n	80013d8 <log_event_names+0x20>
 80013d4:	4b08      	ldr	r3, [pc, #32]	@ (80013f8 <log_event_names+0x40>)
 80013d6:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <log_event_names+0x2a>
 80013de:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <log_event_names+0x40>)
 80013e0:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	68ba      	ldr	r2, [r7, #8]
 80013e6:	68f9      	ldr	r1, [r7, #12]
 80013e8:	4804      	ldr	r0, [pc, #16]	@ (80013fc <log_event_names+0x44>)
 80013ea:	f009 fd5f 	bl	800aeac <iprintf>
}
 80013ee:	bf00      	nop
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	0800c138 	.word	0x0800c138
 80013fc:	0800c13c 	.word	0x0800c13c

08001400 <_write>:

// Mantém _write exatamente igual: utilizado pelo printf para enviar à USART1.
int _write(int fd, char *ptr, int len) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d002      	beq.n	8001418 <_write+0x18>
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	2b02      	cmp	r3, #2
 8001416:	d111      	bne.n	800143c <_write+0x3c>
      hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	b29a      	uxth	r2, r3
 800141c:	f04f 33ff 	mov.w	r3, #4294967295
 8001420:	68b9      	ldr	r1, [r7, #8]
 8001422:	4809      	ldr	r0, [pc, #36]	@ (8001448 <_write+0x48>)
 8001424:	f008 fce4 	bl	8009df0 <HAL_UART_Transmit>
 8001428:	4603      	mov	r3, r0
 800142a:	75fb      	strb	r3, [r7, #23]
      if (hstatus == HAL_OK)
 800142c:	7dfb      	ldrb	r3, [r7, #23]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <_write+0x36>
        return len;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	e004      	b.n	8001440 <_write+0x40>
      else
        return -1;
 8001436:	f04f 33ff 	mov.w	r3, #4294967295
 800143a:	e001      	b.n	8001440 <_write+0x40>
    }
    return -1;
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001440:	4618      	mov	r0, r3
 8001442:	3718      	adds	r7, #24
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000b84 	.word	0x20000b84

0800144c <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 800144c:	b580      	push	{r7, lr}
 800144e:	b0a8      	sub	sp, #160	@ 0xa0
 8001450:	af00      	add	r7, sp, #0
 8001452:	60ba      	str	r2, [r7, #8]
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	4603      	mov	r3, r0
 8001458:	73fb      	strb	r3, [r7, #15]
 800145a:	460b      	mov	r3, r1
 800145c:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 800145e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001462:	2b00      	cmp	r3, #0
 8001464:	d010      	beq.n	8001488 <log_event_auto+0x3c>
 8001466:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d00b      	beq.n	8001488 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 8001470:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001474:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8001476:	f107 0018 	add.w	r0, r7, #24
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001480:	2180      	movs	r1, #128	@ 0x80
 8001482:	f009 fe4b 	bl	800b11c <vsniprintf>
    if(fmt && fmt[0]){
 8001486:	e003      	b.n	8001490 <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8001488:	233f      	movs	r3, #63	@ 0x3f
 800148a:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 800148c:	2300      	movs	r3, #0
 800148e:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <log_event_auto+0x4e>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	e000      	b.n	800149c <log_event_auto+0x50>
 800149a:	4b0d      	ldr	r3, [pc, #52]	@ (80014d0 <log_event_auto+0x84>)
 800149c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 80014a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d002      	beq.n	80014ae <log_event_auto+0x62>
 80014a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80014ac:	e000      	b.n	80014b0 <log_event_auto+0x64>
 80014ae:	4b08      	ldr	r3, [pc, #32]	@ (80014d0 <log_event_auto+0x84>)
 80014b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 80014b4:	f107 0318 	add.w	r3, r7, #24
 80014b8:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80014bc:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80014c0:	4804      	ldr	r0, [pc, #16]	@ (80014d4 <log_event_auto+0x88>)
 80014c2:	f009 fcf3 	bl	800aeac <iprintf>
}
 80014c6:	bf00      	nop
 80014c8:	37a0      	adds	r7, #160	@ 0xa0
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	0800c138 	.word	0x0800c138
 80014d4:	0800c13c 	.word	0x0800c13c

080014d8 <motion_on_move_queue_add>:
void motion_on_tim6_tick(void) { /* DDA feed aqui futuramente */
}
void motion_on_tim7_tick(void) { /* Atualização de status/PID aqui futuramente */
}

void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af04      	add	r7, sp, #16
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	if (g_status.state == MOTION_IDLE)
 80014e2:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <motion_on_move_queue_add+0x50>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d102      	bne.n	80014f2 <motion_on_move_queue_add+0x1a>
		g_status.state = MOTION_QUEUED;
 80014ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <motion_on_move_queue_add+0x50>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	701a      	strb	r2, [r3, #0]
	g_status.queue_depth++;
 80014f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001528 <motion_on_move_queue_add+0x50>)
 80014f4:	785b      	ldrb	r3, [r3, #1]
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	3301      	adds	r3, #1
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001528 <motion_on_move_queue_add+0x50>)
 80014fe:	705a      	strb	r2, [r3, #1]

	LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_add", "queue_depth=%u", (unsigned)g_status.queue_depth);
 8001500:	4a0a      	ldr	r2, [pc, #40]	@ (800152c <motion_on_move_queue_add+0x54>)
 8001502:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <motion_on_move_queue_add+0x50>)
 8001504:	785b      	ldrb	r3, [r3, #1]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	9302      	str	r3, [sp, #8]
 800150a:	4b09      	ldr	r3, [pc, #36]	@ (8001530 <motion_on_move_queue_add+0x58>)
 800150c:	9301      	str	r3, [sp, #4]
 800150e:	4b09      	ldr	r3, [pc, #36]	@ (8001534 <motion_on_move_queue_add+0x5c>)
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	4613      	mov	r3, r2
 8001514:	2200      	movs	r2, #0
 8001516:	2101      	movs	r1, #1
 8001518:	2002      	movs	r0, #2
 800151a:	f7ff ff97 	bl	800144c <log_event_auto>
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	200000b4 	.word	0x200000b4
 800152c:	0800c160 	.word	0x0800c160
 8001530:	0800c178 	.word	0x0800c178
 8001534:	0800c188 	.word	0x0800c188

08001538 <motion_on_move_queue_status>:
void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af04      	add	r7, sp, #16
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;

	LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status", "queue_depth=%u,state=%u", (unsigned)g_status.queue_depth, (unsigned)g_status.state);
 8001542:	4a0c      	ldr	r2, [pc, #48]	@ (8001574 <motion_on_move_queue_status+0x3c>)
 8001544:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <motion_on_move_queue_status+0x40>)
 8001546:	785b      	ldrb	r3, [r3, #1]
 8001548:	b2db      	uxtb	r3, r3
 800154a:	4619      	mov	r1, r3
 800154c:	4b0a      	ldr	r3, [pc, #40]	@ (8001578 <motion_on_move_queue_status+0x40>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	9303      	str	r3, [sp, #12]
 8001554:	9102      	str	r1, [sp, #8]
 8001556:	4b09      	ldr	r3, [pc, #36]	@ (800157c <motion_on_move_queue_status+0x44>)
 8001558:	9301      	str	r3, [sp, #4]
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <motion_on_move_queue_status+0x48>)
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	4613      	mov	r3, r2
 8001560:	2200      	movs	r2, #0
 8001562:	2101      	movs	r1, #1
 8001564:	2002      	movs	r0, #2
 8001566:	f7ff ff71 	bl	800144c <log_event_auto>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	0800c160 	.word	0x0800c160
 8001578:	200000b4 	.word	0x200000b4
 800157c:	0800c194 	.word	0x0800c194
 8001580:	0800c1ac 	.word	0x0800c1ac

08001584 <motion_on_start_move>:
void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af04      	add	r7, sp, #16
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	if (g_status.queue_depth)
 800158e:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <motion_on_start_move+0x4c>)
 8001590:	785b      	ldrb	r3, [r3, #1]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	2b00      	cmp	r3, #0
 8001596:	d002      	beq.n	800159e <motion_on_start_move+0x1a>
		g_status.state = MOTION_RUNNING;
 8001598:	4b0d      	ldr	r3, [pc, #52]	@ (80015d0 <motion_on_start_move+0x4c>)
 800159a:	2202      	movs	r2, #2
 800159c:	701a      	strb	r2, [r3, #0]

	LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", "%s", (g_status.state == MOTION_RUNNING ? "running" : "ignored"));
 800159e:	4a0d      	ldr	r2, [pc, #52]	@ (80015d4 <motion_on_start_move+0x50>)
 80015a0:	4b0b      	ldr	r3, [pc, #44]	@ (80015d0 <motion_on_start_move+0x4c>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d101      	bne.n	80015ae <motion_on_start_move+0x2a>
 80015aa:	4b0b      	ldr	r3, [pc, #44]	@ (80015d8 <motion_on_start_move+0x54>)
 80015ac:	e000      	b.n	80015b0 <motion_on_start_move+0x2c>
 80015ae:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <motion_on_start_move+0x58>)
 80015b0:	9302      	str	r3, [sp, #8]
 80015b2:	4b0b      	ldr	r3, [pc, #44]	@ (80015e0 <motion_on_start_move+0x5c>)
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	4b0b      	ldr	r3, [pc, #44]	@ (80015e4 <motion_on_start_move+0x60>)
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	4613      	mov	r3, r2
 80015bc:	2200      	movs	r2, #0
 80015be:	2102      	movs	r1, #2
 80015c0:	2002      	movs	r0, #2
 80015c2:	f7ff ff43 	bl	800144c <log_event_auto>
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200000b4 	.word	0x200000b4
 80015d4:	0800c160 	.word	0x0800c160
 80015d8:	0800c1bc 	.word	0x0800c1bc
 80015dc:	0800c1c4 	.word	0x0800c1c4
 80015e0:	0800c16c 	.word	0x0800c16c
 80015e4:	0800c1cc 	.word	0x0800c1cc

080015e8 <motion_on_move_end>:
void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af04      	add	r7, sp, #16
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	g_status.state = MOTION_STOPPING;
 80015f2:	4b0a      	ldr	r3, [pc, #40]	@ (800161c <motion_on_move_end+0x34>)
 80015f4:	2204      	movs	r2, #4
 80015f6:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopping");
 80015f8:	4a09      	ldr	r2, [pc, #36]	@ (8001620 <motion_on_move_end+0x38>)
 80015fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001624 <motion_on_move_end+0x3c>)
 80015fc:	9302      	str	r3, [sp, #8]
 80015fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001628 <motion_on_move_end+0x40>)
 8001600:	9301      	str	r3, [sp, #4]
 8001602:	4b0a      	ldr	r3, [pc, #40]	@ (800162c <motion_on_move_end+0x44>)
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	4613      	mov	r3, r2
 8001608:	2200      	movs	r2, #0
 800160a:	2102      	movs	r1, #2
 800160c:	2002      	movs	r0, #2
 800160e:	f7ff ff1d 	bl	800144c <log_event_auto>
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200000b4 	.word	0x200000b4
 8001620:	0800c160 	.word	0x0800c160
 8001624:	0800c1d8 	.word	0x0800c1d8
 8001628:	0800c16c 	.word	0x0800c16c
 800162c:	0800c1e4 	.word	0x0800c1e4

08001630 <probe_on_move_probe_level>:
}
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af04      	add	r7, sp, #16
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 800163a:	4a08      	ldr	r2, [pc, #32]	@ (800165c <probe_on_move_probe_level+0x2c>)
 800163c:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <probe_on_move_probe_level+0x30>)
 800163e:	9302      	str	r3, [sp, #8]
 8001640:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <probe_on_move_probe_level+0x34>)
 8001642:	9301      	str	r3, [sp, #4]
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <probe_on_move_probe_level+0x38>)
 8001646:	9300      	str	r3, [sp, #0]
 8001648:	4613      	mov	r3, r2
 800164a:	2200      	movs	r2, #0
 800164c:	2101      	movs	r1, #1
 800164e:	2004      	movs	r0, #4
 8001650:	f7ff fefc 	bl	800144c <log_event_auto>
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	0800c1f0 	.word	0x0800c1f0
 8001660:	0800c208 	.word	0x0800c208
 8001664:	0800c1fc 	.word	0x0800c1fc
 8001668:	0800c218 	.word	0x0800c218

0800166c <test_spi_service_init>:
#include <string.h>
#include "Services/Test/test_spi_service.h"
#include "Protocol/frame_defs.h"
#include "app.h"

 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
#define TEST_SPI_HELLO_SUFFIX_LEN 4u
#define TEST_SPI_HELLO_MIN_REQ_LEN 7u
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <test_spi_send_hello>:

static const uint8_t k_test_spi_hello_suffix[TEST_SPI_HELLO_SUFFIX_LEN] = {
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
    'e', 'l', 'l', 'o'
};
 8001680:	23ab      	movs	r3, #171	@ 0xab
 8001682:	703b      	strb	r3, [r7, #0]

 8001684:	2368      	movs	r3, #104	@ 0x68
 8001686:	707b      	strb	r3, [r7, #1]
void test_spi_service_init(void) {
 8001688:	2365      	movs	r3, #101	@ 0x65
 800168a:	70bb      	strb	r3, [r7, #2]
    // Nada a inicializar por ora
 800168c:	236c      	movs	r3, #108	@ 0x6c
 800168e:	70fb      	strb	r3, [r7, #3]
}
 8001690:	236c      	movs	r3, #108	@ 0x6c
 8001692:	713b      	strb	r3, [r7, #4]

 8001694:	236f      	movs	r3, #111	@ 0x6f
 8001696:	717b      	strb	r3, [r7, #5]
int test_spi_send_hello(void) {
 8001698:	2354      	movs	r3, #84	@ 0x54
 800169a:	71bb      	strb	r3, [r7, #6]
    uint8_t frame[TEST_SPI_HELLO_MIN_REQ_LEN];
 800169c:	463b      	mov	r3, r7
 800169e:	2107      	movs	r1, #7
 80016a0:	4618      	mov	r0, r3
 80016a2:	f000 f9c9 	bl	8001a38 <app_resp_push>
 80016a6:	4603      	mov	r3, r0
    frame[0] = RESP_HEADER;          // 0xAB
 80016a8:	4618      	mov	r0, r3
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <h_move_queue_add>:
#include "Services/Home/home_service.h"
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
	(void) r;
 80016bc:	6879      	ldr	r1, [r7, #4]
 80016be:	68b8      	ldr	r0, [r7, #8]
 80016c0:	f7ff ff0a 	bl	80014d8 <motion_on_move_queue_add>
	motion_on_move_queue_add(f, l);
 80016c4:	bf00      	nop
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <h_move_queue_status>:
}
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
	(void) r;
 80016d8:	6879      	ldr	r1, [r7, #4]
 80016da:	68b8      	ldr	r0, [r7, #8]
 80016dc:	f7ff ff2c 	bl	8001538 <motion_on_move_queue_status>
	motion_on_move_queue_status(f, l);
 80016e0:	bf00      	nop
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <h_start_move>:
}
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
	(void) r;
 80016f4:	6879      	ldr	r1, [r7, #4]
 80016f6:	68b8      	ldr	r0, [r7, #8]
 80016f8:	f7ff ff44 	bl	8001584 <motion_on_start_move>
	motion_on_start_move(f, l);
 80016fc:	bf00      	nop
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <h_move_home>:
}
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
	(void) r;
 8001710:	6879      	ldr	r1, [r7, #4]
 8001712:	68b8      	ldr	r0, [r7, #8]
 8001714:	f7ff fa90 	bl	8000c38 <home_on_move_home>
	home_on_move_home(f, l);
 8001718:	bf00      	nop
 800171a:	3710      	adds	r7, #16
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <h_move_probe_level>:
}
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
	(void) r;
 800172c:	6879      	ldr	r1, [r7, #4]
 800172e:	68b8      	ldr	r0, [r7, #8]
 8001730:	f7ff ff7e 	bl	8001630 <probe_on_move_probe_level>
	probe_on_move_probe_level(f, l);
 8001734:	bf00      	nop
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <h_move_end>:
}
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
	(void) r;
 8001748:	6879      	ldr	r1, [r7, #4]
 800174a:	68b8      	ldr	r0, [r7, #8]
 800174c:	f7ff ff4c 	bl	80015e8 <motion_on_move_end>
	motion_on_move_end(f, l);
 8001750:	bf00      	nop
 8001752:	3710      	adds	r7, #16
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <h_led_ctrl>:
}
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
	(void) r;
 8001764:	6879      	ldr	r1, [r7, #4]
 8001766:	68b8      	ldr	r0, [r7, #8]
 8001768:	f7ff fd0e 	bl	8001188 <led_on_led_ctrl>
	led_on_led_ctrl(f, l);
 800176c:	bf00      	nop
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <h_fpga_status>:
}
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
        (void) r;
        (void) f;
        (void) l; /* opcional */
 8001780:	bf00      	nop
 8001782:	3714      	adds	r7, #20
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <services_register_handlers>:
}

 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d018      	beq.n	80017cc <services_register_handlers+0x40>
        (void) r;
        test_spi_on_hello(f, l);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a0e      	ldr	r2, [pc, #56]	@ (80017d8 <services_register_handlers+0x4c>)
 800179e:	601a      	str	r2, [r3, #0]
}
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a0e      	ldr	r2, [pc, #56]	@ (80017dc <services_register_handlers+0x50>)
 80017a4:	605a      	str	r2, [r3, #4]

 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a0d      	ldr	r2, [pc, #52]	@ (80017e0 <services_register_handlers+0x54>)
 80017aa:	609a      	str	r2, [r3, #8]
void services_register_handlers(router_handlers_t *h) {
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	4a0d      	ldr	r2, [pc, #52]	@ (80017e4 <services_register_handlers+0x58>)
 80017b0:	60da      	str	r2, [r3, #12]
        if (!h)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a0c      	ldr	r2, [pc, #48]	@ (80017e8 <services_register_handlers+0x5c>)
 80017b6:	611a      	str	r2, [r3, #16]
                return;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a0c      	ldr	r2, [pc, #48]	@ (80017ec <services_register_handlers+0x60>)
 80017bc:	615a      	str	r2, [r3, #20]
        h->on_move_queue_add = h_move_queue_add;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a0b      	ldr	r2, [pc, #44]	@ (80017f0 <services_register_handlers+0x64>)
 80017c2:	619a      	str	r2, [r3, #24]
	h->on_move_queue_status = h_move_queue_status;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a0b      	ldr	r2, [pc, #44]	@ (80017f4 <services_register_handlers+0x68>)
 80017c8:	61da      	str	r2, [r3, #28]
 80017ca:	e000      	b.n	80017ce <services_register_handlers+0x42>
        (void) r;
 80017cc:	bf00      	nop
	h->on_start_move = h_start_move;
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	080016b1 	.word	0x080016b1
 80017dc:	080016cd 	.word	0x080016cd
 80017e0:	080016e9 	.word	0x080016e9
 80017e4:	08001705 	.word	0x08001705
 80017e8:	08001721 	.word	0x08001721
 80017ec:	0800173d 	.word	0x0800173d
 80017f0:	08001759 	.word	0x08001759
 80017f4:	08001775 	.word	0x08001775

080017f8 <app_spi_clean_dcache>:
    uintptr_t start = app_spi_cache_align_down((uintptr_t)addr);
    uintptr_t end = app_spi_cache_align_up((uintptr_t)addr + (uintptr_t)len);
    SCB_CleanDCache_by_Addr((uint32_t *)start, (int32_t)(end - start));
}
#else
static void app_spi_clean_dcache(void *addr, uint32_t len) {
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
    (void)addr;
    (void)len;
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <app_spi_invalidate_dcache>:
    uintptr_t start = app_spi_cache_align_down((uintptr_t)addr);
    uintptr_t end = app_spi_cache_align_up((uintptr_t)addr + (uintptr_t)len);
    SCB_InvalidateDCache_by_Addr((uint32_t *)start, (int32_t)(end - start));
}
#else
static void app_spi_invalidate_dcache(void *addr, uint32_t len) {
 800180e:	b480      	push	{r7}
 8001810:	b083      	sub	sp, #12
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	6039      	str	r1, [r7, #0]
    (void)addr;
    (void)len;
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <app_init>:
    return (addr + ((uintptr_t)APP_SPI_DCACHE_LINE_SIZE - 1u)) &
           ~((uintptr_t)APP_SPI_DCACHE_LINE_SIZE - 1u);
}
#endif

void app_init(void) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af04      	add	r7, sp, #16
    led_service_init();
 800182a:	f7ff fbeb 	bl	8001004 <led_service_init>
    log_service_init();
 800182e:	f7ff fda1 	bl	8001374 <log_service_init>
    test_spi_service_init();
 8001832:	f7ff ff1b 	bl	800166c <test_spi_service_init>
    LOGT_THIS(LOG_STATE_START, PROTO_OK, "start", "ready");
 8001836:	4a1e      	ldr	r2, [pc, #120]	@ (80018b0 <app_init+0x8c>)
 8001838:	4b1e      	ldr	r3, [pc, #120]	@ (80018b4 <app_init+0x90>)
 800183a:	9302      	str	r3, [sp, #8]
 800183c:	4b1e      	ldr	r3, [pc, #120]	@ (80018b8 <app_init+0x94>)
 800183e:	9301      	str	r3, [sp, #4]
 8001840:	4b1e      	ldr	r3, [pc, #120]	@ (80018bc <app_init+0x98>)
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	4613      	mov	r3, r2
 8001846:	2200      	movs	r2, #0
 8001848:	2100      	movs	r1, #0
 800184a:	2000      	movs	r0, #0
 800184c:	f7ff fdfe 	bl	800144c <log_event_auto>

    g_resp_fifo = resp_fifo_create();
 8001850:	f7ff f94b 	bl	8000aea <resp_fifo_create>
 8001854:	4603      	mov	r3, r0
 8001856:	4a1a      	ldr	r2, [pc, #104]	@ (80018c0 <app_init+0x9c>)
 8001858:	6013      	str	r3, [r2, #0]
    memset(&g_handlers, 0, sizeof g_handlers);
 800185a:	2224      	movs	r2, #36	@ 0x24
 800185c:	2100      	movs	r1, #0
 800185e:	4819      	ldr	r0, [pc, #100]	@ (80018c4 <app_init+0xa0>)
 8001860:	f009 fc6a 	bl	800b138 <memset>
    services_register_handlers(&g_handlers);
 8001864:	4817      	ldr	r0, [pc, #92]	@ (80018c4 <app_init+0xa0>)
 8001866:	f7ff ff91 	bl	800178c <services_register_handlers>
    router_init(&g_router, g_resp_fifo, &g_handlers);
 800186a:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <app_init+0x9c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a15      	ldr	r2, [pc, #84]	@ (80018c4 <app_init+0xa0>)
 8001870:	4619      	mov	r1, r3
 8001872:	4815      	ldr	r0, [pc, #84]	@ (80018c8 <app_init+0xa4>)
 8001874:	f7fe ffda 	bl	800082c <router_init>

    app_spi_queue_reset();
 8001878:	f000 f8fe 	bl	8001a78 <app_spi_queue_reset>
    g_spi_next_status = APP_SPI_STATUS_READY;
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <app_init+0xa8>)
 800187e:	22a5      	movs	r2, #165	@ 0xa5
 8001880:	701a      	strb	r2, [r3, #0]
    app_spi_prime_tx_buffer(g_spi_next_status);
 8001882:	4b12      	ldr	r3, [pc, #72]	@ (80018cc <app_init+0xa8>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	b2db      	uxtb	r3, r3
 8001888:	4618      	mov	r0, r3
 800188a:	f000 f915 	bl	8001ab8 <app_spi_prime_tx_buffer>
    if (HAL_SPI_TransmitReceive_DMA(&hspi1, g_spi_tx_dma_buf, g_spi_rx_dma_buf,
 800188e:	232a      	movs	r3, #42	@ 0x2a
 8001890:	4a0f      	ldr	r2, [pc, #60]	@ (80018d0 <app_init+0xac>)
 8001892:	4910      	ldr	r1, [pc, #64]	@ (80018d4 <app_init+0xb0>)
 8001894:	4810      	ldr	r0, [pc, #64]	@ (80018d8 <app_init+0xb4>)
 8001896:	f004 ff5b 	bl	8006750 <HAL_SPI_TransmitReceive_DMA>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d002      	beq.n	80018a6 <app_init+0x82>
                                    (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_need_restart = 1u;
 80018a0:	4b0e      	ldr	r3, [pc, #56]	@ (80018dc <app_init+0xb8>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	701a      	strb	r2, [r3, #0]
    }

    (void)test_spi_send_hello();
 80018a6:	f7ff fee8 	bl	800167a <test_spi_send_hello>
}
 80018aa:	bf00      	nop
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	0800c22c 	.word	0x0800c22c
 80018b4:	0800c230 	.word	0x0800c230
 80018b8:	0800c238 	.word	0x0800c238
 80018bc:	0800c23c 	.word	0x0800c23c
 80018c0:	20000128 	.word	0x20000128
 80018c4:	20000104 	.word	0x20000104
 80018c8:	200000bc 	.word	0x200000bc
 80018cc:	2000000c 	.word	0x2000000c
 80018d0:	2000012c 	.word	0x2000012c
 80018d4:	20000158 	.word	0x20000158
 80018d8:	200008c4 	.word	0x200008c4
 80018dc:	20000182 	.word	0x20000182

080018e0 <app_poll>:

void app_poll(void) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b0a0      	sub	sp, #128	@ 0x80
 80018e4:	af04      	add	r7, sp, #16
    app_spi_try_restart_dma();
 80018e6:	f000 f943 	bl	8001b70 <app_spi_try_restart_dma>

    app_spi_frame_t frame;
    while (app_spi_queue_pop(&frame) == 0) {
 80018ea:	e008      	b.n	80018fe <app_poll+0x1e>
        router_feed_bytes(&g_router, frame.data, frame.len);
 80018ec:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80018f0:	461a      	mov	r2, r3
 80018f2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80018f6:	4619      	mov	r1, r3
 80018f8:	4822      	ldr	r0, [pc, #136]	@ (8001984 <app_poll+0xa4>)
 80018fa:	f7ff f8ab 	bl	8000a54 <router_feed_bytes>
    while (app_spi_queue_pop(&frame) == 0) {
 80018fe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001902:	4618      	mov	r0, r3
 8001904:	f000 f9f8 	bl	8001cf8 <app_spi_queue_pop>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d0ee      	beq.n	80018ec <app_poll+0xc>
    }

    app_spi_try_restart_dma();
 800190e:	f000 f92f 	bl	8001b70 <app_spi_try_restart_dma>

    if (!g_spi_tx_busy && g_resp_fifo) {
 8001912:	4b1d      	ldr	r3, [pc, #116]	@ (8001988 <app_poll+0xa8>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d11b      	bne.n	8001952 <app_poll+0x72>
 800191a:	4b1c      	ldr	r3, [pc, #112]	@ (800198c <app_poll+0xac>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d017      	beq.n	8001952 <app_poll+0x72>
        uint8_t out[64];
        int n = resp_fifo_pop(g_resp_fifo, out, sizeof out);
 8001922:	4b1a      	ldr	r3, [pc, #104]	@ (800198c <app_poll+0xac>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4639      	mov	r1, r7
 8001928:	2240      	movs	r2, #64	@ 0x40
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff f93f 	bl	8000bae <resp_fifo_pop>
 8001930:	66f8      	str	r0, [r7, #108]	@ 0x6c
        if (n > 0) {
 8001932:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001934:	2b00      	cmp	r3, #0
 8001936:	dd0c      	ble.n	8001952 <app_poll+0x72>
            if (HAL_SPI_Transmit_IT(&hspi1, out, (uint16_t)n) == HAL_OK) {
 8001938:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800193a:	b29a      	uxth	r2, r3
 800193c:	463b      	mov	r3, r7
 800193e:	4619      	mov	r1, r3
 8001940:	4813      	ldr	r0, [pc, #76]	@ (8001990 <app_poll+0xb0>)
 8001942:	f004 fe6f 	bl	8006624 <HAL_SPI_Transmit_IT>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d102      	bne.n	8001952 <app_poll+0x72>
                g_spi_tx_busy = 1;
 800194c:	4b0e      	ldr	r3, [pc, #56]	@ (8001988 <app_poll+0xa8>)
 800194e:	2201      	movs	r2, #1
 8001950:	601a      	str	r2, [r3, #0]
            }
        }
    }

    if (g_spi_rx_overflow) {
 8001952:	4b10      	ldr	r3, [pc, #64]	@ (8001994 <app_poll+0xb4>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	b2db      	uxtb	r3, r3
 8001958:	2b00      	cmp	r3, #0
 800195a:	d00f      	beq.n	800197c <app_poll+0x9c>
        g_spi_rx_overflow = 0u;
 800195c:	4b0d      	ldr	r3, [pc, #52]	@ (8001994 <app_poll+0xb4>)
 800195e:	2200      	movs	r2, #0
 8001960:	701a      	strb	r2, [r3, #0]
        LOGT_THIS(LOG_STATE_ERROR, PROTO_WARN, "spi_rx", "overflow");
 8001962:	4a0d      	ldr	r2, [pc, #52]	@ (8001998 <app_poll+0xb8>)
 8001964:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <app_poll+0xbc>)
 8001966:	9302      	str	r3, [sp, #8]
 8001968:	4b0d      	ldr	r3, [pc, #52]	@ (80019a0 <app_poll+0xc0>)
 800196a:	9301      	str	r3, [sp, #4]
 800196c:	4b0d      	ldr	r3, [pc, #52]	@ (80019a4 <app_poll+0xc4>)
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	4613      	mov	r3, r2
 8001972:	2201      	movs	r2, #1
 8001974:	2164      	movs	r1, #100	@ 0x64
 8001976:	2000      	movs	r0, #0
 8001978:	f7ff fd68 	bl	800144c <log_event_auto>
    }
}
 800197c:	bf00      	nop
 800197e:	3770      	adds	r7, #112	@ 0x70
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	200000bc 	.word	0x200000bc
 8001988:	200008c0 	.word	0x200008c0
 800198c:	20000128 	.word	0x20000128
 8001990:	200008c4 	.word	0x200008c4
 8001994:	200008bf 	.word	0x200008bf
 8001998:	0800c22c 	.word	0x0800c22c
 800199c:	0800c244 	.word	0x0800c244
 80019a0:	0800c238 	.word	0x0800c238
 80019a4:	0800c250 	.word	0x0800c250

080019a8 <app_on_spi_txrx_half_complete>:

void app_on_spi_txrx_half_complete(SPI_HandleTypeDef *h) {
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
    if (h && h->Instance == SPI1) {
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d007      	beq.n	80019c6 <app_on_spi_txrx_half_complete+0x1e>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a06      	ldr	r2, [pc, #24]	@ (80019d4 <app_on_spi_txrx_half_complete+0x2c>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d102      	bne.n	80019c6 <app_on_spi_txrx_half_complete+0x1e>
        /* Reserva o handshake para sinalizar BUSY até concluir o tratamento atual */
        g_spi_next_status = APP_SPI_STATUS_BUSY;
 80019c0:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <app_on_spi_txrx_half_complete+0x30>)
 80019c2:	225a      	movs	r2, #90	@ 0x5a
 80019c4:	701a      	strb	r2, [r3, #0]
    }
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	40013000 	.word	0x40013000
 80019d8:	2000000c 	.word	0x2000000c

080019dc <app_on_spi_txrx_complete>:

void app_on_spi_txrx_complete(SPI_HandleTypeDef *h) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
    if (h && h->Instance == SPI1) {
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d006      	beq.n	80019f8 <app_on_spi_txrx_complete+0x1c>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a04      	ldr	r2, [pc, #16]	@ (8001a00 <app_on_spi_txrx_complete+0x24>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d101      	bne.n	80019f8 <app_on_spi_txrx_complete+0x1c>
        app_spi_handle_txrx_complete();
 80019f4:	f000 f9da 	bl	8001dac <app_spi_handle_txrx_complete>
    }
}
 80019f8:	bf00      	nop
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40013000 	.word	0x40013000

08001a04 <app_on_spi_tx_complete>:

void app_on_spi_tx_complete(SPI_HandleTypeDef *h) {
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
    if (h && h->Instance == SPI1) {
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d007      	beq.n	8001a22 <app_on_spi_tx_complete+0x1e>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a06      	ldr	r2, [pc, #24]	@ (8001a30 <app_on_spi_tx_complete+0x2c>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d102      	bne.n	8001a22 <app_on_spi_tx_complete+0x1e>
        g_spi_tx_busy = 0;
 8001a1c:	4b05      	ldr	r3, [pc, #20]	@ (8001a34 <app_on_spi_tx_complete+0x30>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
    }
}
 8001a22:	bf00      	nop
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	40013000 	.word	0x40013000
 8001a34:	200008c0 	.word	0x200008c0

08001a38 <app_resp_push>:

int app_resp_push(const uint8_t *frame, uint32_t len) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0) {
 8001a42:	4b0c      	ldr	r3, [pc, #48]	@ (8001a74 <app_resp_push+0x3c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d005      	beq.n	8001a56 <app_resp_push+0x1e>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d002      	beq.n	8001a56 <app_resp_push+0x1e>
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d102      	bne.n	8001a5c <app_resp_push+0x24>
        return -1;
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5a:	e007      	b.n	8001a6c <app_resp_push+0x34>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 8001a5c:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <app_resp_push+0x3c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff f84e 	bl	8000b06 <resp_fifo_push>
 8001a6a:	4603      	mov	r3, r0
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000128 	.word	0x20000128

08001a78 <app_spi_queue_reset>:

static void app_spi_queue_reset(void) {
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001a7c:	b672      	cpsid	i
}
 8001a7e:	bf00      	nop
    __disable_irq();
    g_spi_rx_queue_head = 0u;
 8001a80:	4b09      	ldr	r3, [pc, #36]	@ (8001aa8 <app_spi_queue_reset+0x30>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	701a      	strb	r2, [r3, #0]
    g_spi_rx_queue_tail = 0u;
 8001a86:	4b09      	ldr	r3, [pc, #36]	@ (8001aac <app_spi_queue_reset+0x34>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	701a      	strb	r2, [r3, #0]
    g_spi_rx_queue_count = 0u;
 8001a8c:	4b08      	ldr	r3, [pc, #32]	@ (8001ab0 <app_spi_queue_reset+0x38>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]
    g_spi_rx_overflow = 0u;
 8001a92:	4b08      	ldr	r3, [pc, #32]	@ (8001ab4 <app_spi_queue_reset+0x3c>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001a98:	b662      	cpsie	i
}
 8001a9a:	bf00      	nop
    __enable_irq();
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	200008bc 	.word	0x200008bc
 8001aac:	200008bd 	.word	0x200008bd
 8001ab0:	200008be 	.word	0x200008be
 8001ab4:	200008bf 	.word	0x200008bf

08001ab8 <app_spi_prime_tx_buffer>:

static void app_spi_prime_tx_buffer(uint8_t status) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	71fb      	strb	r3, [r7, #7]
    memset(g_spi_tx_dma_buf, status, APP_SPI_DMA_BUF_LEN);
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	222a      	movs	r2, #42	@ 0x2a
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4805      	ldr	r0, [pc, #20]	@ (8001ae0 <app_spi_prime_tx_buffer+0x28>)
 8001aca:	f009 fb35 	bl	800b138 <memset>
    app_spi_clean_dcache(g_spi_tx_dma_buf, APP_SPI_DMA_BUF_LEN);
 8001ace:	212a      	movs	r1, #42	@ 0x2a
 8001ad0:	4803      	ldr	r0, [pc, #12]	@ (8001ae0 <app_spi_prime_tx_buffer+0x28>)
 8001ad2:	f7ff fe91 	bl	80017f8 <app_spi_clean_dcache>
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000158 	.word	0x20000158

08001ae4 <app_spi_compute_status>:

static uint8_t app_spi_compute_status(void) {
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
    return (g_spi_rx_queue_count >= APP_SPI_RX_QUEUE_DEPTH)
 8001ae8:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <app_spi_compute_status+0x20>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	b2db      	uxtb	r3, r3
               ? APP_SPI_STATUS_BUSY
               : APP_SPI_STATUS_READY;
 8001aee:	2b29      	cmp	r3, #41	@ 0x29
 8001af0:	d901      	bls.n	8001af6 <app_spi_compute_status+0x12>
 8001af2:	235a      	movs	r3, #90	@ 0x5a
 8001af4:	e000      	b.n	8001af8 <app_spi_compute_status+0x14>
 8001af6:	23a5      	movs	r3, #165	@ 0xa5
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	200008be 	.word	0x200008be

08001b08 <app_spi_restart_dma>:

static void app_spi_restart_dma(uint8_t status) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
    if (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 8001b12:	4812      	ldr	r0, [pc, #72]	@ (8001b5c <app_spi_restart_dma+0x54>)
 8001b14:	f005 f8de 	bl	8006cd4 <HAL_SPI_GetState>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d003      	beq.n	8001b26 <app_spi_restart_dma+0x1e>
        g_spi_need_restart = 1u;
 8001b1e:	4b10      	ldr	r3, [pc, #64]	@ (8001b60 <app_spi_restart_dma+0x58>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	701a      	strb	r2, [r3, #0]
        return;
 8001b24:	e016      	b.n	8001b54 <app_spi_restart_dma+0x4c>
    }

    g_spi_next_status = status;
 8001b26:	4a0f      	ldr	r2, [pc, #60]	@ (8001b64 <app_spi_restart_dma+0x5c>)
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	7013      	strb	r3, [r2, #0]
    app_spi_prime_tx_buffer(status);
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff ffc2 	bl	8001ab8 <app_spi_prime_tx_buffer>
    if (HAL_SPI_TransmitReceive_DMA(&hspi1, g_spi_tx_dma_buf, g_spi_rx_dma_buf,
 8001b34:	232a      	movs	r3, #42	@ 0x2a
 8001b36:	4a0c      	ldr	r2, [pc, #48]	@ (8001b68 <app_spi_restart_dma+0x60>)
 8001b38:	490c      	ldr	r1, [pc, #48]	@ (8001b6c <app_spi_restart_dma+0x64>)
 8001b3a:	4808      	ldr	r0, [pc, #32]	@ (8001b5c <app_spi_restart_dma+0x54>)
 8001b3c:	f004 fe08 	bl	8006750 <HAL_SPI_TransmitReceive_DMA>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d103      	bne.n	8001b4e <app_spi_restart_dma+0x46>
                                    (uint16_t)APP_SPI_DMA_BUF_LEN) == HAL_OK) {
        g_spi_need_restart = 0u;
 8001b46:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <app_spi_restart_dma+0x58>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]
 8001b4c:	e002      	b.n	8001b54 <app_spi_restart_dma+0x4c>
    } else {
        g_spi_need_restart = 1u;
 8001b4e:	4b04      	ldr	r3, [pc, #16]	@ (8001b60 <app_spi_restart_dma+0x58>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
    }
}
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200008c4 	.word	0x200008c4
 8001b60:	20000182 	.word	0x20000182
 8001b64:	2000000c 	.word	0x2000000c
 8001b68:	2000012c 	.word	0x2000012c
 8001b6c:	20000158 	.word	0x20000158

08001b70 <app_spi_try_restart_dma>:

static void app_spi_try_restart_dma(void) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
    if (!g_spi_need_restart) {
 8001b74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba0 <app_spi_try_restart_dma+0x30>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d00c      	beq.n	8001b98 <app_spi_try_restart_dma+0x28>
        return;
    }
    if (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 8001b7e:	4809      	ldr	r0, [pc, #36]	@ (8001ba4 <app_spi_try_restart_dma+0x34>)
 8001b80:	f005 f8a8 	bl	8006cd4 <HAL_SPI_GetState>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d108      	bne.n	8001b9c <app_spi_try_restart_dma+0x2c>
        return;
    }

    app_spi_restart_dma(g_spi_next_status);
 8001b8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ba8 <app_spi_try_restart_dma+0x38>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff ffb9 	bl	8001b08 <app_spi_restart_dma>
 8001b96:	e002      	b.n	8001b9e <app_spi_try_restart_dma+0x2e>
        return;
 8001b98:	bf00      	nop
 8001b9a:	e000      	b.n	8001b9e <app_spi_try_restart_dma+0x2e>
        return;
 8001b9c:	bf00      	nop
}
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20000182 	.word	0x20000182
 8001ba4:	200008c4 	.word	0x200008c4
 8001ba8:	2000000c 	.word	0x2000000c

08001bac <app_spi_locate_frame>:

static int app_spi_locate_frame(const uint8_t *buf, uint16_t *offset, uint16_t *len) {
 8001bac:	b480      	push	{r7}
 8001bae:	b087      	sub	sp, #28
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
    if (!buf || !offset || !len || APP_SPI_DMA_BUF_LEN < 2u) {
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d005      	beq.n	8001bca <app_spi_locate_frame+0x1e>
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d002      	beq.n	8001bca <app_spi_locate_frame+0x1e>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d102      	bne.n	8001bd0 <app_spi_locate_frame+0x24>
        return -1;
 8001bca:	f04f 33ff 	mov.w	r3, #4294967295
 8001bce:	e03a      	b.n	8001c46 <app_spi_locate_frame+0x9a>
    }

    uint16_t start = 0u;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	82fb      	strh	r3, [r7, #22]
    while (start < APP_SPI_DMA_BUF_LEN && buf[start] != REQ_HEADER) {
 8001bd4:	e002      	b.n	8001bdc <app_spi_locate_frame+0x30>
        ++start;
 8001bd6:	8afb      	ldrh	r3, [r7, #22]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	82fb      	strh	r3, [r7, #22]
    while (start < APP_SPI_DMA_BUF_LEN && buf[start] != REQ_HEADER) {
 8001bdc:	8afb      	ldrh	r3, [r7, #22]
 8001bde:	2b29      	cmp	r3, #41	@ 0x29
 8001be0:	d805      	bhi.n	8001bee <app_spi_locate_frame+0x42>
 8001be2:	8afb      	ldrh	r3, [r7, #22]
 8001be4:	68fa      	ldr	r2, [r7, #12]
 8001be6:	4413      	add	r3, r2
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2baa      	cmp	r3, #170	@ 0xaa
 8001bec:	d1f3      	bne.n	8001bd6 <app_spi_locate_frame+0x2a>
    }

    if (start >= APP_SPI_DMA_BUF_LEN) {
 8001bee:	8afb      	ldrh	r3, [r7, #22]
 8001bf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8001bf2:	d902      	bls.n	8001bfa <app_spi_locate_frame+0x4e>
        return -1;
 8001bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf8:	e025      	b.n	8001c46 <app_spi_locate_frame+0x9a>
    }

    for (uint16_t i = (uint16_t)(start + 1u); i < APP_SPI_DMA_BUF_LEN; ++i) {
 8001bfa:	8afb      	ldrh	r3, [r7, #22]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	82bb      	strh	r3, [r7, #20]
 8001c00:	e01c      	b.n	8001c3c <app_spi_locate_frame+0x90>
        if (buf[i] == REQ_TAIL) {
 8001c02:	8abb      	ldrh	r3, [r7, #20]
 8001c04:	68fa      	ldr	r2, [r7, #12]
 8001c06:	4413      	add	r3, r2
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	2b55      	cmp	r3, #85	@ 0x55
 8001c0c:	d113      	bne.n	8001c36 <app_spi_locate_frame+0x8a>
            uint16_t frame_len = (uint16_t)(i - start + 1u);
 8001c0e:	8aba      	ldrh	r2, [r7, #20]
 8001c10:	8afb      	ldrh	r3, [r7, #22]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	3301      	adds	r3, #1
 8001c18:	827b      	strh	r3, [r7, #18]
            if (frame_len > APP_SPI_MAX_REQUEST_LEN) {
 8001c1a:	8a7b      	ldrh	r3, [r7, #18]
 8001c1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8001c1e:	d902      	bls.n	8001c26 <app_spi_locate_frame+0x7a>
                return -1;
 8001c20:	f04f 33ff 	mov.w	r3, #4294967295
 8001c24:	e00f      	b.n	8001c46 <app_spi_locate_frame+0x9a>
            }
            *offset = start;
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	8afa      	ldrh	r2, [r7, #22]
 8001c2a:	801a      	strh	r2, [r3, #0]
            *len = frame_len;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	8a7a      	ldrh	r2, [r7, #18]
 8001c30:	801a      	strh	r2, [r3, #0]
            return 0;
 8001c32:	2300      	movs	r3, #0
 8001c34:	e007      	b.n	8001c46 <app_spi_locate_frame+0x9a>
    for (uint16_t i = (uint16_t)(start + 1u); i < APP_SPI_DMA_BUF_LEN; ++i) {
 8001c36:	8abb      	ldrh	r3, [r7, #20]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	82bb      	strh	r3, [r7, #20]
 8001c3c:	8abb      	ldrh	r3, [r7, #20]
 8001c3e:	2b29      	cmp	r3, #41	@ 0x29
 8001c40:	d9df      	bls.n	8001c02 <app_spi_locate_frame+0x56>
        }
    }

    return -1;
 8001c42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	371c      	adds	r7, #28
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
	...

08001c54 <app_spi_queue_push_isr>:

static int app_spi_queue_push_isr(const uint8_t *frame, uint16_t len) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	807b      	strh	r3, [r7, #2]
    if (!frame || len == 0u || len > APP_SPI_MAX_REQUEST_LEN) {
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d005      	beq.n	8001c72 <app_spi_queue_push_isr+0x1e>
 8001c66:	887b      	ldrh	r3, [r7, #2]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d002      	beq.n	8001c72 <app_spi_queue_push_isr+0x1e>
 8001c6c:	887b      	ldrh	r3, [r7, #2]
 8001c6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001c70:	d902      	bls.n	8001c78 <app_spi_queue_push_isr+0x24>
        return -1;
 8001c72:	f04f 33ff 	mov.w	r3, #4294967295
 8001c76:	e032      	b.n	8001cde <app_spi_queue_push_isr+0x8a>
    }
    if (g_spi_rx_queue_count >= APP_SPI_RX_QUEUE_DEPTH) {
 8001c78:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <app_spi_queue_push_isr+0x94>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b29      	cmp	r3, #41	@ 0x29
 8001c80:	d902      	bls.n	8001c88 <app_spi_queue_push_isr+0x34>
        return -1;
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
 8001c86:	e02a      	b.n	8001cde <app_spi_queue_push_isr+0x8a>
    }
    app_spi_frame_t *slot = &g_spi_rx_queue[g_spi_rx_queue_head];
 8001c88:	4b18      	ldr	r3, [pc, #96]	@ (8001cec <app_spi_queue_push_isr+0x98>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	461a      	mov	r2, r3
 8001c90:	232c      	movs	r3, #44	@ 0x2c
 8001c92:	fb02 f303 	mul.w	r3, r2, r3
 8001c96:	4a16      	ldr	r2, [pc, #88]	@ (8001cf0 <app_spi_queue_push_isr+0x9c>)
 8001c98:	4413      	add	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]
    memcpy(slot->data, frame, len);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	887a      	ldrh	r2, [r7, #2]
 8001ca0:	6879      	ldr	r1, [r7, #4]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f009 fad3 	bl	800b24e <memcpy>
    slot->len = len;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	887a      	ldrh	r2, [r7, #2]
 8001cac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    g_spi_rx_queue_head = (uint8_t)((g_spi_rx_queue_head + 1u) % APP_SPI_RX_QUEUE_DEPTH);
 8001cae:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <app_spi_queue_push_isr+0x98>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	1c5a      	adds	r2, r3, #1
 8001cb6:	0853      	lsrs	r3, r2, #1
 8001cb8:	490e      	ldr	r1, [pc, #56]	@ (8001cf4 <app_spi_queue_push_isr+0xa0>)
 8001cba:	fba1 1303 	umull	r1, r3, r1, r3
 8001cbe:	089b      	lsrs	r3, r3, #2
 8001cc0:	212a      	movs	r1, #42	@ 0x2a
 8001cc2:	fb01 f303 	mul.w	r3, r1, r3
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	b2da      	uxtb	r2, r3
 8001cca:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <app_spi_queue_push_isr+0x98>)
 8001ccc:	701a      	strb	r2, [r3, #0]
    g_spi_rx_queue_count++;
 8001cce:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <app_spi_queue_push_isr+0x94>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	4b03      	ldr	r3, [pc, #12]	@ (8001ce8 <app_spi_queue_push_isr+0x94>)
 8001cda:	701a      	strb	r2, [r3, #0]
    return 0;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	200008be 	.word	0x200008be
 8001cec:	200008bc 	.word	0x200008bc
 8001cf0:	20000184 	.word	0x20000184
 8001cf4:	30c30c31 	.word	0x30c30c31

08001cf8 <app_spi_queue_pop>:

static int app_spi_queue_pop(app_spi_frame_t *out) {
 8001cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
    int rc = -1;
 8001d00:	f04f 33ff 	mov.w	r3, #4294967295
 8001d04:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001d06:	b672      	cpsid	i
}
 8001d08:	bf00      	nop
    __disable_irq();
    if (g_spi_rx_queue_count > 0u) {
 8001d0a:	4b24      	ldr	r3, [pc, #144]	@ (8001d9c <app_spi_queue_pop+0xa4>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d03b      	beq.n	8001d8c <app_spi_queue_pop+0x94>
        if (out) {
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d01f      	beq.n	8001d5a <app_spi_queue_pop+0x62>
            *out = g_spi_rx_queue[g_spi_rx_queue_tail];
 8001d1a:	4b21      	ldr	r3, [pc, #132]	@ (8001da0 <app_spi_queue_pop+0xa8>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	4618      	mov	r0, r3
 8001d22:	6879      	ldr	r1, [r7, #4]
 8001d24:	4a1f      	ldr	r2, [pc, #124]	@ (8001da4 <app_spi_queue_pop+0xac>)
 8001d26:	232c      	movs	r3, #44	@ 0x2c
 8001d28:	fb00 f303 	mul.w	r3, r0, r3
 8001d2c:	4413      	add	r3, r2
 8001d2e:	461c      	mov	r4, r3
 8001d30:	468c      	mov	ip, r1
 8001d32:	f104 0e20 	add.w	lr, r4, #32
 8001d36:	4665      	mov	r5, ip
 8001d38:	4626      	mov	r6, r4
 8001d3a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001d3c:	6028      	str	r0, [r5, #0]
 8001d3e:	6069      	str	r1, [r5, #4]
 8001d40:	60aa      	str	r2, [r5, #8]
 8001d42:	60eb      	str	r3, [r5, #12]
 8001d44:	3410      	adds	r4, #16
 8001d46:	f10c 0c10 	add.w	ip, ip, #16
 8001d4a:	4574      	cmp	r4, lr
 8001d4c:	d1f3      	bne.n	8001d36 <app_spi_queue_pop+0x3e>
 8001d4e:	4665      	mov	r5, ip
 8001d50:	4623      	mov	r3, r4
 8001d52:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001d54:	6028      	str	r0, [r5, #0]
 8001d56:	6069      	str	r1, [r5, #4]
 8001d58:	60aa      	str	r2, [r5, #8]
        }
        g_spi_rx_queue_tail = (uint8_t)((g_spi_rx_queue_tail + 1u) % APP_SPI_RX_QUEUE_DEPTH);
 8001d5a:	4b11      	ldr	r3, [pc, #68]	@ (8001da0 <app_spi_queue_pop+0xa8>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	1c5a      	adds	r2, r3, #1
 8001d62:	0853      	lsrs	r3, r2, #1
 8001d64:	4910      	ldr	r1, [pc, #64]	@ (8001da8 <app_spi_queue_pop+0xb0>)
 8001d66:	fba1 1303 	umull	r1, r3, r1, r3
 8001d6a:	089b      	lsrs	r3, r3, #2
 8001d6c:	212a      	movs	r1, #42	@ 0x2a
 8001d6e:	fb01 f303 	mul.w	r3, r1, r3
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <app_spi_queue_pop+0xa8>)
 8001d78:	701a      	strb	r2, [r3, #0]
        g_spi_rx_queue_count--;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	@ (8001d9c <app_spi_queue_pop+0xa4>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	3b01      	subs	r3, #1
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	4b05      	ldr	r3, [pc, #20]	@ (8001d9c <app_spi_queue_pop+0xa4>)
 8001d86:	701a      	strb	r2, [r3, #0]
        rc = 0;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8001d8c:	b662      	cpsie	i
}
 8001d8e:	bf00      	nop
    }
    __enable_irq();
    return rc;
 8001d90:	68fb      	ldr	r3, [r7, #12]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	200008be 	.word	0x200008be
 8001da0:	200008bd 	.word	0x200008bd
 8001da4:	20000184 	.word	0x20000184
 8001da8:	30c30c31 	.word	0x30c30c31

08001dac <app_spi_handle_txrx_complete>:

static void app_spi_handle_txrx_complete(void) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
    uint16_t offset = 0u;
 8001db2:	2300      	movs	r3, #0
 8001db4:	80bb      	strh	r3, [r7, #4]
    uint16_t len = 0u;
 8001db6:	2300      	movs	r3, #0
 8001db8:	807b      	strh	r3, [r7, #2]
    uint8_t armazenado = 0u;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	71fb      	strb	r3, [r7, #7]

    app_spi_invalidate_dcache(g_spi_rx_dma_buf, APP_SPI_DMA_BUF_LEN);
 8001dbe:	212a      	movs	r1, #42	@ 0x2a
 8001dc0:	481c      	ldr	r0, [pc, #112]	@ (8001e34 <app_spi_handle_txrx_complete+0x88>)
 8001dc2:	f7ff fd24 	bl	800180e <app_spi_invalidate_dcache>

    if (app_spi_locate_frame(g_spi_rx_dma_buf, &offset, &len) == 0) {
 8001dc6:	1cba      	adds	r2, r7, #2
 8001dc8:	1d3b      	adds	r3, r7, #4
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4819      	ldr	r0, [pc, #100]	@ (8001e34 <app_spi_handle_txrx_complete+0x88>)
 8001dce:	f7ff feed 	bl	8001bac <app_spi_locate_frame>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d112      	bne.n	8001dfe <app_spi_handle_txrx_complete+0x52>
        if (app_spi_queue_push_isr(&g_spi_rx_dma_buf[offset], len) == 0) {
 8001dd8:	88bb      	ldrh	r3, [r7, #4]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <app_spi_handle_txrx_complete+0x88>)
 8001dde:	4413      	add	r3, r2
 8001de0:	887a      	ldrh	r2, [r7, #2]
 8001de2:	4611      	mov	r1, r2
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff ff35 	bl	8001c54 <app_spi_queue_push_isr>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d102      	bne.n	8001df6 <app_spi_handle_txrx_complete+0x4a>
            armazenado = 1u;
 8001df0:	2301      	movs	r3, #1
 8001df2:	71fb      	strb	r3, [r7, #7]
 8001df4:	e006      	b.n	8001e04 <app_spi_handle_txrx_complete+0x58>
        } else {
            g_spi_rx_overflow = 1u;
 8001df6:	4b10      	ldr	r3, [pc, #64]	@ (8001e38 <app_spi_handle_txrx_complete+0x8c>)
 8001df8:	2201      	movs	r2, #1
 8001dfa:	701a      	strb	r2, [r3, #0]
 8001dfc:	e002      	b.n	8001e04 <app_spi_handle_txrx_complete+0x58>
        }
    } else {
        g_spi_rx_overflow = 1u;
 8001dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001e38 <app_spi_handle_txrx_complete+0x8c>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	701a      	strb	r2, [r3, #0]
    }

    if (armazenado) {
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d006      	beq.n	8001e18 <app_spi_handle_txrx_complete+0x6c>
        g_spi_next_status = app_spi_compute_status();
 8001e0a:	f7ff fe6b 	bl	8001ae4 <app_spi_compute_status>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	461a      	mov	r2, r3
 8001e12:	4b0a      	ldr	r3, [pc, #40]	@ (8001e3c <app_spi_handle_txrx_complete+0x90>)
 8001e14:	701a      	strb	r2, [r3, #0]
 8001e16:	e002      	b.n	8001e1e <app_spi_handle_txrx_complete+0x72>
    } else {
        g_spi_next_status = APP_SPI_STATUS_BUSY;
 8001e18:	4b08      	ldr	r3, [pc, #32]	@ (8001e3c <app_spi_handle_txrx_complete+0x90>)
 8001e1a:	225a      	movs	r2, #90	@ 0x5a
 8001e1c:	701a      	strb	r2, [r3, #0]
    }

    app_spi_restart_dma(g_spi_next_status);
 8001e1e:	4b07      	ldr	r3, [pc, #28]	@ (8001e3c <app_spi_handle_txrx_complete+0x90>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff fe6f 	bl	8001b08 <app_spi_restart_dma>
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	2000012c 	.word	0x2000012c
 8001e38:	200008bf 	.word	0x200008bf
 8001e3c:	2000000c 	.word	0x2000000c

08001e40 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08e      	sub	sp, #56	@ 0x38
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8001e48:	f107 0314 	add.w	r3, r7, #20
 8001e4c:	2224      	movs	r2, #36	@ 0x24
 8001e4e:	2100      	movs	r1, #0
 8001e50:	4618      	mov	r0, r3
 8001e52:	f009 f971 	bl	800b138 <memset>
    TIM_MasterConfigTypeDef master = {0};
 8001e56:	f107 0308 	add.w	r3, r7, #8
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	601a      	str	r2, [r3, #0]
 8001e5e:	605a      	str	r2, [r3, #4]
 8001e60:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e62:	2303      	movs	r3, #3
 8001e64:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e76:	2300      	movs	r3, #0
 8001e78:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 8001e86:	f107 0314 	add.w	r3, r7, #20
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f005 fe2b 	bl	8007ae8 <HAL_TIM_Encoder_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8001e98:	f000 faa6 	bl	80023e8 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 8001ea4:	f107 0308 	add.w	r3, r7, #8
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f007 fc4c 	bl	8009748 <HAL_TIMEx_MasterConfigSynchronization>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 8001eb6:	f000 fa97 	bl	80023e8 <Error_Handler>
    }
}
 8001eba:	bf00      	nop
 8001ebc:	3738      	adds	r7, #56	@ 0x38
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b08a      	sub	sp, #40	@ 0x28
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 8001ece:	f107 0314 	add.w	r3, r7, #20
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	605a      	str	r2, [r3, #4]
 8001ed8:	609a      	str	r2, [r3, #8]
 8001eda:	60da      	str	r2, [r3, #12]
 8001edc:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 8001eee:	f107 0314 	add.w	r3, r7, #20
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f001 fde3 	bl	8003ac0 <HAL_GPIO_Init>
}
 8001efa:	bf00      	nop
 8001efc:	3728      	adds	r7, #40	@ 0x28
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8001f0a:	1d3b      	adds	r3, r7, #4
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 8001f18:	2203      	movs	r2, #3
 8001f1a:	2113      	movs	r1, #19
 8001f1c:	4824      	ldr	r0, [pc, #144]	@ (8001fb0 <board_config_apply_motion_gpio+0xac>)
 8001f1e:	f7ff ffd0 	bl	8001ec2 <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8001f22:	2203      	movs	r2, #3
 8001f24:	2104      	movs	r1, #4
 8001f26:	4822      	ldr	r0, [pc, #136]	@ (8001fb0 <board_config_apply_motion_gpio+0xac>)
 8001f28:	f7ff ffcb 	bl	8001ec2 <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8001f2c:	2203      	movs	r2, #3
 8001f2e:	210c      	movs	r1, #12
 8001f30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f34:	f7ff ffc5 	bl	8001ec2 <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 8001f38:	2200      	movs	r2, #0
 8001f3a:	2130      	movs	r1, #48	@ 0x30
 8001f3c:	481d      	ldr	r0, [pc, #116]	@ (8001fb4 <board_config_apply_motion_gpio+0xb0>)
 8001f3e:	f7ff ffc0 	bl	8001ec2 <configure_output>
    configure_output(GPIOA, GPIO_PIN_8, GPIO_SPEED_FREQ_LOW);
 8001f42:	2200      	movs	r2, #0
 8001f44:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f4c:	f7ff ffb9 	bl	8001ec2 <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8001f50:	2200      	movs	r2, #0
 8001f52:	2117      	movs	r1, #23
 8001f54:	4816      	ldr	r0, [pc, #88]	@ (8001fb0 <board_config_apply_motion_gpio+0xac>)
 8001f56:	f002 f969 	bl	800422c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	210c      	movs	r1, #12
 8001f5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f62:	f002 f963 	bl	800422c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_PIN_SET);
 8001f66:	2201      	movs	r2, #1
 8001f68:	2130      	movs	r1, #48	@ 0x30
 8001f6a:	4812      	ldr	r0, [pc, #72]	@ (8001fb4 <board_config_apply_motion_gpio+0xb0>)
 8001f6c:	f002 f95e 	bl	800422c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001f70:	2201      	movs	r2, #1
 8001f72:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f7a:	f002 f957 	bl	800422c <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f7e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001f82:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 8001f84:	2301      	movs	r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]

    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
 8001f88:	2307      	movs	r3, #7
 8001f8a:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8001f8c:	1d3b      	adds	r3, r7, #4
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4808      	ldr	r0, [pc, #32]	@ (8001fb4 <board_config_apply_motion_gpio+0xb0>)
 8001f92:	f001 fd95 	bl	8003ac0 <HAL_GPIO_Init>

    init.Pin = GPIO_PIN_13;
 8001f96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f9a:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8001f9c:	1d3b      	adds	r3, r7, #4
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	4804      	ldr	r0, [pc, #16]	@ (8001fb4 <board_config_apply_motion_gpio+0xb0>)
 8001fa2:	f001 fd8d 	bl	8003ac0 <HAL_GPIO_Init>
}
 8001fa6:	bf00      	nop
 8001fa8:	3718      	adds	r7, #24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	48000400 	.word	0x48000400
 8001fb4:	48000800 	.word	0x48000800

08001fb8 <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim2);
 8001fbc:	4805      	ldr	r0, [pc, #20]	@ (8001fd4 <board_config_force_encoder_quadrature+0x1c>)
 8001fbe:	f7ff ff3f 	bl	8001e40 <configure_encoder_timer>
    configure_encoder_timer(&htim3);
 8001fc2:	4805      	ldr	r0, [pc, #20]	@ (8001fd8 <board_config_force_encoder_quadrature+0x20>)
 8001fc4:	f7ff ff3c 	bl	8001e40 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 8001fc8:	4804      	ldr	r0, [pc, #16]	@ (8001fdc <board_config_force_encoder_quadrature+0x24>)
 8001fca:	f7ff ff39 	bl	8001e40 <configure_encoder_timer>
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	200009bc 	.word	0x200009bc
 8001fd8:	20000a08 	.word	0x20000a08
 8001fdc:	20000a54 	.word	0x20000a54

08001fe0 <board_config_remap_tim3_encoder_pins>:

void board_config_remap_tim3_encoder_pins(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8001fe6:	1d3b      	adds	r3, r7, #4
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	605a      	str	r2, [r3, #4]
 8001fee:	609a      	str	r2, [r3, #8]
 8001ff0:	60da      	str	r2, [r3, #12]
 8001ff2:	611a      	str	r2, [r3, #16]

    /* Libera a configuração padrão do CubeMX e migra o encoder para PC6/PC7 */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_3 | GPIO_PIN_4);
 8001ff4:	2118      	movs	r1, #24
 8001ff6:	4811      	ldr	r0, [pc, #68]	@ (800203c <board_config_remap_tim3_encoder_pins+0x5c>)
 8001ff8:	f001 ffee 	bl	8003fd8 <HAL_GPIO_DeInit>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ffc:	4b10      	ldr	r3, [pc, #64]	@ (8002040 <board_config_remap_tim3_encoder_pins+0x60>)
 8001ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002000:	4a0f      	ldr	r2, [pc, #60]	@ (8002040 <board_config_remap_tim3_encoder_pins+0x60>)
 8002002:	f043 0304 	orr.w	r3, r3, #4
 8002006:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002008:	4b0d      	ldr	r3, [pc, #52]	@ (8002040 <board_config_remap_tim3_encoder_pins+0x60>)
 800200a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	603b      	str	r3, [r7, #0]
 8002012:	683b      	ldr	r3, [r7, #0]

    init.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8002014:	23c0      	movs	r3, #192	@ 0xc0
 8002016:	607b      	str	r3, [r7, #4]
    init.Mode = GPIO_MODE_AF_PP;
 8002018:	2302      	movs	r3, #2
 800201a:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_NOPULL;
 800201c:	2300      	movs	r3, #0
 800201e:	60fb      	str	r3, [r7, #12]
    init.Speed = GPIO_SPEED_FREQ_LOW;
 8002020:	2300      	movs	r3, #0
 8002022:	613b      	str	r3, [r7, #16]
    init.Alternate = GPIO_AF2_TIM3;
 8002024:	2302      	movs	r3, #2
 8002026:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &init);
 8002028:	1d3b      	adds	r3, r7, #4
 800202a:	4619      	mov	r1, r3
 800202c:	4805      	ldr	r0, [pc, #20]	@ (8002044 <board_config_remap_tim3_encoder_pins+0x64>)
 800202e:	f001 fd47 	bl	8003ac0 <HAL_GPIO_Init>
}
 8002032:	bf00      	nop
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	48001000 	.word	0x48001000
 8002040:	40021000 	.word	0x40021000
 8002044:	48000800 	.word	0x48000800

08002048 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800204c:	2200      	movs	r2, #0
 800204e:	2100      	movs	r1, #0
 8002050:	2006      	movs	r0, #6
 8002052:	f001 f99f 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002056:	2006      	movs	r0, #6
 8002058:	f001 f9c8 	bl	80033ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800205c:	2200      	movs	r2, #0
 800205e:	2100      	movs	r1, #0
 8002060:	2007      	movs	r0, #7
 8002062:	f001 f997 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002066:	2007      	movs	r0, #7
 8002068:	f001 f9c0 	bl	80033ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800206c:	2200      	movs	r2, #0
 800206e:	2100      	movs	r1, #0
 8002070:	2008      	movs	r0, #8
 8002072:	f001 f98f 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002076:	2008      	movs	r0, #8
 8002078:	f001 f9b8 	bl	80033ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800207c:	2200      	movs	r2, #0
 800207e:	2100      	movs	r1, #0
 8002080:	2028      	movs	r0, #40	@ 0x28
 8002082:	f001 f987 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002086:	2028      	movs	r0, #40	@ 0x28
 8002088:	f001 f9b0 	bl	80033ec <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800208c:	2200      	movs	r2, #0
 800208e:	2101      	movs	r1, #1
 8002090:	2036      	movs	r0, #54	@ 0x36
 8002092:	f001 f97f 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002096:	2036      	movs	r0, #54	@ 0x36
 8002098:	f001 f9a8 	bl	80033ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 2, 0);
 800209c:	2200      	movs	r2, #0
 800209e:	2102      	movs	r1, #2
 80020a0:	200c      	movs	r0, #12
 80020a2:	f001 f977 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80020a6:	200c      	movs	r0, #12
 80020a8:	f001 f9a0 	bl	80033ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 2, 0);
 80020ac:	2200      	movs	r2, #0
 80020ae:	2102      	movs	r1, #2
 80020b0:	200d      	movs	r0, #13
 80020b2:	f001 f96f 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80020b6:	200d      	movs	r0, #13
 80020b8:	f001 f998 	bl	80033ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 80020bc:	2200      	movs	r2, #0
 80020be:	2103      	movs	r1, #3
 80020c0:	2037      	movs	r0, #55	@ 0x37
 80020c2:	f001 f967 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80020c6:	2037      	movs	r0, #55	@ 0x37
 80020c8:	f001 f990 	bl	80033ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 80020cc:	2200      	movs	r2, #0
 80020ce:	2104      	movs	r1, #4
 80020d0:	2025      	movs	r0, #37	@ 0x25
 80020d2:	f001 f95f 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020d6:	2025      	movs	r0, #37	@ 0x25
 80020d8:	f001 f988 	bl	80033ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80020dc:	2200      	movs	r2, #0
 80020de:	2105      	movs	r1, #5
 80020e0:	2023      	movs	r0, #35	@ 0x23
 80020e2:	f001 f957 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80020e6:	2023      	movs	r0, #35	@ 0x23
 80020e8:	f001 f980 	bl	80033ec <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 80020ec:	2200      	movs	r2, #0
 80020ee:	2106      	movs	r1, #6
 80020f0:	2018      	movs	r0, #24
 80020f2:	f001 f94f 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80020f6:	2018      	movs	r0, #24
 80020f8:	f001 f978 	bl	80033ec <HAL_NVIC_EnableIRQ>
}
 80020fc:	bf00      	nop
 80020fe:	bd80      	pop	{r7, pc}

08002100 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002106:	4b10      	ldr	r3, [pc, #64]	@ (8002148 <MX_DMA_Init+0x48>)
 8002108:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800210a:	4a0f      	ldr	r2, [pc, #60]	@ (8002148 <MX_DMA_Init+0x48>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6493      	str	r3, [r2, #72]	@ 0x48
 8002112:	4b0d      	ldr	r3, [pc, #52]	@ (8002148 <MX_DMA_Init+0x48>)
 8002114:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	607b      	str	r3, [r7, #4]
 800211c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	2100      	movs	r1, #0
 8002122:	200c      	movs	r0, #12
 8002124:	f001 f936 	bl	8003394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002128:	200c      	movs	r0, #12
 800212a:	f001 f95f 	bl	80033ec <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800212e:	2200      	movs	r2, #0
 8002130:	2100      	movs	r1, #0
 8002132:	200d      	movs	r0, #13
 8002134:	f001 f92e 	bl	8003394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002138:	200d      	movs	r0, #13
 800213a:	f001 f957 	bl	80033ec <HAL_NVIC_EnableIRQ>

}
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40021000 	.word	0x40021000

0800214c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08c      	sub	sp, #48	@ 0x30
 8002150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002152:	f107 031c 	add.w	r3, r7, #28
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	605a      	str	r2, [r3, #4]
 800215c:	609a      	str	r2, [r3, #8]
 800215e:	60da      	str	r2, [r3, #12]
 8002160:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002162:	4b4d      	ldr	r3, [pc, #308]	@ (8002298 <MX_GPIO_Init+0x14c>)
 8002164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002166:	4a4c      	ldr	r2, [pc, #304]	@ (8002298 <MX_GPIO_Init+0x14c>)
 8002168:	f043 0310 	orr.w	r3, r3, #16
 800216c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800216e:	4b4a      	ldr	r3, [pc, #296]	@ (8002298 <MX_GPIO_Init+0x14c>)
 8002170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002172:	f003 0310 	and.w	r3, r3, #16
 8002176:	61bb      	str	r3, [r7, #24]
 8002178:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800217a:	4b47      	ldr	r3, [pc, #284]	@ (8002298 <MX_GPIO_Init+0x14c>)
 800217c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217e:	4a46      	ldr	r2, [pc, #280]	@ (8002298 <MX_GPIO_Init+0x14c>)
 8002180:	f043 0304 	orr.w	r3, r3, #4
 8002184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002186:	4b44      	ldr	r3, [pc, #272]	@ (8002298 <MX_GPIO_Init+0x14c>)
 8002188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218a:	f003 0304 	and.w	r3, r3, #4
 800218e:	617b      	str	r3, [r7, #20]
 8002190:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002192:	4b41      	ldr	r3, [pc, #260]	@ (8002298 <MX_GPIO_Init+0x14c>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002196:	4a40      	ldr	r2, [pc, #256]	@ (8002298 <MX_GPIO_Init+0x14c>)
 8002198:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800219c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800219e:	4b3e      	ldr	r3, [pc, #248]	@ (8002298 <MX_GPIO_Init+0x14c>)
 80021a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002298 <MX_GPIO_Init+0x14c>)
 80021ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ae:	4a3a      	ldr	r2, [pc, #232]	@ (8002298 <MX_GPIO_Init+0x14c>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021b6:	4b38      	ldr	r3, [pc, #224]	@ (8002298 <MX_GPIO_Init+0x14c>)
 80021b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c2:	4b35      	ldr	r3, [pc, #212]	@ (8002298 <MX_GPIO_Init+0x14c>)
 80021c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c6:	4a34      	ldr	r2, [pc, #208]	@ (8002298 <MX_GPIO_Init+0x14c>)
 80021c8:	f043 0302 	orr.w	r3, r3, #2
 80021cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021ce:	4b32      	ldr	r3, [pc, #200]	@ (8002298 <MX_GPIO_Init+0x14c>)
 80021d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021da:	4b2f      	ldr	r3, [pc, #188]	@ (8002298 <MX_GPIO_Init+0x14c>)
 80021dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021de:	4a2e      	ldr	r2, [pc, #184]	@ (8002298 <MX_GPIO_Init+0x14c>)
 80021e0:	f043 0308 	orr.w	r3, r3, #8
 80021e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021e6:	4b2c      	ldr	r3, [pc, #176]	@ (8002298 <MX_GPIO_Init+0x14c>)
 80021e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ea:	f003 0308 	and.w	r3, r3, #8
 80021ee:	607b      	str	r3, [r7, #4]
 80021f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE5 PE6 PE7
                           PE8 PE9 PE10 PE11
                           PE12 PE13 PE14 PE15
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 80021f2:	f64f 73e7 	movw	r3, #65511	@ 0xffe7
 80021f6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021f8:	2303      	movs	r3, #3
 80021fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002200:	f107 031c 	add.w	r3, r7, #28
 8002204:	4619      	mov	r1, r3
 8002206:	4825      	ldr	r0, [pc, #148]	@ (800229c <MX_GPIO_Init+0x150>)
 8002208:	f001 fc5a 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 800220c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002210:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002212:	2303      	movs	r3, #3
 8002214:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800221a:	f107 031c 	add.w	r3, r7, #28
 800221e:	4619      	mov	r1, r3
 8002220:	481f      	ldr	r0, [pc, #124]	@ (80022a0 <MX_GPIO_Init+0x154>)
 8002222:	f001 fc4d 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002226:	2303      	movs	r3, #3
 8002228:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800222a:	2303      	movs	r3, #3
 800222c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222e:	2300      	movs	r3, #0
 8002230:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002232:	f107 031c 	add.w	r3, r7, #28
 8002236:	4619      	mov	r1, r3
 8002238:	481a      	ldr	r0, [pc, #104]	@ (80022a4 <MX_GPIO_Init+0x158>)
 800223a:	f001 fc41 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA8 PA9 PA10
                           PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800223e:	f641 7308 	movw	r3, #7944	@ 0x1f08
 8002242:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002244:	2303      	movs	r3, #3
 8002246:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224c:	f107 031c 	add.w	r3, r7, #28
 8002250:	4619      	mov	r1, r3
 8002252:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002256:	f001 fc33 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800225a:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 800225e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002260:	2303      	movs	r3, #3
 8002262:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002268:	f107 031c 	add.w	r3, r7, #28
 800226c:	4619      	mov	r1, r3
 800226e:	480e      	ldr	r0, [pc, #56]	@ (80022a8 <MX_GPIO_Init+0x15c>)
 8002270:	f001 fc26 	bl	8003ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002274:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002278:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800227a:	2303      	movs	r3, #3
 800227c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002282:	f107 031c 	add.w	r3, r7, #28
 8002286:	4619      	mov	r1, r3
 8002288:	4808      	ldr	r0, [pc, #32]	@ (80022ac <MX_GPIO_Init+0x160>)
 800228a:	f001 fc19 	bl	8003ac0 <HAL_GPIO_Init>

}
 800228e:	bf00      	nop
 8002290:	3730      	adds	r7, #48	@ 0x30
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40021000 	.word	0x40021000
 800229c:	48001000 	.word	0x48001000
 80022a0:	48000800 	.word	0x48000800
 80022a4:	48001c00 	.word	0x48001c00
 80022a8:	48000400 	.word	0x48000400
 80022ac:	48000c00 	.word	0x48000c00

080022b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022b4:	f000 ff09 	bl	80030ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022b8:	f000 f821 	bl	80022fe <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022bc:	f7ff ff46 	bl	800214c <MX_GPIO_Init>
  MX_DMA_Init();
 80022c0:	f7ff ff1e 	bl	8002100 <MX_DMA_Init>
  MX_SPI1_Init();
 80022c4:	f000 f8b4 	bl	8002430 <MX_SPI1_Init>
  MX_TIM6_Init();
 80022c8:	f000 fbcc 	bl	8002a64 <MX_TIM6_Init>
  MX_TIM2_Init();
 80022cc:	f000 faca 	bl	8002864 <MX_TIM2_Init>
  MX_TIM5_Init();
 80022d0:	f000 fb72 	bl	80029b8 <MX_TIM5_Init>
  MX_TIM7_Init();
 80022d4:	f000 fbfc 	bl	8002ad0 <MX_TIM7_Init>
  MX_TIM3_Init();
 80022d8:	f000 fb18 	bl	800290c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80022dc:	f000 fe3e 	bl	8002f5c <MX_USART1_UART_Init>
  MX_TIM15_Init();
 80022e0:	f000 fc2c 	bl	8002b3c <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 80022e4:	f7ff fe0e 	bl	8001f04 <board_config_apply_motion_gpio>
    board_config_remap_tim3_encoder_pins();
 80022e8:	f7ff fe7a 	bl	8001fe0 <board_config_remap_tim3_encoder_pins>
    board_config_force_encoder_quadrature();
 80022ec:	f7ff fe64 	bl	8001fb8 <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 80022f0:	f7ff feaa 	bl	8002048 <board_config_apply_interrupt_priorities>
    //board_config_apply_spi_dma_profile();
    app_init();
 80022f4:	f7ff fa96 	bl	8001824 <app_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 80022f8:	f7ff faf2 	bl	80018e0 <app_poll>
 80022fc:	e7fc      	b.n	80022f8 <main+0x48>

080022fe <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b096      	sub	sp, #88	@ 0x58
 8002302:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002304:	f107 0314 	add.w	r3, r7, #20
 8002308:	2244      	movs	r2, #68	@ 0x44
 800230a:	2100      	movs	r1, #0
 800230c:	4618      	mov	r0, r3
 800230e:	f008 ff13 	bl	800b138 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002312:	463b      	mov	r3, r7
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	60da      	str	r2, [r3, #12]
 800231e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002320:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002324:	f001 ffe0 	bl	80042e8 <HAL_PWREx_ControlVoltageScaling>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800232e:	f000 f85b 	bl	80023e8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002332:	2310      	movs	r3, #16
 8002334:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002336:	2301      	movs	r3, #1
 8002338:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800233a:	2300      	movs	r3, #0
 800233c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800233e:	2360      	movs	r3, #96	@ 0x60
 8002340:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002342:	2302      	movs	r3, #2
 8002344:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002346:	2301      	movs	r3, #1
 8002348:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800234a:	2301      	movs	r3, #1
 800234c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800234e:	2328      	movs	r3, #40	@ 0x28
 8002350:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002352:	2307      	movs	r3, #7
 8002354:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002356:	2302      	movs	r3, #2
 8002358:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800235a:	2302      	movs	r3, #2
 800235c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800235e:	f107 0314 	add.w	r3, r7, #20
 8002362:	4618      	mov	r0, r3
 8002364:	f002 f822 	bl	80043ac <HAL_RCC_OscConfig>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800236e:	f000 f83b 	bl	80023e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002372:	230f      	movs	r3, #15
 8002374:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002376:	2303      	movs	r3, #3
 8002378:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800237a:	2300      	movs	r3, #0
 800237c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800237e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002382:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002384:	2300      	movs	r3, #0
 8002386:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002388:	463b      	mov	r3, r7
 800238a:	2104      	movs	r1, #4
 800238c:	4618      	mov	r0, r3
 800238e:	f002 fd0f 	bl	8004db0 <HAL_RCC_ClockConfig>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002398:	f000 f826 	bl	80023e8 <Error_Handler>
  }
}
 800239c:	bf00      	nop
 800239e:	3758      	adds	r7, #88	@ 0x58
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <HAL_SPI_TxRxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  app_on_spi_txrx_half_complete(hspi);
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f7ff fafb 	bl	80019a8 <app_on_spi_txrx_half_complete>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b082      	sub	sp, #8
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
  app_on_spi_txrx_complete(hspi);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f7ff fb0a 	bl	80019dc <app_on_spi_txrx_complete>
}
 80023c8:	bf00      	nop
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  app_on_spi_tx_complete(hspi);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f7ff fb13 	bl	8001a04 <app_on_spi_tx_complete>
}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
	...

080023e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 80023ec:	f04f 32ff 	mov.w	r2, #4294967295
 80023f0:	2164      	movs	r1, #100	@ 0x64
 80023f2:	2000      	movs	r0, #0
 80023f4:	f7fe ffcc 	bl	8001390 <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 80023f8:	4a04      	ldr	r2, [pc, #16]	@ (800240c <Error_Handler+0x24>)
 80023fa:	4905      	ldr	r1, [pc, #20]	@ (8002410 <Error_Handler+0x28>)
 80023fc:	4805      	ldr	r0, [pc, #20]	@ (8002414 <Error_Handler+0x2c>)
 80023fe:	f7fe ffdb 	bl	80013b8 <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 8002402:	b672      	cpsid	i
}
 8002404:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 8002406:	bf00      	nop
 8002408:	e7fd      	b.n	8002406 <Error_Handler+0x1e>
 800240a:	bf00      	nop
 800240c:	0800c258 	.word	0x0800c258
 8002410:	0800c268 	.word	0x0800c268
 8002414:	0800c270 	.word	0x0800c270

08002418 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8002422:	bf00      	nop
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
	...

08002430 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002434:	4b18      	ldr	r3, [pc, #96]	@ (8002498 <MX_SPI1_Init+0x68>)
 8002436:	4a19      	ldr	r2, [pc, #100]	@ (800249c <MX_SPI1_Init+0x6c>)
 8002438:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800243a:	4b17      	ldr	r3, [pc, #92]	@ (8002498 <MX_SPI1_Init+0x68>)
 800243c:	2200      	movs	r2, #0
 800243e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002440:	4b15      	ldr	r3, [pc, #84]	@ (8002498 <MX_SPI1_Init+0x68>)
 8002442:	2200      	movs	r2, #0
 8002444:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002446:	4b14      	ldr	r3, [pc, #80]	@ (8002498 <MX_SPI1_Init+0x68>)
 8002448:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800244c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800244e:	4b12      	ldr	r3, [pc, #72]	@ (8002498 <MX_SPI1_Init+0x68>)
 8002450:	2202      	movs	r2, #2
 8002452:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002454:	4b10      	ldr	r3, [pc, #64]	@ (8002498 <MX_SPI1_Init+0x68>)
 8002456:	2201      	movs	r2, #1
 8002458:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800245a:	4b0f      	ldr	r3, [pc, #60]	@ (8002498 <MX_SPI1_Init+0x68>)
 800245c:	2200      	movs	r2, #0
 800245e:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002460:	4b0d      	ldr	r3, [pc, #52]	@ (8002498 <MX_SPI1_Init+0x68>)
 8002462:	2200      	movs	r2, #0
 8002464:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002466:	4b0c      	ldr	r3, [pc, #48]	@ (8002498 <MX_SPI1_Init+0x68>)
 8002468:	2200      	movs	r2, #0
 800246a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800246c:	4b0a      	ldr	r3, [pc, #40]	@ (8002498 <MX_SPI1_Init+0x68>)
 800246e:	2200      	movs	r2, #0
 8002470:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002472:	4b09      	ldr	r3, [pc, #36]	@ (8002498 <MX_SPI1_Init+0x68>)
 8002474:	2207      	movs	r2, #7
 8002476:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002478:	4b07      	ldr	r3, [pc, #28]	@ (8002498 <MX_SPI1_Init+0x68>)
 800247a:	2200      	movs	r2, #0
 800247c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800247e:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <MX_SPI1_Init+0x68>)
 8002480:	2200      	movs	r2, #0
 8002482:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002484:	4804      	ldr	r0, [pc, #16]	@ (8002498 <MX_SPI1_Init+0x68>)
 8002486:	f003 fedf 	bl	8006248 <HAL_SPI_Init>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8002490:	f7ff ffaa 	bl	80023e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002494:	bf00      	nop
 8002496:	bd80      	pop	{r7, pc}
 8002498:	200008c4 	.word	0x200008c4
 800249c:	40013000 	.word	0x40013000

080024a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	@ 0x28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
 80024b6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a45      	ldr	r2, [pc, #276]	@ (80025d4 <HAL_SPI_MspInit+0x134>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	f040 8083 	bne.w	80025ca <HAL_SPI_MspInit+0x12a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024c4:	4b44      	ldr	r3, [pc, #272]	@ (80025d8 <HAL_SPI_MspInit+0x138>)
 80024c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024c8:	4a43      	ldr	r2, [pc, #268]	@ (80025d8 <HAL_SPI_MspInit+0x138>)
 80024ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80024ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80024d0:	4b41      	ldr	r3, [pc, #260]	@ (80025d8 <HAL_SPI_MspInit+0x138>)
 80024d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024d8:	613b      	str	r3, [r7, #16]
 80024da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024dc:	4b3e      	ldr	r3, [pc, #248]	@ (80025d8 <HAL_SPI_MspInit+0x138>)
 80024de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024e0:	4a3d      	ldr	r2, [pc, #244]	@ (80025d8 <HAL_SPI_MspInit+0x138>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024e8:	4b3b      	ldr	r3, [pc, #236]	@ (80025d8 <HAL_SPI_MspInit+0x138>)
 80024ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80024f4:	23f0      	movs	r3, #240	@ 0xf0
 80024f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f8:	2302      	movs	r3, #2
 80024fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002500:	2303      	movs	r3, #3
 8002502:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002504:	2305      	movs	r3, #5
 8002506:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	4619      	mov	r1, r3
 800250e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002512:	f001 fad5 	bl	8003ac0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002516:	4b31      	ldr	r3, [pc, #196]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 8002518:	4a31      	ldr	r2, [pc, #196]	@ (80025e0 <HAL_SPI_MspInit+0x140>)
 800251a:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 800251c:	4b2f      	ldr	r3, [pc, #188]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 800251e:	2201      	movs	r2, #1
 8002520:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002522:	4b2e      	ldr	r3, [pc, #184]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 8002524:	2200      	movs	r2, #0
 8002526:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002528:	4b2c      	ldr	r3, [pc, #176]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 800252a:	2200      	movs	r2, #0
 800252c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800252e:	4b2b      	ldr	r3, [pc, #172]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 8002530:	2280      	movs	r2, #128	@ 0x80
 8002532:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002534:	4b29      	ldr	r3, [pc, #164]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 8002536:	2200      	movs	r2, #0
 8002538:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800253a:	4b28      	ldr	r3, [pc, #160]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 800253c:	2200      	movs	r2, #0
 800253e:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8002540:	4b26      	ldr	r3, [pc, #152]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 8002542:	2220      	movs	r2, #32
 8002544:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002546:	4b25      	ldr	r3, [pc, #148]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 8002548:	2200      	movs	r2, #0
 800254a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800254c:	4823      	ldr	r0, [pc, #140]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 800254e:	f000 ff71 	bl	8003434 <HAL_DMA_Init>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8002558:	f7ff ff46 	bl	80023e8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a1f      	ldr	r2, [pc, #124]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 8002560:	659a      	str	r2, [r3, #88]	@ 0x58
 8002562:	4a1e      	ldr	r2, [pc, #120]	@ (80025dc <HAL_SPI_MspInit+0x13c>)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002568:	4b1e      	ldr	r3, [pc, #120]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 800256a:	4a1f      	ldr	r2, [pc, #124]	@ (80025e8 <HAL_SPI_MspInit+0x148>)
 800256c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 800256e:	4b1d      	ldr	r3, [pc, #116]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 8002570:	2201      	movs	r2, #1
 8002572:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002574:	4b1b      	ldr	r3, [pc, #108]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 8002576:	2210      	movs	r2, #16
 8002578:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800257a:	4b1a      	ldr	r3, [pc, #104]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 800257c:	2200      	movs	r2, #0
 800257e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002580:	4b18      	ldr	r3, [pc, #96]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 8002582:	2280      	movs	r2, #128	@ 0x80
 8002584:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002586:	4b17      	ldr	r3, [pc, #92]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 8002588:	2200      	movs	r2, #0
 800258a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800258c:	4b15      	ldr	r3, [pc, #84]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 800258e:	2200      	movs	r2, #0
 8002590:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8002592:	4b14      	ldr	r3, [pc, #80]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 8002594:	2220      	movs	r2, #32
 8002596:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002598:	4b12      	ldr	r3, [pc, #72]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 800259a:	2200      	movs	r2, #0
 800259c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800259e:	4811      	ldr	r0, [pc, #68]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 80025a0:	f000 ff48 	bl	8003434 <HAL_DMA_Init>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 80025aa:	f7ff ff1d 	bl	80023e8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a0c      	ldr	r2, [pc, #48]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 80025b2:	655a      	str	r2, [r3, #84]	@ 0x54
 80025b4:	4a0b      	ldr	r2, [pc, #44]	@ (80025e4 <HAL_SPI_MspInit+0x144>)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80025ba:	2200      	movs	r2, #0
 80025bc:	2100      	movs	r1, #0
 80025be:	2023      	movs	r0, #35	@ 0x23
 80025c0:	f000 fee8 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80025c4:	2023      	movs	r0, #35	@ 0x23
 80025c6:	f000 ff11 	bl	80033ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80025ca:	bf00      	nop
 80025cc:	3728      	adds	r7, #40	@ 0x28
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40013000 	.word	0x40013000
 80025d8:	40021000 	.word	0x40021000
 80025dc:	20000928 	.word	0x20000928
 80025e0:	4002001c 	.word	0x4002001c
 80025e4:	20000970 	.word	0x20000970
 80025e8:	40020030 	.word	0x40020030

080025ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002630 <HAL_MspInit+0x44>)
 80025f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f6:	4a0e      	ldr	r2, [pc, #56]	@ (8002630 <HAL_MspInit+0x44>)
 80025f8:	f043 0301 	orr.w	r3, r3, #1
 80025fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80025fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <HAL_MspInit+0x44>)
 8002600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	607b      	str	r3, [r7, #4]
 8002608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800260a:	4b09      	ldr	r3, [pc, #36]	@ (8002630 <HAL_MspInit+0x44>)
 800260c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800260e:	4a08      	ldr	r2, [pc, #32]	@ (8002630 <HAL_MspInit+0x44>)
 8002610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002614:	6593      	str	r3, [r2, #88]	@ 0x58
 8002616:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <HAL_MspInit+0x44>)
 8002618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800261a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800261e:	603b      	str	r3, [r7, #0]
 8002620:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002622:	bf00      	nop
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	40021000 	.word	0x40021000

08002634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002638:	bf00      	nop
 800263a:	e7fd      	b.n	8002638 <NMI_Handler+0x4>

0800263c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002640:	bf00      	nop
 8002642:	e7fd      	b.n	8002640 <HardFault_Handler+0x4>

08002644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002648:	bf00      	nop
 800264a:	e7fd      	b.n	8002648 <MemManage_Handler+0x4>

0800264c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002650:	bf00      	nop
 8002652:	e7fd      	b.n	8002650 <BusFault_Handler+0x4>

08002654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002658:	bf00      	nop
 800265a:	e7fd      	b.n	8002658 <UsageFault_Handler+0x4>

0800265c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002660:	bf00      	nop
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800266a:	b480      	push	{r7}
 800266c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800266e:	bf00      	nop
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800268a:	f000 fd73 	bl	8003174 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
	...

08002694 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002698:	4802      	ldr	r0, [pc, #8]	@ (80026a4 <DMA1_Channel2_IRQHandler+0x10>)
 800269a:	f001 f932 	bl	8003902 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800269e:	bf00      	nop
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000928 	.word	0x20000928

080026a8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80026ac:	4802      	ldr	r0, [pc, #8]	@ (80026b8 <DMA1_Channel3_IRQHandler+0x10>)
 80026ae:	f001 f928 	bl	8003902 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80026b2:	bf00      	nop
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000970 	.word	0x20000970

080026bc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80026c0:	4802      	ldr	r0, [pc, #8]	@ (80026cc <SPI1_IRQHandler+0x10>)
 80026c2:	f004 f9e9 	bl	8006a98 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80026c6:	bf00      	nop
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	200008c4 	.word	0x200008c4

080026d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80026d4:	4802      	ldr	r0, [pc, #8]	@ (80026e0 <TIM6_DAC_IRQHandler+0x10>)
 80026d6:	f005 fbc9 	bl	8007e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20000aa0 	.word	0x20000aa0

080026e4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80026e8:	4802      	ldr	r0, [pc, #8]	@ (80026f4 <TIM7_IRQHandler+0x10>)
 80026ea:	f005 fbbf 	bl	8007e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80026ee:	bf00      	nop
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	20000aec 	.word	0x20000aec

080026f8 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80026fc:	2001      	movs	r0, #1
 80026fe:	f001 fdc1 	bl	8004284 <HAL_GPIO_EXTI_IRQHandler>
}
 8002702:	bf00      	nop
 8002704:	bd80      	pop	{r7, pc}

08002706 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800270a:	2002      	movs	r0, #2
 800270c:	f001 fdba 	bl	8004284 <HAL_GPIO_EXTI_IRQHandler>
}
 8002710:	bf00      	nop
 8002712:	bd80      	pop	{r7, pc}

08002714 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002718:	2004      	movs	r0, #4
 800271a:	f001 fdb3 	bl	8004284 <HAL_GPIO_EXTI_IRQHandler>
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}

08002722 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002726:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800272a:	f001 fdab 	bl	8004284 <HAL_GPIO_EXTI_IRQHandler>
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}

08002732 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8002732:	b580      	push	{r7, lr}
 8002734:	b086      	sub	sp, #24
 8002736:	af00      	add	r7, sp, #0
 8002738:	60f8      	str	r0, [r7, #12]
 800273a:	60b9      	str	r1, [r7, #8]
 800273c:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
 8002742:	e00a      	b.n	800275a <_read+0x28>
		*ptr++ = __io_getchar();
 8002744:	f3af 8000 	nop.w
 8002748:	4601      	mov	r1, r0
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	1c5a      	adds	r2, r3, #1
 800274e:	60ba      	str	r2, [r7, #8]
 8002750:	b2ca      	uxtb	r2, r1
 8002752:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	3301      	adds	r3, #1
 8002758:	617b      	str	r3, [r7, #20]
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	429a      	cmp	r2, r3
 8002760:	dbf0      	blt.n	8002744 <_read+0x12>
	}

	return len;
 8002762:	687b      	ldr	r3, [r7, #4]
}
 8002764:	4618      	mov	r0, r3
 8002766:	3718      	adds	r7, #24
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8002774:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002778:	4618      	mov	r0, r3
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <_fstat>:

int _fstat(int file, struct stat *st) {
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002794:	605a      	str	r2, [r3, #4]
	return 0;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <_isatty>:

int _isatty(int file) {
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80027ac:	2301      	movs	r3, #1
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80027ba:	b480      	push	{r7}
 80027bc:	b085      	sub	sp, #20
 80027be:	af00      	add	r7, sp, #0
 80027c0:	60f8      	str	r0, [r7, #12]
 80027c2:	60b9      	str	r1, [r7, #8]
 80027c4:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3714      	adds	r7, #20
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80027dc:	4a14      	ldr	r2, [pc, #80]	@ (8002830 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80027de:	4b15      	ldr	r3, [pc, #84]	@ (8002834 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80027e8:	4b13      	ldr	r3, [pc, #76]	@ (8002838 <_sbrk+0x64>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d102      	bne.n	80027f6 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80027f0:	4b11      	ldr	r3, [pc, #68]	@ (8002838 <_sbrk+0x64>)
 80027f2:	4a12      	ldr	r2, [pc, #72]	@ (800283c <_sbrk+0x68>)
 80027f4:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80027f6:	4b10      	ldr	r3, [pc, #64]	@ (8002838 <_sbrk+0x64>)
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4413      	add	r3, r2
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	429a      	cmp	r2, r3
 8002802:	d207      	bcs.n	8002814 <_sbrk+0x40>
		errno = ENOMEM;
 8002804:	f008 fcf6 	bl	800b1f4 <__errno>
 8002808:	4603      	mov	r3, r0
 800280a:	220c      	movs	r2, #12
 800280c:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800280e:	f04f 33ff 	mov.w	r3, #4294967295
 8002812:	e009      	b.n	8002828 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8002814:	4b08      	ldr	r3, [pc, #32]	@ (8002838 <_sbrk+0x64>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 800281a:	4b07      	ldr	r3, [pc, #28]	@ (8002838 <_sbrk+0x64>)
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4413      	add	r3, r2
 8002822:	4a05      	ldr	r2, [pc, #20]	@ (8002838 <_sbrk+0x64>)
 8002824:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8002826:	68fb      	ldr	r3, [r7, #12]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20018000 	.word	0x20018000
 8002834:	00000400 	.word	0x00000400
 8002838:	200009b8 	.word	0x200009b8
 800283c:	20000d60 	.word	0x20000d60

08002840 <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8002844:	4b06      	ldr	r3, [pc, #24]	@ (8002860 <SystemInit+0x20>)
 8002846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800284a:	4a05      	ldr	r2, [pc, #20]	@ (8002860 <SystemInit+0x20>)
 800284c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002850:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002854:	bf00      	nop
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08c      	sub	sp, #48	@ 0x30
 8002868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800286a:	f107 030c 	add.w	r3, r7, #12
 800286e:	2224      	movs	r2, #36	@ 0x24
 8002870:	2100      	movs	r1, #0
 8002872:	4618      	mov	r0, r3
 8002874:	f008 fc60 	bl	800b138 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002878:	463b      	mov	r3, r7
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002882:	4b21      	ldr	r3, [pc, #132]	@ (8002908 <MX_TIM2_Init+0xa4>)
 8002884:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002888:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800288a:	4b1f      	ldr	r3, [pc, #124]	@ (8002908 <MX_TIM2_Init+0xa4>)
 800288c:	2200      	movs	r2, #0
 800288e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002890:	4b1d      	ldr	r3, [pc, #116]	@ (8002908 <MX_TIM2_Init+0xa4>)
 8002892:	2200      	movs	r2, #0
 8002894:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002896:	4b1c      	ldr	r3, [pc, #112]	@ (8002908 <MX_TIM2_Init+0xa4>)
 8002898:	f04f 32ff 	mov.w	r2, #4294967295
 800289c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800289e:	4b1a      	ldr	r3, [pc, #104]	@ (8002908 <MX_TIM2_Init+0xa4>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028a4:	4b18      	ldr	r3, [pc, #96]	@ (8002908 <MX_TIM2_Init+0xa4>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80028aa:	2301      	movs	r3, #1
 80028ac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80028ae:	2300      	movs	r3, #0
 80028b0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80028b2:	2301      	movs	r3, #1
 80028b4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80028ba:	2300      	movs	r3, #0
 80028bc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80028be:	2300      	movs	r3, #0
 80028c0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80028c2:	2301      	movs	r3, #1
 80028c4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80028c6:	2300      	movs	r3, #0
 80028c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80028ca:	2300      	movs	r3, #0
 80028cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80028ce:	f107 030c 	add.w	r3, r7, #12
 80028d2:	4619      	mov	r1, r3
 80028d4:	480c      	ldr	r0, [pc, #48]	@ (8002908 <MX_TIM2_Init+0xa4>)
 80028d6:	f005 f907 	bl	8007ae8 <HAL_TIM_Encoder_Init>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80028e0:	f7ff fd82 	bl	80023e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028e4:	2300      	movs	r3, #0
 80028e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e8:	2300      	movs	r3, #0
 80028ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028ec:	463b      	mov	r3, r7
 80028ee:	4619      	mov	r1, r3
 80028f0:	4805      	ldr	r0, [pc, #20]	@ (8002908 <MX_TIM2_Init+0xa4>)
 80028f2:	f006 ff29 	bl	8009748 <HAL_TIMEx_MasterConfigSynchronization>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80028fc:	f7ff fd74 	bl	80023e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002900:	bf00      	nop
 8002902:	3730      	adds	r7, #48	@ 0x30
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	200009bc 	.word	0x200009bc

0800290c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b08c      	sub	sp, #48	@ 0x30
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002912:	f107 030c 	add.w	r3, r7, #12
 8002916:	2224      	movs	r2, #36	@ 0x24
 8002918:	2100      	movs	r1, #0
 800291a:	4618      	mov	r0, r3
 800291c:	f008 fc0c 	bl	800b138 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002920:	463b      	mov	r3, r7
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	605a      	str	r2, [r3, #4]
 8002928:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800292a:	4b21      	ldr	r3, [pc, #132]	@ (80029b0 <MX_TIM3_Init+0xa4>)
 800292c:	4a21      	ldr	r2, [pc, #132]	@ (80029b4 <MX_TIM3_Init+0xa8>)
 800292e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002930:	4b1f      	ldr	r3, [pc, #124]	@ (80029b0 <MX_TIM3_Init+0xa4>)
 8002932:	2200      	movs	r2, #0
 8002934:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002936:	4b1e      	ldr	r3, [pc, #120]	@ (80029b0 <MX_TIM3_Init+0xa4>)
 8002938:	2200      	movs	r2, #0
 800293a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800293c:	4b1c      	ldr	r3, [pc, #112]	@ (80029b0 <MX_TIM3_Init+0xa4>)
 800293e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002942:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002944:	4b1a      	ldr	r3, [pc, #104]	@ (80029b0 <MX_TIM3_Init+0xa4>)
 8002946:	2200      	movs	r2, #0
 8002948:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800294a:	4b19      	ldr	r3, [pc, #100]	@ (80029b0 <MX_TIM3_Init+0xa4>)
 800294c:	2200      	movs	r2, #0
 800294e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002950:	2301      	movs	r3, #1
 8002952:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002954:	2300      	movs	r3, #0
 8002956:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002958:	2301      	movs	r3, #1
 800295a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800295c:	2300      	movs	r3, #0
 800295e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002960:	2300      	movs	r3, #0
 8002962:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002964:	2300      	movs	r3, #0
 8002966:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002968:	2301      	movs	r3, #1
 800296a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800296c:	2300      	movs	r3, #0
 800296e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002970:	2300      	movs	r3, #0
 8002972:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002974:	f107 030c 	add.w	r3, r7, #12
 8002978:	4619      	mov	r1, r3
 800297a:	480d      	ldr	r0, [pc, #52]	@ (80029b0 <MX_TIM3_Init+0xa4>)
 800297c:	f005 f8b4 	bl	8007ae8 <HAL_TIM_Encoder_Init>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002986:	f7ff fd2f 	bl	80023e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800298a:	2300      	movs	r3, #0
 800298c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800298e:	2300      	movs	r3, #0
 8002990:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002992:	463b      	mov	r3, r7
 8002994:	4619      	mov	r1, r3
 8002996:	4806      	ldr	r0, [pc, #24]	@ (80029b0 <MX_TIM3_Init+0xa4>)
 8002998:	f006 fed6 	bl	8009748 <HAL_TIMEx_MasterConfigSynchronization>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80029a2:	f7ff fd21 	bl	80023e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80029a6:	bf00      	nop
 80029a8:	3730      	adds	r7, #48	@ 0x30
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20000a08 	.word	0x20000a08
 80029b4:	40000400 	.word	0x40000400

080029b8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b08c      	sub	sp, #48	@ 0x30
 80029bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80029be:	f107 030c 	add.w	r3, r7, #12
 80029c2:	2224      	movs	r2, #36	@ 0x24
 80029c4:	2100      	movs	r1, #0
 80029c6:	4618      	mov	r0, r3
 80029c8:	f008 fbb6 	bl	800b138 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029cc:	463b      	mov	r3, r7
 80029ce:	2200      	movs	r2, #0
 80029d0:	601a      	str	r2, [r3, #0]
 80029d2:	605a      	str	r2, [r3, #4]
 80029d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80029d6:	4b21      	ldr	r3, [pc, #132]	@ (8002a5c <MX_TIM5_Init+0xa4>)
 80029d8:	4a21      	ldr	r2, [pc, #132]	@ (8002a60 <MX_TIM5_Init+0xa8>)
 80029da:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80029dc:	4b1f      	ldr	r3, [pc, #124]	@ (8002a5c <MX_TIM5_Init+0xa4>)
 80029de:	2200      	movs	r2, #0
 80029e0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029e2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a5c <MX_TIM5_Init+0xa4>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80029e8:	4b1c      	ldr	r3, [pc, #112]	@ (8002a5c <MX_TIM5_Init+0xa4>)
 80029ea:	f04f 32ff 	mov.w	r2, #4294967295
 80029ee:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029f0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a5c <MX_TIM5_Init+0xa4>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029f6:	4b19      	ldr	r3, [pc, #100]	@ (8002a5c <MX_TIM5_Init+0xa4>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80029fc:	2301      	movs	r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002a00:	2300      	movs	r3, #0
 8002a02:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002a04:	2301      	movs	r3, #1
 8002a06:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a10:	2300      	movs	r3, #0
 8002a12:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a14:	2301      	movs	r3, #1
 8002a16:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002a20:	f107 030c 	add.w	r3, r7, #12
 8002a24:	4619      	mov	r1, r3
 8002a26:	480d      	ldr	r0, [pc, #52]	@ (8002a5c <MX_TIM5_Init+0xa4>)
 8002a28:	f005 f85e 	bl	8007ae8 <HAL_TIM_Encoder_Init>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8002a32:	f7ff fcd9 	bl	80023e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a36:	2300      	movs	r3, #0
 8002a38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002a3e:	463b      	mov	r3, r7
 8002a40:	4619      	mov	r1, r3
 8002a42:	4806      	ldr	r0, [pc, #24]	@ (8002a5c <MX_TIM5_Init+0xa4>)
 8002a44:	f006 fe80 	bl	8009748 <HAL_TIMEx_MasterConfigSynchronization>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8002a4e:	f7ff fccb 	bl	80023e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002a52:	bf00      	nop
 8002a54:	3730      	adds	r7, #48	@ 0x30
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	20000a54 	.word	0x20000a54
 8002a60:	40000c00 	.word	0x40000c00

08002a64 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a6a:	1d3b      	adds	r3, r7, #4
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	605a      	str	r2, [r3, #4]
 8002a72:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002a74:	4b14      	ldr	r3, [pc, #80]	@ (8002ac8 <MX_TIM6_Init+0x64>)
 8002a76:	4a15      	ldr	r2, [pc, #84]	@ (8002acc <MX_TIM6_Init+0x68>)
 8002a78:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8002a7a:	4b13      	ldr	r3, [pc, #76]	@ (8002ac8 <MX_TIM6_Init+0x64>)
 8002a7c:	224f      	movs	r2, #79	@ 0x4f
 8002a7e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a80:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <MX_TIM6_Init+0x64>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 8002a86:	4b10      	ldr	r3, [pc, #64]	@ (8002ac8 <MX_TIM6_Init+0x64>)
 8002a88:	2213      	movs	r2, #19
 8002a8a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac8 <MX_TIM6_Init+0x64>)
 8002a8e:	2280      	movs	r2, #128	@ 0x80
 8002a90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002a92:	480d      	ldr	r0, [pc, #52]	@ (8002ac8 <MX_TIM6_Init+0x64>)
 8002a94:	f004 fc5a 	bl	800734c <HAL_TIM_Base_Init>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002a9e:	f7ff fca3 	bl	80023e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002aa2:	2320      	movs	r3, #32
 8002aa4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002aaa:	1d3b      	adds	r3, r7, #4
 8002aac:	4619      	mov	r1, r3
 8002aae:	4806      	ldr	r0, [pc, #24]	@ (8002ac8 <MX_TIM6_Init+0x64>)
 8002ab0:	f006 fe4a 	bl	8009748 <HAL_TIMEx_MasterConfigSynchronization>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002aba:	f7ff fc95 	bl	80023e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002abe:	bf00      	nop
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	20000aa0 	.word	0x20000aa0
 8002acc:	40001000 	.word	0x40001000

08002ad0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ad6:	1d3b      	adds	r3, r7, #4
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002ae0:	4b14      	ldr	r3, [pc, #80]	@ (8002b34 <MX_TIM7_Init+0x64>)
 8002ae2:	4a15      	ldr	r2, [pc, #84]	@ (8002b38 <MX_TIM7_Init+0x68>)
 8002ae4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8002ae6:	4b13      	ldr	r3, [pc, #76]	@ (8002b34 <MX_TIM7_Init+0x64>)
 8002ae8:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002aec:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aee:	4b11      	ldr	r3, [pc, #68]	@ (8002b34 <MX_TIM7_Init+0x64>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8002af4:	4b0f      	ldr	r3, [pc, #60]	@ (8002b34 <MX_TIM7_Init+0x64>)
 8002af6:	2209      	movs	r2, #9
 8002af8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002afa:	4b0e      	ldr	r3, [pc, #56]	@ (8002b34 <MX_TIM7_Init+0x64>)
 8002afc:	2280      	movs	r2, #128	@ 0x80
 8002afe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002b00:	480c      	ldr	r0, [pc, #48]	@ (8002b34 <MX_TIM7_Init+0x64>)
 8002b02:	f004 fc23 	bl	800734c <HAL_TIM_Base_Init>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002b0c:	f7ff fc6c 	bl	80023e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b10:	2300      	movs	r3, #0
 8002b12:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b14:	2300      	movs	r3, #0
 8002b16:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002b18:	1d3b      	adds	r3, r7, #4
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4805      	ldr	r0, [pc, #20]	@ (8002b34 <MX_TIM7_Init+0x64>)
 8002b1e:	f006 fe13 	bl	8009748 <HAL_TIMEx_MasterConfigSynchronization>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002b28:	f7ff fc5e 	bl	80023e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002b2c:	bf00      	nop
 8002b2e:	3710      	adds	r7, #16
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	20000aec 	.word	0x20000aec
 8002b38:	40001400 	.word	0x40001400

08002b3c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b09a      	sub	sp, #104	@ 0x68
 8002b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b42:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]
 8002b4a:	605a      	str	r2, [r3, #4]
 8002b4c:	609a      	str	r2, [r3, #8]
 8002b4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b50:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	605a      	str	r2, [r3, #4]
 8002b5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b5c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	605a      	str	r2, [r3, #4]
 8002b66:	609a      	str	r2, [r3, #8]
 8002b68:	60da      	str	r2, [r3, #12]
 8002b6a:	611a      	str	r2, [r3, #16]
 8002b6c:	615a      	str	r2, [r3, #20]
 8002b6e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002b70:	1d3b      	adds	r3, r7, #4
 8002b72:	222c      	movs	r2, #44	@ 0x2c
 8002b74:	2100      	movs	r1, #0
 8002b76:	4618      	mov	r0, r3
 8002b78:	f008 fade 	bl	800b138 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002b7c:	4b3e      	ldr	r3, [pc, #248]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002b7e:	4a3f      	ldr	r2, [pc, #252]	@ (8002c7c <MX_TIM15_Init+0x140>)
 8002b80:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 8002b82:	4b3d      	ldr	r3, [pc, #244]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002b84:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8002b88:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b8a:	4b3b      	ldr	r3, [pc, #236]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8002b90:	4b39      	ldr	r3, [pc, #228]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002b92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b96:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b98:	4b37      	ldr	r3, [pc, #220]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002b9e:	4b36      	ldr	r3, [pc, #216]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ba4:	4b34      	ldr	r3, [pc, #208]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002baa:	4833      	ldr	r0, [pc, #204]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002bac:	f004 fbce 	bl	800734c <HAL_TIM_Base_Init>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8002bb6:	f7ff fc17 	bl	80023e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bbe:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002bc0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	482c      	ldr	r0, [pc, #176]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002bc8:	f005 fd2a 	bl	8008620 <HAL_TIM_ConfigClockSource>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 8002bd2:	f7ff fc09 	bl	80023e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002bd6:	4828      	ldr	r0, [pc, #160]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002bd8:	f004 fcc2 	bl	8007560 <HAL_TIM_PWM_Init>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8002be2:	f7ff fc01 	bl	80023e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002be6:	2300      	movs	r3, #0
 8002be8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bea:	2300      	movs	r3, #0
 8002bec:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002bee:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4820      	ldr	r0, [pc, #128]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002bf6:	f006 fda7 	bl	8009748 <HAL_TIMEx_MasterConfigSynchronization>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8002c00:	f7ff fbf2 	bl	80023e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c04:	2360      	movs	r3, #96	@ 0x60
 8002c06:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c10:	2300      	movs	r3, #0
 8002c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c14:	2300      	movs	r3, #0
 8002c16:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c20:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002c24:	2200      	movs	r2, #0
 8002c26:	4619      	mov	r1, r3
 8002c28:	4813      	ldr	r0, [pc, #76]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002c2a:	f005 fa27 	bl	800807c <HAL_TIM_PWM_ConfigChannel>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8002c34:	f7ff fbd8 	bl	80023e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c40:	2300      	movs	r3, #0
 8002c42:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c44:	2300      	movs	r3, #0
 8002c46:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c4c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c50:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c52:	2300      	movs	r3, #0
 8002c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002c56:	1d3b      	adds	r3, r7, #4
 8002c58:	4619      	mov	r1, r3
 8002c5a:	4807      	ldr	r0, [pc, #28]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002c5c:	f006 feca 	bl	80099f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 8002c66:	f7ff fbbf 	bl	80023e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002c6a:	4803      	ldr	r0, [pc, #12]	@ (8002c78 <MX_TIM15_Init+0x13c>)
 8002c6c:	f000 f920 	bl	8002eb0 <HAL_TIM_MspPostInit>

}
 8002c70:	bf00      	nop
 8002c72:	3768      	adds	r7, #104	@ 0x68
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	20000b38 	.word	0x20000b38
 8002c7c:	40014000 	.word	0x40014000

08002c80 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b08e      	sub	sp, #56	@ 0x38
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	605a      	str	r2, [r3, #4]
 8002c92:	609a      	str	r2, [r3, #8]
 8002c94:	60da      	str	r2, [r3, #12]
 8002c96:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ca0:	d146      	bne.n	8002d30 <HAL_TIM_Encoder_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ca2:	4b53      	ldr	r3, [pc, #332]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca6:	4a52      	ldr	r2, [pc, #328]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002ca8:	f043 0301 	orr.w	r3, r3, #1
 8002cac:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cae:	4b50      	ldr	r3, [pc, #320]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	623b      	str	r3, [r7, #32]
 8002cb8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cba:	4b4d      	ldr	r3, [pc, #308]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cbe:	4a4c      	ldr	r2, [pc, #304]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002cc0:	f043 0301 	orr.w	r3, r3, #1
 8002cc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cc6:	4b4a      	ldr	r3, [pc, #296]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	61fb      	str	r3, [r7, #28]
 8002cd0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cd2:	4b47      	ldr	r3, [pc, #284]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd6:	4a46      	ldr	r2, [pc, #280]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002cd8:	f043 0302 	orr.w	r3, r3, #2
 8002cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cde:	4b44      	ldr	r3, [pc, #272]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	61bb      	str	r3, [r7, #24]
 8002ce8:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002cea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d04:	4619      	mov	r1, r3
 8002d06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d0a:	f000 fed9 	bl	8003ac0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d0e:	2308      	movs	r3, #8
 8002d10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d12:	2302      	movs	r3, #2
 8002d14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d16:	2300      	movs	r3, #0
 8002d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d26:	4619      	mov	r1, r3
 8002d28:	4832      	ldr	r0, [pc, #200]	@ (8002df4 <HAL_TIM_Encoder_MspInit+0x174>)
 8002d2a:	f000 fec9 	bl	8003ac0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002d2e:	e05b      	b.n	8002de8 <HAL_TIM_Encoder_MspInit+0x168>
  else if(tim_encoderHandle->Instance==TIM3)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a30      	ldr	r2, [pc, #192]	@ (8002df8 <HAL_TIM_Encoder_MspInit+0x178>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d128      	bne.n	8002d8c <HAL_TIM_Encoder_MspInit+0x10c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d3a:	4b2d      	ldr	r3, [pc, #180]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3e:	4a2c      	ldr	r2, [pc, #176]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002d40:	f043 0302 	orr.w	r3, r3, #2
 8002d44:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d46:	4b2a      	ldr	r3, [pc, #168]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	617b      	str	r3, [r7, #20]
 8002d50:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d52:	4b27      	ldr	r3, [pc, #156]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d56:	4a26      	ldr	r2, [pc, #152]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002d58:	f043 0310 	orr.w	r3, r3, #16
 8002d5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d5e:	4b24      	ldr	r3, [pc, #144]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d62:	f003 0310 	and.w	r3, r3, #16
 8002d66:	613b      	str	r3, [r7, #16]
 8002d68:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002d6a:	2318      	movs	r3, #24
 8002d6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6e:	2302      	movs	r3, #2
 8002d70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d76:	2300      	movs	r3, #0
 8002d78:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d82:	4619      	mov	r1, r3
 8002d84:	481d      	ldr	r0, [pc, #116]	@ (8002dfc <HAL_TIM_Encoder_MspInit+0x17c>)
 8002d86:	f000 fe9b 	bl	8003ac0 <HAL_GPIO_Init>
}
 8002d8a:	e02d      	b.n	8002de8 <HAL_TIM_Encoder_MspInit+0x168>
  else if(tim_encoderHandle->Instance==TIM5)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a1b      	ldr	r2, [pc, #108]	@ (8002e00 <HAL_TIM_Encoder_MspInit+0x180>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d128      	bne.n	8002de8 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002d96:	4b16      	ldr	r3, [pc, #88]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9a:	4a15      	ldr	r2, [pc, #84]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002d9c:	f043 0308 	orr.w	r3, r3, #8
 8002da0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002da2:	4b13      	ldr	r3, [pc, #76]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	60fb      	str	r3, [r7, #12]
 8002dac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dae:	4b10      	ldr	r3, [pc, #64]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002db2:	4a0f      	ldr	r2, [pc, #60]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002db4:	f043 0301 	orr.w	r3, r3, #1
 8002db8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dba:	4b0d      	ldr	r3, [pc, #52]	@ (8002df0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	60bb      	str	r3, [r7, #8]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dca:	2302      	movs	r3, #2
 8002dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002dde:	4619      	mov	r1, r3
 8002de0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002de4:	f000 fe6c 	bl	8003ac0 <HAL_GPIO_Init>
}
 8002de8:	bf00      	nop
 8002dea:	3738      	adds	r7, #56	@ 0x38
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40021000 	.word	0x40021000
 8002df4:	48000400 	.word	0x48000400
 8002df8:	40000400 	.word	0x40000400
 8002dfc:	48001000 	.word	0x48001000
 8002e00:	40000c00 	.word	0x40000c00

08002e04 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a23      	ldr	r2, [pc, #140]	@ (8002ea0 <HAL_TIM_Base_MspInit+0x9c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d114      	bne.n	8002e40 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002e16:	4b23      	ldr	r3, [pc, #140]	@ (8002ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1a:	4a22      	ldr	r2, [pc, #136]	@ (8002ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e1c:	f043 0310 	orr.w	r3, r3, #16
 8002e20:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e22:	4b20      	ldr	r3, [pc, #128]	@ (8002ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e26:	f003 0310 	and.w	r3, r3, #16
 8002e2a:	617b      	str	r3, [r7, #20]
 8002e2c:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2100      	movs	r1, #0
 8002e32:	2036      	movs	r0, #54	@ 0x36
 8002e34:	f000 faae 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002e38:	2036      	movs	r0, #54	@ 0x36
 8002e3a:	f000 fad7 	bl	80033ec <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002e3e:	e02a      	b.n	8002e96 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a18      	ldr	r2, [pc, #96]	@ (8002ea8 <HAL_TIM_Base_MspInit+0xa4>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d114      	bne.n	8002e74 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002e4a:	4b16      	ldr	r3, [pc, #88]	@ (8002ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4e:	4a15      	ldr	r2, [pc, #84]	@ (8002ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e50:	f043 0320 	orr.w	r3, r3, #32
 8002e54:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e56:	4b13      	ldr	r3, [pc, #76]	@ (8002ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e5a:	f003 0320 	and.w	r3, r3, #32
 8002e5e:	613b      	str	r3, [r7, #16]
 8002e60:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002e62:	2200      	movs	r2, #0
 8002e64:	2100      	movs	r1, #0
 8002e66:	2037      	movs	r0, #55	@ 0x37
 8002e68:	f000 fa94 	bl	8003394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002e6c:	2037      	movs	r0, #55	@ 0x37
 8002e6e:	f000 fabd 	bl	80033ec <HAL_NVIC_EnableIRQ>
}
 8002e72:	e010      	b.n	8002e96 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a0c      	ldr	r2, [pc, #48]	@ (8002eac <HAL_TIM_Base_MspInit+0xa8>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d10b      	bne.n	8002e96 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002e7e:	4b09      	ldr	r3, [pc, #36]	@ (8002ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e82:	4a08      	ldr	r2, [pc, #32]	@ (8002ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e88:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8002e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e92:	60fb      	str	r3, [r7, #12]
 8002e94:	68fb      	ldr	r3, [r7, #12]
}
 8002e96:	bf00      	nop
 8002e98:	3718      	adds	r7, #24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40001000 	.word	0x40001000
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	40001400 	.word	0x40001400
 8002eac:	40014000 	.word	0x40014000

08002eb0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b08a      	sub	sp, #40	@ 0x28
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb8:	f107 0314 	add.w	r3, r7, #20
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	605a      	str	r2, [r3, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
 8002ec4:	60da      	str	r2, [r3, #12]
 8002ec6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a20      	ldr	r2, [pc, #128]	@ (8002f50 <HAL_TIM_MspPostInit+0xa0>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d139      	bne.n	8002f46 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed2:	4b20      	ldr	r3, [pc, #128]	@ (8002f54 <HAL_TIM_MspPostInit+0xa4>)
 8002ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ed6:	4a1f      	ldr	r2, [pc, #124]	@ (8002f54 <HAL_TIM_MspPostInit+0xa4>)
 8002ed8:	f043 0301 	orr.w	r3, r3, #1
 8002edc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ede:	4b1d      	ldr	r3, [pc, #116]	@ (8002f54 <HAL_TIM_MspPostInit+0xa4>)
 8002ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	613b      	str	r3, [r7, #16]
 8002ee8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eea:	4b1a      	ldr	r3, [pc, #104]	@ (8002f54 <HAL_TIM_MspPostInit+0xa4>)
 8002eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eee:	4a19      	ldr	r2, [pc, #100]	@ (8002f54 <HAL_TIM_MspPostInit+0xa4>)
 8002ef0:	f043 0302 	orr.w	r3, r3, #2
 8002ef4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ef6:	4b17      	ldr	r3, [pc, #92]	@ (8002f54 <HAL_TIM_MspPostInit+0xa4>)
 8002ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002f02:	2304      	movs	r3, #4
 8002f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f06:	2302      	movs	r3, #2
 8002f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002f12:	230e      	movs	r3, #14
 8002f14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f16:	f107 0314 	add.w	r3, r7, #20
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f20:	f000 fdce 	bl	8003ac0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002f24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f32:	2300      	movs	r3, #0
 8002f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002f36:	230e      	movs	r3, #14
 8002f38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f3a:	f107 0314 	add.w	r3, r7, #20
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4805      	ldr	r0, [pc, #20]	@ (8002f58 <HAL_TIM_MspPostInit+0xa8>)
 8002f42:	f000 fdbd 	bl	8003ac0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002f46:	bf00      	nop
 8002f48:	3728      	adds	r7, #40	@ 0x28
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	40014000 	.word	0x40014000
 8002f54:	40021000 	.word	0x40021000
 8002f58:	48000400 	.word	0x48000400

08002f5c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f60:	4b14      	ldr	r3, [pc, #80]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002f62:	4a15      	ldr	r2, [pc, #84]	@ (8002fb8 <MX_USART1_UART_Init+0x5c>)
 8002f64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f66:	4b13      	ldr	r3, [pc, #76]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002f68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f6e:	4b11      	ldr	r3, [pc, #68]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f74:	4b0f      	ldr	r3, [pc, #60]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f80:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002f82:	220c      	movs	r2, #12
 8002f84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f86:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f8c:	4b09      	ldr	r3, [pc, #36]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f92:	4b08      	ldr	r3, [pc, #32]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f98:	4b06      	ldr	r3, [pc, #24]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f9e:	4805      	ldr	r0, [pc, #20]	@ (8002fb4 <MX_USART1_UART_Init+0x58>)
 8002fa0:	f006 fe7e 	bl	8009ca0 <HAL_UART_Init>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002faa:	f7ff fa1d 	bl	80023e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fae:	bf00      	nop
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	20000b84 	.word	0x20000b84
 8002fb8:	40013800 	.word	0x40013800

08002fbc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b0ac      	sub	sp, #176	@ 0xb0
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002fc8:	2200      	movs	r2, #0
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	605a      	str	r2, [r3, #4]
 8002fce:	609a      	str	r2, [r3, #8]
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fd4:	f107 0314 	add.w	r3, r7, #20
 8002fd8:	2288      	movs	r2, #136	@ 0x88
 8002fda:	2100      	movs	r1, #0
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f008 f8ab 	bl	800b138 <memset>
  if(uartHandle->Instance==USART1)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a21      	ldr	r2, [pc, #132]	@ (800306c <HAL_UART_MspInit+0xb0>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d13a      	bne.n	8003062 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002fec:	2301      	movs	r3, #1
 8002fee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ff4:	f107 0314 	add.w	r3, r7, #20
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f002 f99d 	bl	8005338 <HAL_RCCEx_PeriphCLKConfig>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003004:	f7ff f9f0 	bl	80023e8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003008:	4b19      	ldr	r3, [pc, #100]	@ (8003070 <HAL_UART_MspInit+0xb4>)
 800300a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800300c:	4a18      	ldr	r2, [pc, #96]	@ (8003070 <HAL_UART_MspInit+0xb4>)
 800300e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003012:	6613      	str	r3, [r2, #96]	@ 0x60
 8003014:	4b16      	ldr	r3, [pc, #88]	@ (8003070 <HAL_UART_MspInit+0xb4>)
 8003016:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003018:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800301c:	613b      	str	r3, [r7, #16]
 800301e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003020:	4b13      	ldr	r3, [pc, #76]	@ (8003070 <HAL_UART_MspInit+0xb4>)
 8003022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003024:	4a12      	ldr	r2, [pc, #72]	@ (8003070 <HAL_UART_MspInit+0xb4>)
 8003026:	f043 0302 	orr.w	r3, r3, #2
 800302a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800302c:	4b10      	ldr	r3, [pc, #64]	@ (8003070 <HAL_UART_MspInit+0xb4>)
 800302e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	60fb      	str	r3, [r7, #12]
 8003036:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003038:	23c0      	movs	r3, #192	@ 0xc0
 800303a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800303e:	2302      	movs	r3, #2
 8003040:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003044:	2300      	movs	r3, #0
 8003046:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800304a:	2303      	movs	r3, #3
 800304c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003050:	2307      	movs	r3, #7
 8003052:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003056:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800305a:	4619      	mov	r1, r3
 800305c:	4805      	ldr	r0, [pc, #20]	@ (8003074 <HAL_UART_MspInit+0xb8>)
 800305e:	f000 fd2f 	bl	8003ac0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003062:	bf00      	nop
 8003064:	37b0      	adds	r7, #176	@ 0xb0
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	40013800 	.word	0x40013800
 8003070:	40021000 	.word	0x40021000
 8003074:	48000400 	.word	0x48000400

08003078 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003078:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80030b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800307c:	f7ff fbe0 	bl	8002840 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003080:	480c      	ldr	r0, [pc, #48]	@ (80030b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003082:	490d      	ldr	r1, [pc, #52]	@ (80030b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003084:	4a0d      	ldr	r2, [pc, #52]	@ (80030bc <LoopForever+0xe>)
  movs r3, #0
 8003086:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003088:	e002      	b.n	8003090 <LoopCopyDataInit>

0800308a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800308a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800308c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800308e:	3304      	adds	r3, #4

08003090 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003090:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003092:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003094:	d3f9      	bcc.n	800308a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003096:	4a0a      	ldr	r2, [pc, #40]	@ (80030c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003098:	4c0a      	ldr	r4, [pc, #40]	@ (80030c4 <LoopForever+0x16>)
  movs r3, #0
 800309a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800309c:	e001      	b.n	80030a2 <LoopFillZerobss>

0800309e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800309e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030a0:	3204      	adds	r2, #4

080030a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030a4:	d3fb      	bcc.n	800309e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030a6:	f008 f8ab 	bl	800b200 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80030aa:	f7ff f901 	bl	80022b0 <main>

080030ae <LoopForever>:

LoopForever:
    b LoopForever
 80030ae:	e7fe      	b.n	80030ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80030b0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80030b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030b8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80030bc:	0800c548 	.word	0x0800c548
  ldr r2, =_sbss
 80030c0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80030c4:	20000d5c 	.word	0x20000d5c

080030c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80030c8:	e7fe      	b.n	80030c8 <ADC1_2_IRQHandler>

080030ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b082      	sub	sp, #8
 80030ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80030d0:	2300      	movs	r3, #0
 80030d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030d4:	2003      	movs	r0, #3
 80030d6:	f000 f93d 	bl	8003354 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030da:	200f      	movs	r0, #15
 80030dc:	f000 f80e 	bl	80030fc <HAL_InitTick>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d002      	beq.n	80030ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	71fb      	strb	r3, [r7, #7]
 80030ea:	e001      	b.n	80030f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030ec:	f7ff fa7e 	bl	80025ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030f0:	79fb      	ldrb	r3, [r7, #7]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
	...

080030fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003104:	2300      	movs	r3, #0
 8003106:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003108:	4b17      	ldr	r3, [pc, #92]	@ (8003168 <HAL_InitTick+0x6c>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d023      	beq.n	8003158 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003110:	4b16      	ldr	r3, [pc, #88]	@ (800316c <HAL_InitTick+0x70>)
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	4b14      	ldr	r3, [pc, #80]	@ (8003168 <HAL_InitTick+0x6c>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	4619      	mov	r1, r3
 800311a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800311e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003122:	fbb2 f3f3 	udiv	r3, r2, r3
 8003126:	4618      	mov	r0, r3
 8003128:	f000 f978 	bl	800341c <HAL_SYSTICK_Config>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d10f      	bne.n	8003152 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2b0f      	cmp	r3, #15
 8003136:	d809      	bhi.n	800314c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003138:	2200      	movs	r2, #0
 800313a:	6879      	ldr	r1, [r7, #4]
 800313c:	f04f 30ff 	mov.w	r0, #4294967295
 8003140:	f000 f928 	bl	8003394 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003144:	4a0a      	ldr	r2, [pc, #40]	@ (8003170 <HAL_InitTick+0x74>)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6013      	str	r3, [r2, #0]
 800314a:	e007      	b.n	800315c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	73fb      	strb	r3, [r7, #15]
 8003150:	e004      	b.n	800315c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	73fb      	strb	r3, [r7, #15]
 8003156:	e001      	b.n	800315c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800315c:	7bfb      	ldrb	r3, [r7, #15]
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	20000018 	.word	0x20000018
 800316c:	20000010 	.word	0x20000010
 8003170:	20000014 	.word	0x20000014

08003174 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003178:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <HAL_IncTick+0x20>)
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	461a      	mov	r2, r3
 800317e:	4b06      	ldr	r3, [pc, #24]	@ (8003198 <HAL_IncTick+0x24>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4413      	add	r3, r2
 8003184:	4a04      	ldr	r2, [pc, #16]	@ (8003198 <HAL_IncTick+0x24>)
 8003186:	6013      	str	r3, [r2, #0]
}
 8003188:	bf00      	nop
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	20000018 	.word	0x20000018
 8003198:	20000c0c 	.word	0x20000c0c

0800319c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  return uwTick;
 80031a0:	4b03      	ldr	r3, [pc, #12]	@ (80031b0 <HAL_GetTick+0x14>)
 80031a2:	681b      	ldr	r3, [r3, #0]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	20000c0c 	.word	0x20000c0c

080031b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b085      	sub	sp, #20
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f003 0307 	and.w	r3, r3, #7
 80031c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031c4:	4b0c      	ldr	r3, [pc, #48]	@ (80031f8 <__NVIC_SetPriorityGrouping+0x44>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031ca:	68ba      	ldr	r2, [r7, #8]
 80031cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031d0:	4013      	ands	r3, r2
 80031d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031e6:	4a04      	ldr	r2, [pc, #16]	@ (80031f8 <__NVIC_SetPriorityGrouping+0x44>)
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	60d3      	str	r3, [r2, #12]
}
 80031ec:	bf00      	nop
 80031ee:	3714      	adds	r7, #20
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	e000ed00 	.word	0xe000ed00

080031fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003200:	4b04      	ldr	r3, [pc, #16]	@ (8003214 <__NVIC_GetPriorityGrouping+0x18>)
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	0a1b      	lsrs	r3, r3, #8
 8003206:	f003 0307 	and.w	r3, r3, #7
}
 800320a:	4618      	mov	r0, r3
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	e000ed00 	.word	0xe000ed00

08003218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	4603      	mov	r3, r0
 8003220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003226:	2b00      	cmp	r3, #0
 8003228:	db0b      	blt.n	8003242 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800322a:	79fb      	ldrb	r3, [r7, #7]
 800322c:	f003 021f 	and.w	r2, r3, #31
 8003230:	4907      	ldr	r1, [pc, #28]	@ (8003250 <__NVIC_EnableIRQ+0x38>)
 8003232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003236:	095b      	lsrs	r3, r3, #5
 8003238:	2001      	movs	r0, #1
 800323a:	fa00 f202 	lsl.w	r2, r0, r2
 800323e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003242:	bf00      	nop
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	e000e100 	.word	0xe000e100

08003254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	4603      	mov	r3, r0
 800325c:	6039      	str	r1, [r7, #0]
 800325e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003264:	2b00      	cmp	r3, #0
 8003266:	db0a      	blt.n	800327e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	b2da      	uxtb	r2, r3
 800326c:	490c      	ldr	r1, [pc, #48]	@ (80032a0 <__NVIC_SetPriority+0x4c>)
 800326e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003272:	0112      	lsls	r2, r2, #4
 8003274:	b2d2      	uxtb	r2, r2
 8003276:	440b      	add	r3, r1
 8003278:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800327c:	e00a      	b.n	8003294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	b2da      	uxtb	r2, r3
 8003282:	4908      	ldr	r1, [pc, #32]	@ (80032a4 <__NVIC_SetPriority+0x50>)
 8003284:	79fb      	ldrb	r3, [r7, #7]
 8003286:	f003 030f 	and.w	r3, r3, #15
 800328a:	3b04      	subs	r3, #4
 800328c:	0112      	lsls	r2, r2, #4
 800328e:	b2d2      	uxtb	r2, r2
 8003290:	440b      	add	r3, r1
 8003292:	761a      	strb	r2, [r3, #24]
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	e000e100 	.word	0xe000e100
 80032a4:	e000ed00 	.word	0xe000ed00

080032a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b089      	sub	sp, #36	@ 0x24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f003 0307 	and.w	r3, r3, #7
 80032ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	f1c3 0307 	rsb	r3, r3, #7
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	bf28      	it	cs
 80032c6:	2304      	movcs	r3, #4
 80032c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	3304      	adds	r3, #4
 80032ce:	2b06      	cmp	r3, #6
 80032d0:	d902      	bls.n	80032d8 <NVIC_EncodePriority+0x30>
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	3b03      	subs	r3, #3
 80032d6:	e000      	b.n	80032da <NVIC_EncodePriority+0x32>
 80032d8:	2300      	movs	r3, #0
 80032da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032dc:	f04f 32ff 	mov.w	r2, #4294967295
 80032e0:	69bb      	ldr	r3, [r7, #24]
 80032e2:	fa02 f303 	lsl.w	r3, r2, r3
 80032e6:	43da      	mvns	r2, r3
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	401a      	ands	r2, r3
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032f0:	f04f 31ff 	mov.w	r1, #4294967295
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	fa01 f303 	lsl.w	r3, r1, r3
 80032fa:	43d9      	mvns	r1, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003300:	4313      	orrs	r3, r2
         );
}
 8003302:	4618      	mov	r0, r3
 8003304:	3724      	adds	r7, #36	@ 0x24
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
	...

08003310 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	3b01      	subs	r3, #1
 800331c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003320:	d301      	bcc.n	8003326 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003322:	2301      	movs	r3, #1
 8003324:	e00f      	b.n	8003346 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003326:	4a0a      	ldr	r2, [pc, #40]	@ (8003350 <SysTick_Config+0x40>)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	3b01      	subs	r3, #1
 800332c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800332e:	210f      	movs	r1, #15
 8003330:	f04f 30ff 	mov.w	r0, #4294967295
 8003334:	f7ff ff8e 	bl	8003254 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003338:	4b05      	ldr	r3, [pc, #20]	@ (8003350 <SysTick_Config+0x40>)
 800333a:	2200      	movs	r2, #0
 800333c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800333e:	4b04      	ldr	r3, [pc, #16]	@ (8003350 <SysTick_Config+0x40>)
 8003340:	2207      	movs	r2, #7
 8003342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	e000e010 	.word	0xe000e010

08003354 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2b07      	cmp	r3, #7
 8003360:	d00f      	beq.n	8003382 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2b06      	cmp	r3, #6
 8003366:	d00c      	beq.n	8003382 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b05      	cmp	r3, #5
 800336c:	d009      	beq.n	8003382 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b04      	cmp	r3, #4
 8003372:	d006      	beq.n	8003382 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2b03      	cmp	r3, #3
 8003378:	d003      	beq.n	8003382 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800337a:	21a6      	movs	r1, #166	@ 0xa6
 800337c:	4804      	ldr	r0, [pc, #16]	@ (8003390 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800337e:	f7ff f84b 	bl	8002418 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f7ff ff16 	bl	80031b4 <__NVIC_SetPriorityGrouping>
}
 8003388:	bf00      	nop
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	0800c274 	.word	0x0800c274

08003394 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	4603      	mov	r3, r0
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	607a      	str	r2, [r7, #4]
 80033a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033a2:	2300      	movs	r3, #0
 80033a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b0f      	cmp	r3, #15
 80033aa:	d903      	bls.n	80033b4 <HAL_NVIC_SetPriority+0x20>
 80033ac:	21be      	movs	r1, #190	@ 0xbe
 80033ae:	480e      	ldr	r0, [pc, #56]	@ (80033e8 <HAL_NVIC_SetPriority+0x54>)
 80033b0:	f7ff f832 	bl	8002418 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2b0f      	cmp	r3, #15
 80033b8:	d903      	bls.n	80033c2 <HAL_NVIC_SetPriority+0x2e>
 80033ba:	21bf      	movs	r1, #191	@ 0xbf
 80033bc:	480a      	ldr	r0, [pc, #40]	@ (80033e8 <HAL_NVIC_SetPriority+0x54>)
 80033be:	f7ff f82b 	bl	8002418 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 80033c2:	f7ff ff1b 	bl	80031fc <__NVIC_GetPriorityGrouping>
 80033c6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	68b9      	ldr	r1, [r7, #8]
 80033cc:	6978      	ldr	r0, [r7, #20]
 80033ce:	f7ff ff6b 	bl	80032a8 <NVIC_EncodePriority>
 80033d2:	4602      	mov	r2, r0
 80033d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033d8:	4611      	mov	r1, r2
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff ff3a 	bl	8003254 <__NVIC_SetPriority>
}
 80033e0:	bf00      	nop
 80033e2:	3718      	adds	r7, #24
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	0800c274 	.word	0x0800c274

080033ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80033f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	da03      	bge.n	8003406 <HAL_NVIC_EnableIRQ+0x1a>
 80033fe:	21d2      	movs	r1, #210	@ 0xd2
 8003400:	4805      	ldr	r0, [pc, #20]	@ (8003418 <HAL_NVIC_EnableIRQ+0x2c>)
 8003402:	f7ff f809 	bl	8002418 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff ff04 	bl	8003218 <__NVIC_EnableIRQ>
}
 8003410:	bf00      	nop
 8003412:	3708      	adds	r7, #8
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	0800c274 	.word	0x0800c274

0800341c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f7ff ff73 	bl	8003310 <SysTick_Config>
 800342a:	4603      	mov	r3, r0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3708      	adds	r7, #8
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d101      	bne.n	8003446 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e19d      	b.n	8003782 <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a79      	ldr	r2, [pc, #484]	@ (8003630 <HAL_DMA_Init+0x1fc>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d044      	beq.n	80034da <HAL_DMA_Init+0xa6>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a77      	ldr	r2, [pc, #476]	@ (8003634 <HAL_DMA_Init+0x200>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d03f      	beq.n	80034da <HAL_DMA_Init+0xa6>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a76      	ldr	r2, [pc, #472]	@ (8003638 <HAL_DMA_Init+0x204>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d03a      	beq.n	80034da <HAL_DMA_Init+0xa6>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a74      	ldr	r2, [pc, #464]	@ (800363c <HAL_DMA_Init+0x208>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d035      	beq.n	80034da <HAL_DMA_Init+0xa6>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a73      	ldr	r2, [pc, #460]	@ (8003640 <HAL_DMA_Init+0x20c>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d030      	beq.n	80034da <HAL_DMA_Init+0xa6>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a71      	ldr	r2, [pc, #452]	@ (8003644 <HAL_DMA_Init+0x210>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d02b      	beq.n	80034da <HAL_DMA_Init+0xa6>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a70      	ldr	r2, [pc, #448]	@ (8003648 <HAL_DMA_Init+0x214>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d026      	beq.n	80034da <HAL_DMA_Init+0xa6>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a6e      	ldr	r2, [pc, #440]	@ (800364c <HAL_DMA_Init+0x218>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d021      	beq.n	80034da <HAL_DMA_Init+0xa6>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a6d      	ldr	r2, [pc, #436]	@ (8003650 <HAL_DMA_Init+0x21c>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d01c      	beq.n	80034da <HAL_DMA_Init+0xa6>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a6b      	ldr	r2, [pc, #428]	@ (8003654 <HAL_DMA_Init+0x220>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d017      	beq.n	80034da <HAL_DMA_Init+0xa6>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a6a      	ldr	r2, [pc, #424]	@ (8003658 <HAL_DMA_Init+0x224>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d012      	beq.n	80034da <HAL_DMA_Init+0xa6>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a68      	ldr	r2, [pc, #416]	@ (800365c <HAL_DMA_Init+0x228>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d00d      	beq.n	80034da <HAL_DMA_Init+0xa6>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a67      	ldr	r2, [pc, #412]	@ (8003660 <HAL_DMA_Init+0x22c>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d008      	beq.n	80034da <HAL_DMA_Init+0xa6>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a65      	ldr	r2, [pc, #404]	@ (8003664 <HAL_DMA_Init+0x230>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d003      	beq.n	80034da <HAL_DMA_Init+0xa6>
 80034d2:	21a5      	movs	r1, #165	@ 0xa5
 80034d4:	4864      	ldr	r0, [pc, #400]	@ (8003668 <HAL_DMA_Init+0x234>)
 80034d6:	f7fe ff9f 	bl	8002418 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00c      	beq.n	80034fc <HAL_DMA_Init+0xc8>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	2b10      	cmp	r3, #16
 80034e8:	d008      	beq.n	80034fc <HAL_DMA_Init+0xc8>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034f2:	d003      	beq.n	80034fc <HAL_DMA_Init+0xc8>
 80034f4:	21a6      	movs	r1, #166	@ 0xa6
 80034f6:	485c      	ldr	r0, [pc, #368]	@ (8003668 <HAL_DMA_Init+0x234>)
 80034f8:	f7fe ff8e 	bl	8002418 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	2b40      	cmp	r3, #64	@ 0x40
 8003502:	d007      	beq.n	8003514 <HAL_DMA_Init+0xe0>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d003      	beq.n	8003514 <HAL_DMA_Init+0xe0>
 800350c:	21a7      	movs	r1, #167	@ 0xa7
 800350e:	4856      	ldr	r0, [pc, #344]	@ (8003668 <HAL_DMA_Init+0x234>)
 8003510:	f7fe ff82 	bl	8002418 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	691b      	ldr	r3, [r3, #16]
 8003518:	2b80      	cmp	r3, #128	@ 0x80
 800351a:	d007      	beq.n	800352c <HAL_DMA_Init+0xf8>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d003      	beq.n	800352c <HAL_DMA_Init+0xf8>
 8003524:	21a8      	movs	r1, #168	@ 0xa8
 8003526:	4850      	ldr	r0, [pc, #320]	@ (8003668 <HAL_DMA_Init+0x234>)
 8003528:	f7fe ff76 	bl	8002418 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	695b      	ldr	r3, [r3, #20]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00d      	beq.n	8003550 <HAL_DMA_Init+0x11c>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800353c:	d008      	beq.n	8003550 <HAL_DMA_Init+0x11c>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003546:	d003      	beq.n	8003550 <HAL_DMA_Init+0x11c>
 8003548:	21a9      	movs	r1, #169	@ 0xa9
 800354a:	4847      	ldr	r0, [pc, #284]	@ (8003668 <HAL_DMA_Init+0x234>)
 800354c:	f7fe ff64 	bl	8002418 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00d      	beq.n	8003574 <HAL_DMA_Init+0x140>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003560:	d008      	beq.n	8003574 <HAL_DMA_Init+0x140>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800356a:	d003      	beq.n	8003574 <HAL_DMA_Init+0x140>
 800356c:	21aa      	movs	r1, #170	@ 0xaa
 800356e:	483e      	ldr	r0, [pc, #248]	@ (8003668 <HAL_DMA_Init+0x234>)
 8003570:	f7fe ff52 	bl	8002418 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d007      	beq.n	800358c <HAL_DMA_Init+0x158>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	69db      	ldr	r3, [r3, #28]
 8003580:	2b20      	cmp	r3, #32
 8003582:	d003      	beq.n	800358c <HAL_DMA_Init+0x158>
 8003584:	21ab      	movs	r1, #171	@ 0xab
 8003586:	4838      	ldr	r0, [pc, #224]	@ (8003668 <HAL_DMA_Init+0x234>)
 8003588:	f7fe ff46 	bl	8002418 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a1b      	ldr	r3, [r3, #32]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d012      	beq.n	80035ba <HAL_DMA_Init+0x186>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800359c:	d00d      	beq.n	80035ba <HAL_DMA_Init+0x186>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035a6:	d008      	beq.n	80035ba <HAL_DMA_Init+0x186>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a1b      	ldr	r3, [r3, #32]
 80035ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80035b0:	d003      	beq.n	80035ba <HAL_DMA_Init+0x186>
 80035b2:	21ac      	movs	r1, #172	@ 0xac
 80035b4:	482c      	ldr	r0, [pc, #176]	@ (8003668 <HAL_DMA_Init+0x234>)
 80035b6:	f7fe ff2f 	bl	8002418 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d01f      	beq.n	8003602 <HAL_DMA_Init+0x1ce>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d01b      	beq.n	8003602 <HAL_DMA_Init+0x1ce>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d017      	beq.n	8003602 <HAL_DMA_Init+0x1ce>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2b03      	cmp	r3, #3
 80035d8:	d013      	beq.n	8003602 <HAL_DMA_Init+0x1ce>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b04      	cmp	r3, #4
 80035e0:	d00f      	beq.n	8003602 <HAL_DMA_Init+0x1ce>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	2b05      	cmp	r3, #5
 80035e8:	d00b      	beq.n	8003602 <HAL_DMA_Init+0x1ce>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b06      	cmp	r3, #6
 80035f0:	d007      	beq.n	8003602 <HAL_DMA_Init+0x1ce>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2b07      	cmp	r3, #7
 80035f8:	d003      	beq.n	8003602 <HAL_DMA_Init+0x1ce>
 80035fa:	21ae      	movs	r1, #174	@ 0xae
 80035fc:	481a      	ldr	r0, [pc, #104]	@ (8003668 <HAL_DMA_Init+0x234>)
 80035fe:	f7fe ff0b 	bl	8002418 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	461a      	mov	r2, r3
 8003608:	4b18      	ldr	r3, [pc, #96]	@ (800366c <HAL_DMA_Init+0x238>)
 800360a:	429a      	cmp	r2, r3
 800360c:	d836      	bhi.n	800367c <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	461a      	mov	r2, r3
 8003614:	4b16      	ldr	r3, [pc, #88]	@ (8003670 <HAL_DMA_Init+0x23c>)
 8003616:	4413      	add	r3, r2
 8003618:	4a16      	ldr	r2, [pc, #88]	@ (8003674 <HAL_DMA_Init+0x240>)
 800361a:	fba2 2303 	umull	r2, r3, r2, r3
 800361e:	091b      	lsrs	r3, r3, #4
 8003620:	009a      	lsls	r2, r3, #2
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a13      	ldr	r2, [pc, #76]	@ (8003678 <HAL_DMA_Init+0x244>)
 800362a:	641a      	str	r2, [r3, #64]	@ 0x40
 800362c:	e035      	b.n	800369a <HAL_DMA_Init+0x266>
 800362e:	bf00      	nop
 8003630:	40020008 	.word	0x40020008
 8003634:	4002001c 	.word	0x4002001c
 8003638:	40020030 	.word	0x40020030
 800363c:	40020044 	.word	0x40020044
 8003640:	40020058 	.word	0x40020058
 8003644:	4002006c 	.word	0x4002006c
 8003648:	40020080 	.word	0x40020080
 800364c:	40020408 	.word	0x40020408
 8003650:	4002041c 	.word	0x4002041c
 8003654:	40020430 	.word	0x40020430
 8003658:	40020444 	.word	0x40020444
 800365c:	40020458 	.word	0x40020458
 8003660:	4002046c 	.word	0x4002046c
 8003664:	40020480 	.word	0x40020480
 8003668:	0800c2b0 	.word	0x0800c2b0
 800366c:	40020407 	.word	0x40020407
 8003670:	bffdfff8 	.word	0xbffdfff8
 8003674:	cccccccd 	.word	0xcccccccd
 8003678:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	461a      	mov	r2, r3
 8003682:	4b42      	ldr	r3, [pc, #264]	@ (800378c <HAL_DMA_Init+0x358>)
 8003684:	4413      	add	r3, r2
 8003686:	4a42      	ldr	r2, [pc, #264]	@ (8003790 <HAL_DMA_Init+0x35c>)
 8003688:	fba2 2303 	umull	r2, r3, r2, r3
 800368c:	091b      	lsrs	r3, r3, #4
 800368e:	009a      	lsls	r2, r3, #2
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a3f      	ldr	r2, [pc, #252]	@ (8003794 <HAL_DMA_Init+0x360>)
 8003698:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2202      	movs	r2, #2
 800369e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80036b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036b4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80036be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036de:	68fa      	ldr	r2, [r7, #12]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68fa      	ldr	r2, [r7, #12]
 80036ea:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036f4:	d039      	beq.n	800376a <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fa:	4a27      	ldr	r2, [pc, #156]	@ (8003798 <HAL_DMA_Init+0x364>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d11a      	bne.n	8003736 <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003700:	4b26      	ldr	r3, [pc, #152]	@ (800379c <HAL_DMA_Init+0x368>)
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003708:	f003 031c 	and.w	r3, r3, #28
 800370c:	210f      	movs	r1, #15
 800370e:	fa01 f303 	lsl.w	r3, r1, r3
 8003712:	43db      	mvns	r3, r3
 8003714:	4921      	ldr	r1, [pc, #132]	@ (800379c <HAL_DMA_Init+0x368>)
 8003716:	4013      	ands	r3, r2
 8003718:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800371a:	4b20      	ldr	r3, [pc, #128]	@ (800379c <HAL_DMA_Init+0x368>)
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6859      	ldr	r1, [r3, #4]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003726:	f003 031c 	and.w	r3, r3, #28
 800372a:	fa01 f303 	lsl.w	r3, r1, r3
 800372e:	491b      	ldr	r1, [pc, #108]	@ (800379c <HAL_DMA_Init+0x368>)
 8003730:	4313      	orrs	r3, r2
 8003732:	600b      	str	r3, [r1, #0]
 8003734:	e019      	b.n	800376a <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003736:	4b1a      	ldr	r3, [pc, #104]	@ (80037a0 <HAL_DMA_Init+0x36c>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800373e:	f003 031c 	and.w	r3, r3, #28
 8003742:	210f      	movs	r1, #15
 8003744:	fa01 f303 	lsl.w	r3, r1, r3
 8003748:	43db      	mvns	r3, r3
 800374a:	4915      	ldr	r1, [pc, #84]	@ (80037a0 <HAL_DMA_Init+0x36c>)
 800374c:	4013      	ands	r3, r2
 800374e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003750:	4b13      	ldr	r3, [pc, #76]	@ (80037a0 <HAL_DMA_Init+0x36c>)
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800375c:	f003 031c 	and.w	r3, r3, #28
 8003760:	fa01 f303 	lsl.w	r3, r1, r3
 8003764:	490e      	ldr	r1, [pc, #56]	@ (80037a0 <HAL_DMA_Init+0x36c>)
 8003766:	4313      	orrs	r3, r2
 8003768:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	bffdfbf8 	.word	0xbffdfbf8
 8003790:	cccccccd 	.word	0xcccccccd
 8003794:	40020400 	.word	0x40020400
 8003798:	40020000 	.word	0x40020000
 800379c:	400200a8 	.word	0x400200a8
 80037a0:	400204a8 	.word	0x400204a8

080037a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
 80037b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037b2:	2300      	movs	r3, #0
 80037b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <HAL_DMA_Start_IT+0x20>
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037c2:	d304      	bcc.n	80037ce <HAL_DMA_Start_IT+0x2a>
 80037c4:	f240 11df 	movw	r1, #479	@ 0x1df
 80037c8:	482c      	ldr	r0, [pc, #176]	@ (800387c <HAL_DMA_Start_IT+0xd8>)
 80037ca:	f7fe fe25 	bl	8002418 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d101      	bne.n	80037dc <HAL_DMA_Start_IT+0x38>
 80037d8:	2302      	movs	r3, #2
 80037da:	e04b      	b.n	8003874 <HAL_DMA_Start_IT+0xd0>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d13a      	bne.n	8003866 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f022 0201 	bic.w	r2, r2, #1
 800380c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	68b9      	ldr	r1, [r7, #8]
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 f923 	bl	8003a60 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800381e:	2b00      	cmp	r3, #0
 8003820:	d008      	beq.n	8003834 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f042 020e 	orr.w	r2, r2, #14
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	e00f      	b.n	8003854 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0204 	bic.w	r2, r2, #4
 8003842:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 020a 	orr.w	r2, r2, #10
 8003852:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f042 0201 	orr.w	r2, r2, #1
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	e005      	b.n	8003872 <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800386e:	2302      	movs	r3, #2
 8003870:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003872:	7dfb      	ldrb	r3, [r7, #23]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3718      	adds	r7, #24
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	0800c2b0 	.word	0x0800c2b0

08003880 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003888:	2300      	movs	r3, #0
 800388a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b02      	cmp	r3, #2
 8003896:	d005      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2204      	movs	r2, #4
 800389c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	73fb      	strb	r3, [r7, #15]
 80038a2:	e029      	b.n	80038f8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 020e 	bic.w	r2, r2, #14
 80038b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 0201 	bic.w	r2, r2, #1
 80038c2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c8:	f003 021c 	and.w	r2, r3, #28
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d0:	2101      	movs	r1, #1
 80038d2:	fa01 f202 	lsl.w	r2, r1, r2
 80038d6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d003      	beq.n	80038f8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	4798      	blx	r3
    }
  }
  return status;
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003902:	b580      	push	{r7, lr}
 8003904:	b084      	sub	sp, #16
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391e:	f003 031c 	and.w	r3, r3, #28
 8003922:	2204      	movs	r2, #4
 8003924:	409a      	lsls	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	4013      	ands	r3, r2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d026      	beq.n	800397c <HAL_DMA_IRQHandler+0x7a>
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	f003 0304 	and.w	r3, r3, #4
 8003934:	2b00      	cmp	r3, #0
 8003936:	d021      	beq.n	800397c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0320 	and.w	r3, r3, #32
 8003942:	2b00      	cmp	r3, #0
 8003944:	d107      	bne.n	8003956 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f022 0204 	bic.w	r2, r2, #4
 8003954:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800395a:	f003 021c 	and.w	r2, r3, #28
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	2104      	movs	r1, #4
 8003964:	fa01 f202 	lsl.w	r2, r1, r2
 8003968:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800396e:	2b00      	cmp	r3, #0
 8003970:	d071      	beq.n	8003a56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800397a:	e06c      	b.n	8003a56 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003980:	f003 031c 	and.w	r3, r3, #28
 8003984:	2202      	movs	r2, #2
 8003986:	409a      	lsls	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	4013      	ands	r3, r2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d02e      	beq.n	80039ee <HAL_DMA_IRQHandler+0xec>
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d029      	beq.n	80039ee <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0320 	and.w	r3, r3, #32
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d10b      	bne.n	80039c0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f022 020a 	bic.w	r2, r2, #10
 80039b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c4:	f003 021c 	and.w	r2, r3, #28
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039cc:	2102      	movs	r1, #2
 80039ce:	fa01 f202 	lsl.w	r2, r1, r2
 80039d2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d038      	beq.n	8003a56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80039ec:	e033      	b.n	8003a56 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f2:	f003 031c 	and.w	r3, r3, #28
 80039f6:	2208      	movs	r2, #8
 80039f8:	409a      	lsls	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	4013      	ands	r3, r2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d02a      	beq.n	8003a58 <HAL_DMA_IRQHandler+0x156>
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	f003 0308 	and.w	r3, r3, #8
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d025      	beq.n	8003a58 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f022 020e 	bic.w	r2, r2, #14
 8003a1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a20:	f003 021c 	and.w	r2, r3, #28
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a28:	2101      	movs	r1, #1
 8003a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8003a2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d004      	beq.n	8003a58 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003a56:	bf00      	nop
 8003a58:	bf00      	nop
}
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b085      	sub	sp, #20
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
 8003a6c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a72:	f003 021c 	and.w	r2, r3, #28
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a80:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	2b10      	cmp	r3, #16
 8003a90:	d108      	bne.n	8003aa4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68ba      	ldr	r2, [r7, #8]
 8003aa0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003aa2:	e007      	b.n	8003ab4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68ba      	ldr	r2, [r7, #8]
 8003aaa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	60da      	str	r2, [r3, #12]
}
 8003ab4:	bf00      	nop
 8003ab6:	3714      	adds	r7, #20
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003aca:	2300      	movs	r3, #0
 8003acc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ad4:	d01f      	beq.n	8003b16 <HAL_GPIO_Init+0x56>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a3c      	ldr	r2, [pc, #240]	@ (8003bcc <HAL_GPIO_Init+0x10c>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d01b      	beq.n	8003b16 <HAL_GPIO_Init+0x56>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a3b      	ldr	r2, [pc, #236]	@ (8003bd0 <HAL_GPIO_Init+0x110>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d017      	beq.n	8003b16 <HAL_GPIO_Init+0x56>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a3a      	ldr	r2, [pc, #232]	@ (8003bd4 <HAL_GPIO_Init+0x114>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d013      	beq.n	8003b16 <HAL_GPIO_Init+0x56>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a39      	ldr	r2, [pc, #228]	@ (8003bd8 <HAL_GPIO_Init+0x118>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d00f      	beq.n	8003b16 <HAL_GPIO_Init+0x56>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a38      	ldr	r2, [pc, #224]	@ (8003bdc <HAL_GPIO_Init+0x11c>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d00b      	beq.n	8003b16 <HAL_GPIO_Init+0x56>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a37      	ldr	r2, [pc, #220]	@ (8003be0 <HAL_GPIO_Init+0x120>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d007      	beq.n	8003b16 <HAL_GPIO_Init+0x56>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a36      	ldr	r2, [pc, #216]	@ (8003be4 <HAL_GPIO_Init+0x124>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d003      	beq.n	8003b16 <HAL_GPIO_Init+0x56>
 8003b0e:	21aa      	movs	r1, #170	@ 0xaa
 8003b10:	4835      	ldr	r0, [pc, #212]	@ (8003be8 <HAL_GPIO_Init+0x128>)
 8003b12:	f7fe fc81 	bl	8002418 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d004      	beq.n	8003b2a <HAL_GPIO_Init+0x6a>
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b28:	d303      	bcc.n	8003b32 <HAL_GPIO_Init+0x72>
 8003b2a:	21ab      	movs	r1, #171	@ 0xab
 8003b2c:	482e      	ldr	r0, [pc, #184]	@ (8003be8 <HAL_GPIO_Init+0x128>)
 8003b2e:	f7fe fc73 	bl	8002418 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f000 823d 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	f000 8238 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b11      	cmp	r3, #17
 8003b4c:	f000 8233 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	f000 822e 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	2b12      	cmp	r3, #18
 8003b60:	f000 8229 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8003b6c:	f000 8223 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003b78:	f000 821d 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8003b84:	f000 8217 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8003b90:	f000 8211 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8003b9c:	f000 820b 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8003ba8:	f000 8205 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	f000 8200 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b0b      	cmp	r3, #11
 8003bbc:	f000 81fb 	beq.w	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003bc0:	21ac      	movs	r1, #172	@ 0xac
 8003bc2:	4809      	ldr	r0, [pc, #36]	@ (8003be8 <HAL_GPIO_Init+0x128>)
 8003bc4:	f7fe fc28 	bl	8002418 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bc8:	e1f5      	b.n	8003fb6 <HAL_GPIO_Init+0x4f6>
 8003bca:	bf00      	nop
 8003bcc:	48000400 	.word	0x48000400
 8003bd0:	48000800 	.word	0x48000800
 8003bd4:	48000c00 	.word	0x48000c00
 8003bd8:	48001000 	.word	0x48001000
 8003bdc:	48001400 	.word	0x48001400
 8003be0:	48001800 	.word	0x48001800
 8003be4:	48001c00 	.word	0x48001c00
 8003be8:	0800c2e8 	.word	0x0800c2e8
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f000 81d6 	beq.w	8003fb0 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f003 0303 	and.w	r3, r3, #3
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d005      	beq.n	8003c1c <HAL_GPIO_Init+0x15c>
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f003 0303 	and.w	r3, r3, #3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d144      	bne.n	8003ca6 <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00f      	beq.n	8003c44 <HAL_GPIO_Init+0x184>
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d00b      	beq.n	8003c44 <HAL_GPIO_Init+0x184>
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d007      	beq.n	8003c44 <HAL_GPIO_Init+0x184>
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	2b03      	cmp	r3, #3
 8003c3a:	d003      	beq.n	8003c44 <HAL_GPIO_Init+0x184>
 8003c3c:	21bb      	movs	r1, #187	@ 0xbb
 8003c3e:	489c      	ldr	r0, [pc, #624]	@ (8003eb0 <HAL_GPIO_Init+0x3f0>)
 8003c40:	f7fe fbea 	bl	8002418 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	2203      	movs	r2, #3
 8003c50:	fa02 f303 	lsl.w	r3, r2, r3
 8003c54:	43db      	mvns	r3, r3
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	68da      	ldr	r2, [r3, #12]
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c82:	43db      	mvns	r3, r3
 8003c84:	693a      	ldr	r2, [r7, #16]
 8003c86:	4013      	ands	r3, r2
 8003c88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	091b      	lsrs	r3, r3, #4
 8003c90:	f003 0201 	and.w	r2, r3, #1
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f003 0303 	and.w	r3, r3, #3
 8003cae:	2b03      	cmp	r3, #3
 8003cb0:	d118      	bne.n	8003ce4 <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003cb8:	2201      	movs	r2, #1
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	43db      	mvns	r3, r3
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	08db      	lsrs	r3, r3, #3
 8003cce:	f003 0201 	and.w	r2, r3, #1
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f003 0303 	and.w	r3, r3, #3
 8003cec:	2b03      	cmp	r3, #3
 8003cee:	d027      	beq.n	8003d40 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00b      	beq.n	8003d10 <HAL_GPIO_Init+0x250>
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d007      	beq.n	8003d10 <HAL_GPIO_Init+0x250>
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d003      	beq.n	8003d10 <HAL_GPIO_Init+0x250>
 8003d08:	21dc      	movs	r1, #220	@ 0xdc
 8003d0a:	4869      	ldr	r0, [pc, #420]	@ (8003eb0 <HAL_GPIO_Init+0x3f0>)
 8003d0c:	f7fe fb84 	bl	8002418 <assert_failed>

        temp = GPIOx->PUPDR;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	2203      	movs	r2, #3
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	43db      	mvns	r3, r3
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	4013      	ands	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	005b      	lsls	r3, r3, #1
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	693a      	ldr	r2, [r7, #16]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f003 0303 	and.w	r3, r3, #3
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d14f      	bne.n	8003dec <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003d52:	d01f      	beq.n	8003d94 <HAL_GPIO_Init+0x2d4>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4a57      	ldr	r2, [pc, #348]	@ (8003eb4 <HAL_GPIO_Init+0x3f4>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d01b      	beq.n	8003d94 <HAL_GPIO_Init+0x2d4>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a56      	ldr	r2, [pc, #344]	@ (8003eb8 <HAL_GPIO_Init+0x3f8>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d017      	beq.n	8003d94 <HAL_GPIO_Init+0x2d4>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a55      	ldr	r2, [pc, #340]	@ (8003ebc <HAL_GPIO_Init+0x3fc>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d013      	beq.n	8003d94 <HAL_GPIO_Init+0x2d4>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a54      	ldr	r2, [pc, #336]	@ (8003ec0 <HAL_GPIO_Init+0x400>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d00f      	beq.n	8003d94 <HAL_GPIO_Init+0x2d4>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a53      	ldr	r2, [pc, #332]	@ (8003ec4 <HAL_GPIO_Init+0x404>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d00b      	beq.n	8003d94 <HAL_GPIO_Init+0x2d4>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	4a52      	ldr	r2, [pc, #328]	@ (8003ec8 <HAL_GPIO_Init+0x408>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d007      	beq.n	8003d94 <HAL_GPIO_Init+0x2d4>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a51      	ldr	r2, [pc, #324]	@ (8003ecc <HAL_GPIO_Init+0x40c>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d003      	beq.n	8003d94 <HAL_GPIO_Init+0x2d4>
 8003d8c:	21e8      	movs	r1, #232	@ 0xe8
 8003d8e:	4848      	ldr	r0, [pc, #288]	@ (8003eb0 <HAL_GPIO_Init+0x3f0>)
 8003d90:	f7fe fb42 	bl	8002418 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	691b      	ldr	r3, [r3, #16]
 8003d98:	2b0f      	cmp	r3, #15
 8003d9a:	d903      	bls.n	8003da4 <HAL_GPIO_Init+0x2e4>
 8003d9c:	21e9      	movs	r1, #233	@ 0xe9
 8003d9e:	4844      	ldr	r0, [pc, #272]	@ (8003eb0 <HAL_GPIO_Init+0x3f0>)
 8003da0:	f7fe fb3a 	bl	8002418 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	08da      	lsrs	r2, r3, #3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	3208      	adds	r2, #8
 8003dac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003db0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	220f      	movs	r2, #15
 8003dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc0:	43db      	mvns	r3, r3
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	691a      	ldr	r2, [r3, #16]
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	f003 0307 	and.w	r3, r3, #7
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	693a      	ldr	r2, [r7, #16]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	08da      	lsrs	r2, r3, #3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	3208      	adds	r2, #8
 8003de6:	6939      	ldr	r1, [r7, #16]
 8003de8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	2203      	movs	r2, #3
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	693a      	ldr	r2, [r7, #16]
 8003e00:	4013      	ands	r3, r2
 8003e02:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f003 0203 	and.w	r2, r3, #3
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	fa02 f303 	lsl.w	r3, r2, r3
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 80c1 	beq.w	8003fb0 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e2e:	4b28      	ldr	r3, [pc, #160]	@ (8003ed0 <HAL_GPIO_Init+0x410>)
 8003e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e32:	4a27      	ldr	r2, [pc, #156]	@ (8003ed0 <HAL_GPIO_Init+0x410>)
 8003e34:	f043 0301 	orr.w	r3, r3, #1
 8003e38:	6613      	str	r3, [r2, #96]	@ 0x60
 8003e3a:	4b25      	ldr	r3, [pc, #148]	@ (8003ed0 <HAL_GPIO_Init+0x410>)
 8003e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	60bb      	str	r3, [r7, #8]
 8003e44:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e46:	4a23      	ldr	r2, [pc, #140]	@ (8003ed4 <HAL_GPIO_Init+0x414>)
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	089b      	lsrs	r3, r3, #2
 8003e4c:	3302      	adds	r3, #2
 8003e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e52:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	220f      	movs	r2, #15
 8003e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e62:	43db      	mvns	r3, r3
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4013      	ands	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003e70:	d03a      	beq.n	8003ee8 <HAL_GPIO_Init+0x428>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a0f      	ldr	r2, [pc, #60]	@ (8003eb4 <HAL_GPIO_Init+0x3f4>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d034      	beq.n	8003ee4 <HAL_GPIO_Init+0x424>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a0e      	ldr	r2, [pc, #56]	@ (8003eb8 <HAL_GPIO_Init+0x3f8>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d02e      	beq.n	8003ee0 <HAL_GPIO_Init+0x420>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a0d      	ldr	r2, [pc, #52]	@ (8003ebc <HAL_GPIO_Init+0x3fc>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d028      	beq.n	8003edc <HAL_GPIO_Init+0x41c>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a0c      	ldr	r2, [pc, #48]	@ (8003ec0 <HAL_GPIO_Init+0x400>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d022      	beq.n	8003ed8 <HAL_GPIO_Init+0x418>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a0b      	ldr	r2, [pc, #44]	@ (8003ec4 <HAL_GPIO_Init+0x404>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d007      	beq.n	8003eaa <HAL_GPIO_Init+0x3ea>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8003ec8 <HAL_GPIO_Init+0x408>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d101      	bne.n	8003ea6 <HAL_GPIO_Init+0x3e6>
 8003ea2:	2306      	movs	r3, #6
 8003ea4:	e021      	b.n	8003eea <HAL_GPIO_Init+0x42a>
 8003ea6:	2307      	movs	r3, #7
 8003ea8:	e01f      	b.n	8003eea <HAL_GPIO_Init+0x42a>
 8003eaa:	2305      	movs	r3, #5
 8003eac:	e01d      	b.n	8003eea <HAL_GPIO_Init+0x42a>
 8003eae:	bf00      	nop
 8003eb0:	0800c2e8 	.word	0x0800c2e8
 8003eb4:	48000400 	.word	0x48000400
 8003eb8:	48000800 	.word	0x48000800
 8003ebc:	48000c00 	.word	0x48000c00
 8003ec0:	48001000 	.word	0x48001000
 8003ec4:	48001400 	.word	0x48001400
 8003ec8:	48001800 	.word	0x48001800
 8003ecc:	48001c00 	.word	0x48001c00
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	40010000 	.word	0x40010000
 8003ed8:	2304      	movs	r3, #4
 8003eda:	e006      	b.n	8003eea <HAL_GPIO_Init+0x42a>
 8003edc:	2303      	movs	r3, #3
 8003ede:	e004      	b.n	8003eea <HAL_GPIO_Init+0x42a>
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	e002      	b.n	8003eea <HAL_GPIO_Init+0x42a>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e000      	b.n	8003eea <HAL_GPIO_Init+0x42a>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	f002 0203 	and.w	r2, r2, #3
 8003ef0:	0092      	lsls	r2, r2, #2
 8003ef2:	4093      	lsls	r3, r2
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003efa:	4935      	ldr	r1, [pc, #212]	@ (8003fd0 <HAL_GPIO_Init+0x510>)
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	089b      	lsrs	r3, r3, #2
 8003f00:	3302      	adds	r3, #2
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f08:	4b32      	ldr	r3, [pc, #200]	@ (8003fd4 <HAL_GPIO_Init+0x514>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	43db      	mvns	r3, r3
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	4013      	ands	r3, r2
 8003f16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d003      	beq.n	8003f2c <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f2c:	4a29      	ldr	r2, [pc, #164]	@ (8003fd4 <HAL_GPIO_Init+0x514>)
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f32:	4b28      	ldr	r3, [pc, #160]	@ (8003fd4 <HAL_GPIO_Init+0x514>)
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	43db      	mvns	r3, r3
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	4013      	ands	r3, r2
 8003f40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d003      	beq.n	8003f56 <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f56:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd4 <HAL_GPIO_Init+0x514>)
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8003fd4 <HAL_GPIO_Init+0x514>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	43db      	mvns	r3, r3
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d003      	beq.n	8003f80 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f80:	4a14      	ldr	r2, [pc, #80]	@ (8003fd4 <HAL_GPIO_Init+0x514>)
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003f86:	4b13      	ldr	r3, [pc, #76]	@ (8003fd4 <HAL_GPIO_Init+0x514>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	43db      	mvns	r3, r3
 8003f90:	693a      	ldr	r2, [r7, #16]
 8003f92:	4013      	ands	r3, r2
 8003f94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d003      	beq.n	8003faa <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003faa:	4a0a      	ldr	r2, [pc, #40]	@ (8003fd4 <HAL_GPIO_Init+0x514>)
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	fa22 f303 	lsr.w	r3, r2, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	f47f ae13 	bne.w	8003bec <HAL_GPIO_Init+0x12c>
  }
}
 8003fc6:	bf00      	nop
 8003fc8:	bf00      	nop
 8003fca:	3718      	adds	r7, #24
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	40010000 	.word	0x40010000
 8003fd4:	40010400 	.word	0x40010400

08003fd8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003fec:	d020      	beq.n	8004030 <HAL_GPIO_DeInit+0x58>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a84      	ldr	r2, [pc, #528]	@ (8004204 <HAL_GPIO_DeInit+0x22c>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d01c      	beq.n	8004030 <HAL_GPIO_DeInit+0x58>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a83      	ldr	r2, [pc, #524]	@ (8004208 <HAL_GPIO_DeInit+0x230>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d018      	beq.n	8004030 <HAL_GPIO_DeInit+0x58>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a82      	ldr	r2, [pc, #520]	@ (800420c <HAL_GPIO_DeInit+0x234>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d014      	beq.n	8004030 <HAL_GPIO_DeInit+0x58>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a81      	ldr	r2, [pc, #516]	@ (8004210 <HAL_GPIO_DeInit+0x238>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d010      	beq.n	8004030 <HAL_GPIO_DeInit+0x58>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a80      	ldr	r2, [pc, #512]	@ (8004214 <HAL_GPIO_DeInit+0x23c>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d00c      	beq.n	8004030 <HAL_GPIO_DeInit+0x58>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a7f      	ldr	r2, [pc, #508]	@ (8004218 <HAL_GPIO_DeInit+0x240>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d008      	beq.n	8004030 <HAL_GPIO_DeInit+0x58>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a7e      	ldr	r2, [pc, #504]	@ (800421c <HAL_GPIO_DeInit+0x244>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d004      	beq.n	8004030 <HAL_GPIO_DeInit+0x58>
 8004026:	f44f 719d 	mov.w	r1, #314	@ 0x13a
 800402a:	487d      	ldr	r0, [pc, #500]	@ (8004220 <HAL_GPIO_DeInit+0x248>)
 800402c:	f7fe f9f4 	bl	8002418 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	b29b      	uxth	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	d004      	beq.n	8004042 <HAL_GPIO_DeInit+0x6a>
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800403e:	f0c0 80d4 	bcc.w	80041ea <HAL_GPIO_DeInit+0x212>
 8004042:	f240 113b 	movw	r1, #315	@ 0x13b
 8004046:	4876      	ldr	r0, [pc, #472]	@ (8004220 <HAL_GPIO_DeInit+0x248>)
 8004048:	f7fe f9e6 	bl	8002418 <assert_failed>

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800404c:	e0cd      	b.n	80041ea <HAL_GPIO_DeInit+0x212>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800404e:	2201      	movs	r2, #1
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	fa02 f303 	lsl.w	r3, r2, r3
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	4013      	ands	r3, r2
 800405a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	2b00      	cmp	r3, #0
 8004060:	f000 80c0 	beq.w	80041e4 <HAL_GPIO_DeInit+0x20c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004064:	4a6f      	ldr	r2, [pc, #444]	@ (8004224 <HAL_GPIO_DeInit+0x24c>)
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	089b      	lsrs	r3, r3, #2
 800406a:	3302      	adds	r3, #2
 800406c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004070:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	f003 0303 	and.w	r3, r3, #3
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	220f      	movs	r2, #15
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	68fa      	ldr	r2, [r7, #12]
 8004082:	4013      	ands	r3, r2
 8004084:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800408c:	d025      	beq.n	80040da <HAL_GPIO_DeInit+0x102>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a5c      	ldr	r2, [pc, #368]	@ (8004204 <HAL_GPIO_DeInit+0x22c>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d01f      	beq.n	80040d6 <HAL_GPIO_DeInit+0xfe>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a5b      	ldr	r2, [pc, #364]	@ (8004208 <HAL_GPIO_DeInit+0x230>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d019      	beq.n	80040d2 <HAL_GPIO_DeInit+0xfa>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a5a      	ldr	r2, [pc, #360]	@ (800420c <HAL_GPIO_DeInit+0x234>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d013      	beq.n	80040ce <HAL_GPIO_DeInit+0xf6>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a59      	ldr	r2, [pc, #356]	@ (8004210 <HAL_GPIO_DeInit+0x238>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d00d      	beq.n	80040ca <HAL_GPIO_DeInit+0xf2>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a58      	ldr	r2, [pc, #352]	@ (8004214 <HAL_GPIO_DeInit+0x23c>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d007      	beq.n	80040c6 <HAL_GPIO_DeInit+0xee>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a57      	ldr	r2, [pc, #348]	@ (8004218 <HAL_GPIO_DeInit+0x240>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d101      	bne.n	80040c2 <HAL_GPIO_DeInit+0xea>
 80040be:	2306      	movs	r3, #6
 80040c0:	e00c      	b.n	80040dc <HAL_GPIO_DeInit+0x104>
 80040c2:	2307      	movs	r3, #7
 80040c4:	e00a      	b.n	80040dc <HAL_GPIO_DeInit+0x104>
 80040c6:	2305      	movs	r3, #5
 80040c8:	e008      	b.n	80040dc <HAL_GPIO_DeInit+0x104>
 80040ca:	2304      	movs	r3, #4
 80040cc:	e006      	b.n	80040dc <HAL_GPIO_DeInit+0x104>
 80040ce:	2303      	movs	r3, #3
 80040d0:	e004      	b.n	80040dc <HAL_GPIO_DeInit+0x104>
 80040d2:	2302      	movs	r3, #2
 80040d4:	e002      	b.n	80040dc <HAL_GPIO_DeInit+0x104>
 80040d6:	2301      	movs	r3, #1
 80040d8:	e000      	b.n	80040dc <HAL_GPIO_DeInit+0x104>
 80040da:	2300      	movs	r3, #0
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	f002 0203 	and.w	r2, r2, #3
 80040e2:	0092      	lsls	r2, r2, #2
 80040e4:	4093      	lsls	r3, r2
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d132      	bne.n	8004152 <HAL_GPIO_DeInit+0x17a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80040ec:	4b4e      	ldr	r3, [pc, #312]	@ (8004228 <HAL_GPIO_DeInit+0x250>)
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	43db      	mvns	r3, r3
 80040f4:	494c      	ldr	r1, [pc, #304]	@ (8004228 <HAL_GPIO_DeInit+0x250>)
 80040f6:	4013      	ands	r3, r2
 80040f8:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80040fa:	4b4b      	ldr	r3, [pc, #300]	@ (8004228 <HAL_GPIO_DeInit+0x250>)
 80040fc:	685a      	ldr	r2, [r3, #4]
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	43db      	mvns	r3, r3
 8004102:	4949      	ldr	r1, [pc, #292]	@ (8004228 <HAL_GPIO_DeInit+0x250>)
 8004104:	4013      	ands	r3, r2
 8004106:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004108:	4b47      	ldr	r3, [pc, #284]	@ (8004228 <HAL_GPIO_DeInit+0x250>)
 800410a:	68da      	ldr	r2, [r3, #12]
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	43db      	mvns	r3, r3
 8004110:	4945      	ldr	r1, [pc, #276]	@ (8004228 <HAL_GPIO_DeInit+0x250>)
 8004112:	4013      	ands	r3, r2
 8004114:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004116:	4b44      	ldr	r3, [pc, #272]	@ (8004228 <HAL_GPIO_DeInit+0x250>)
 8004118:	689a      	ldr	r2, [r3, #8]
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	43db      	mvns	r3, r3
 800411e:	4942      	ldr	r1, [pc, #264]	@ (8004228 <HAL_GPIO_DeInit+0x250>)
 8004120:	4013      	ands	r3, r2
 8004122:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	f003 0303 	and.w	r3, r3, #3
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	220f      	movs	r2, #15
 800412e:	fa02 f303 	lsl.w	r3, r2, r3
 8004132:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004134:	4a3b      	ldr	r2, [pc, #236]	@ (8004224 <HAL_GPIO_DeInit+0x24c>)
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	089b      	lsrs	r3, r3, #2
 800413a:	3302      	adds	r3, #2
 800413c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	43da      	mvns	r2, r3
 8004144:	4837      	ldr	r0, [pc, #220]	@ (8004224 <HAL_GPIO_DeInit+0x24c>)
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	089b      	lsrs	r3, r3, #2
 800414a:	400a      	ands	r2, r1
 800414c:	3302      	adds	r3, #2
 800414e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	005b      	lsls	r3, r3, #1
 800415a:	2103      	movs	r1, #3
 800415c:	fa01 f303 	lsl.w	r3, r1, r3
 8004160:	431a      	orrs	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	08da      	lsrs	r2, r3, #3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	3208      	adds	r2, #8
 800416e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	220f      	movs	r2, #15
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	43db      	mvns	r3, r3
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	08d2      	lsrs	r2, r2, #3
 8004186:	4019      	ands	r1, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	3208      	adds	r2, #8
 800418c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689a      	ldr	r2, [r3, #8]
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	005b      	lsls	r3, r3, #1
 8004198:	2103      	movs	r1, #3
 800419a:	fa01 f303 	lsl.w	r3, r1, r3
 800419e:	43db      	mvns	r3, r3
 80041a0:	401a      	ands	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	685a      	ldr	r2, [r3, #4]
 80041aa:	2101      	movs	r1, #1
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	fa01 f303 	lsl.w	r3, r1, r3
 80041b2:	43db      	mvns	r3, r3
 80041b4:	401a      	ands	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68da      	ldr	r2, [r3, #12]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	2103      	movs	r1, #3
 80041c4:	fa01 f303 	lsl.w	r3, r1, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	401a      	ands	r2, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d4:	2101      	movs	r1, #1
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	fa01 f303 	lsl.w	r3, r1, r3
 80041dc:	43db      	mvns	r3, r3
 80041de:	401a      	ands	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	3301      	adds	r3, #1
 80041e8:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	fa22 f303 	lsr.w	r3, r2, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f47f af2b 	bne.w	800404e <HAL_GPIO_DeInit+0x76>
  }
}
 80041f8:	bf00      	nop
 80041fa:	bf00      	nop
 80041fc:	3718      	adds	r7, #24
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	48000400 	.word	0x48000400
 8004208:	48000800 	.word	0x48000800
 800420c:	48000c00 	.word	0x48000c00
 8004210:	48001000 	.word	0x48001000
 8004214:	48001400 	.word	0x48001400
 8004218:	48001800 	.word	0x48001800
 800421c:	48001c00 	.word	0x48001c00
 8004220:	0800c2e8 	.word	0x0800c2e8
 8004224:	40010000 	.word	0x40010000
 8004228:	40010400 	.word	0x40010400

0800422c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	460b      	mov	r3, r1
 8004236:	807b      	strh	r3, [r7, #2]
 8004238:	4613      	mov	r3, r2
 800423a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800423c:	887b      	ldrh	r3, [r7, #2]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d104      	bne.n	800424c <HAL_GPIO_WritePin+0x20>
 8004242:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8004246:	480e      	ldr	r0, [pc, #56]	@ (8004280 <HAL_GPIO_WritePin+0x54>)
 8004248:	f7fe f8e6 	bl	8002418 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800424c:	787b      	ldrb	r3, [r7, #1]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d007      	beq.n	8004262 <HAL_GPIO_WritePin+0x36>
 8004252:	787b      	ldrb	r3, [r7, #1]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d004      	beq.n	8004262 <HAL_GPIO_WritePin+0x36>
 8004258:	f240 11af 	movw	r1, #431	@ 0x1af
 800425c:	4808      	ldr	r0, [pc, #32]	@ (8004280 <HAL_GPIO_WritePin+0x54>)
 800425e:	f7fe f8db 	bl	8002418 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8004262:	787b      	ldrb	r3, [r7, #1]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d003      	beq.n	8004270 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004268:	887a      	ldrh	r2, [r7, #2]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800426e:	e002      	b.n	8004276 <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004270:	887a      	ldrh	r2, [r7, #2]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004276:	bf00      	nop
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	0800c2e8 	.word	0x0800c2e8

08004284 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	4603      	mov	r3, r0
 800428c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800428e:	4b08      	ldr	r3, [pc, #32]	@ (80042b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004290:	695a      	ldr	r2, [r3, #20]
 8004292:	88fb      	ldrh	r3, [r7, #6]
 8004294:	4013      	ands	r3, r2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d006      	beq.n	80042a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800429a:	4a05      	ldr	r2, [pc, #20]	@ (80042b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800429c:	88fb      	ldrh	r3, [r7, #6]
 800429e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80042a0:	88fb      	ldrh	r3, [r7, #6]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f000 f806 	bl	80042b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80042a8:	bf00      	nop
 80042aa:	3708      	adds	r7, #8
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40010400 	.word	0x40010400

080042b4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	4603      	mov	r3, r0
 80042bc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
	...

080042cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80042d0:	4b04      	ldr	r3, [pc, #16]	@ (80042e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80042d8:	4618      	mov	r0, r3
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	40007000 	.word	0x40007000

080042e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042f6:	d007      	beq.n	8004308 <HAL_PWREx_ControlVoltageScaling+0x20>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042fe:	d003      	beq.n	8004308 <HAL_PWREx_ControlVoltageScaling+0x20>
 8004300:	21a7      	movs	r1, #167	@ 0xa7
 8004302:	4826      	ldr	r0, [pc, #152]	@ (800439c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8004304:	f7fe f888 	bl	8002418 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800430e:	d130      	bne.n	8004372 <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004310:	4b23      	ldr	r3, [pc, #140]	@ (80043a0 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800431c:	d038      	beq.n	8004390 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800431e:	4b20      	ldr	r3, [pc, #128]	@ (80043a0 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004326:	4a1e      	ldr	r2, [pc, #120]	@ (80043a0 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8004328:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800432c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800432e:	4b1d      	ldr	r3, [pc, #116]	@ (80043a4 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2232      	movs	r2, #50	@ 0x32
 8004334:	fb02 f303 	mul.w	r3, r2, r3
 8004338:	4a1b      	ldr	r2, [pc, #108]	@ (80043a8 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 800433a:	fba2 2303 	umull	r2, r3, r2, r3
 800433e:	0c9b      	lsrs	r3, r3, #18
 8004340:	3301      	adds	r3, #1
 8004342:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004344:	e002      	b.n	800434c <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	3b01      	subs	r3, #1
 800434a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800434c:	4b14      	ldr	r3, [pc, #80]	@ (80043a0 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004358:	d102      	bne.n	8004360 <HAL_PWREx_ControlVoltageScaling+0x78>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1f2      	bne.n	8004346 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004360:	4b0f      	ldr	r3, [pc, #60]	@ (80043a0 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004368:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800436c:	d110      	bne.n	8004390 <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e00f      	b.n	8004392 <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004372:	4b0b      	ldr	r3, [pc, #44]	@ (80043a0 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800437a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800437e:	d007      	beq.n	8004390 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004380:	4b07      	ldr	r3, [pc, #28]	@ (80043a0 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004388:	4a05      	ldr	r2, [pc, #20]	@ (80043a0 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800438a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800438e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	0800c324 	.word	0x0800c324
 80043a0:	40007000 	.word	0x40007000
 80043a4:	20000010 	.word	0x20000010
 80043a8:	431bde83 	.word	0x431bde83

080043ac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b088      	sub	sp, #32
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d102      	bne.n	80043c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	f000 bcef 	b.w	8004d9e <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d008      	beq.n	80043da <HAL_RCC_OscConfig+0x2e>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2b1f      	cmp	r3, #31
 80043ce:	d904      	bls.n	80043da <HAL_RCC_OscConfig+0x2e>
 80043d0:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 80043d4:	489a      	ldr	r0, [pc, #616]	@ (8004640 <HAL_RCC_OscConfig+0x294>)
 80043d6:	f7fe f81f 	bl	8002418 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043da:	4b9a      	ldr	r3, [pc, #616]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f003 030c 	and.w	r3, r3, #12
 80043e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043e4:	4b97      	ldr	r3, [pc, #604]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	f003 0303 	and.w	r3, r3, #3
 80043ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0310 	and.w	r3, r3, #16
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	f000 813d 	beq.w	8004676 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d008      	beq.n	8004416 <HAL_RCC_OscConfig+0x6a>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d004      	beq.n	8004416 <HAL_RCC_OscConfig+0x6a>
 800440c:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8004410:	488b      	ldr	r0, [pc, #556]	@ (8004640 <HAL_RCC_OscConfig+0x294>)
 8004412:	f7fe f801 	bl	8002418 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	2bff      	cmp	r3, #255	@ 0xff
 800441c:	d904      	bls.n	8004428 <HAL_RCC_OscConfig+0x7c>
 800441e:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8004422:	4887      	ldr	r0, [pc, #540]	@ (8004640 <HAL_RCC_OscConfig+0x294>)
 8004424:	f7fd fff8 	bl	8002418 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d030      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a1b      	ldr	r3, [r3, #32]
 8004434:	2b10      	cmp	r3, #16
 8004436:	d02c      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a1b      	ldr	r3, [r3, #32]
 800443c:	2b20      	cmp	r3, #32
 800443e:	d028      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a1b      	ldr	r3, [r3, #32]
 8004444:	2b30      	cmp	r3, #48	@ 0x30
 8004446:	d024      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a1b      	ldr	r3, [r3, #32]
 800444c:	2b40      	cmp	r3, #64	@ 0x40
 800444e:	d020      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a1b      	ldr	r3, [r3, #32]
 8004454:	2b50      	cmp	r3, #80	@ 0x50
 8004456:	d01c      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	2b60      	cmp	r3, #96	@ 0x60
 800445e:	d018      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	2b70      	cmp	r3, #112	@ 0x70
 8004466:	d014      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6a1b      	ldr	r3, [r3, #32]
 800446c:	2b80      	cmp	r3, #128	@ 0x80
 800446e:	d010      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a1b      	ldr	r3, [r3, #32]
 8004474:	2b90      	cmp	r3, #144	@ 0x90
 8004476:	d00c      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a1b      	ldr	r3, [r3, #32]
 800447c:	2ba0      	cmp	r3, #160	@ 0xa0
 800447e:	d008      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a1b      	ldr	r3, [r3, #32]
 8004484:	2bb0      	cmp	r3, #176	@ 0xb0
 8004486:	d004      	beq.n	8004492 <HAL_RCC_OscConfig+0xe6>
 8004488:	f240 11ad 	movw	r1, #429	@ 0x1ad
 800448c:	486c      	ldr	r0, [pc, #432]	@ (8004640 <HAL_RCC_OscConfig+0x294>)
 800448e:	f7fd ffc3 	bl	8002418 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d007      	beq.n	80044a8 <HAL_RCC_OscConfig+0xfc>
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	2b0c      	cmp	r3, #12
 800449c:	f040 808e 	bne.w	80045bc <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	f040 808a 	bne.w	80045bc <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044a8:	4b66      	ldr	r3, [pc, #408]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d006      	beq.n	80044c2 <HAL_RCC_OscConfig+0x116>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d102      	bne.n	80044c2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	f000 bc6e 	b.w	8004d9e <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1a      	ldr	r2, [r3, #32]
 80044c6:	4b5f      	ldr	r3, [pc, #380]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0308 	and.w	r3, r3, #8
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d004      	beq.n	80044dc <HAL_RCC_OscConfig+0x130>
 80044d2:	4b5c      	ldr	r3, [pc, #368]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044da:	e005      	b.n	80044e8 <HAL_RCC_OscConfig+0x13c>
 80044dc:	4b59      	ldr	r3, [pc, #356]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80044de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044e2:	091b      	lsrs	r3, r3, #4
 80044e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d224      	bcs.n	8004536 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	4618      	mov	r0, r3
 80044f2:	f000 fec1 	bl	8005278 <RCC_SetFlashLatencyFromMSIRange>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	f000 bc4e 	b.w	8004d9e <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004502:	4b50      	ldr	r3, [pc, #320]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a4f      	ldr	r2, [pc, #316]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004508:	f043 0308 	orr.w	r3, r3, #8
 800450c:	6013      	str	r3, [r2, #0]
 800450e:	4b4d      	ldr	r3, [pc, #308]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	494a      	ldr	r1, [pc, #296]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 800451c:	4313      	orrs	r3, r2
 800451e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004520:	4b48      	ldr	r3, [pc, #288]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	69db      	ldr	r3, [r3, #28]
 800452c:	021b      	lsls	r3, r3, #8
 800452e:	4945      	ldr	r1, [pc, #276]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004530:	4313      	orrs	r3, r2
 8004532:	604b      	str	r3, [r1, #4]
 8004534:	e026      	b.n	8004584 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004536:	4b43      	ldr	r3, [pc, #268]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a42      	ldr	r2, [pc, #264]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 800453c:	f043 0308 	orr.w	r3, r3, #8
 8004540:	6013      	str	r3, [r2, #0]
 8004542:	4b40      	ldr	r3, [pc, #256]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	493d      	ldr	r1, [pc, #244]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004550:	4313      	orrs	r3, r2
 8004552:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004554:	4b3b      	ldr	r3, [pc, #236]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	69db      	ldr	r3, [r3, #28]
 8004560:	021b      	lsls	r3, r3, #8
 8004562:	4938      	ldr	r1, [pc, #224]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004564:	4313      	orrs	r3, r2
 8004566:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10a      	bne.n	8004584 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a1b      	ldr	r3, [r3, #32]
 8004572:	4618      	mov	r0, r3
 8004574:	f000 fe80 	bl	8005278 <RCC_SetFlashLatencyFromMSIRange>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d002      	beq.n	8004584 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	f000 bc0d 	b.w	8004d9e <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004584:	f000 fdb4 	bl	80050f0 <HAL_RCC_GetSysClockFreq>
 8004588:	4602      	mov	r2, r0
 800458a:	4b2e      	ldr	r3, [pc, #184]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	091b      	lsrs	r3, r3, #4
 8004590:	f003 030f 	and.w	r3, r3, #15
 8004594:	492c      	ldr	r1, [pc, #176]	@ (8004648 <HAL_RCC_OscConfig+0x29c>)
 8004596:	5ccb      	ldrb	r3, [r1, r3]
 8004598:	f003 031f 	and.w	r3, r3, #31
 800459c:	fa22 f303 	lsr.w	r3, r2, r3
 80045a0:	4a2a      	ldr	r2, [pc, #168]	@ (800464c <HAL_RCC_OscConfig+0x2a0>)
 80045a2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80045a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004650 <HAL_RCC_OscConfig+0x2a4>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7fe fda7 	bl	80030fc <HAL_InitTick>
 80045ae:	4603      	mov	r3, r0
 80045b0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d05d      	beq.n	8004674 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 80045b8:	7bfb      	ldrb	r3, [r7, #15]
 80045ba:	e3f0      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d032      	beq.n	800462a <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80045c4:	4b1f      	ldr	r3, [pc, #124]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a1e      	ldr	r2, [pc, #120]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80045ca:	f043 0301 	orr.w	r3, r3, #1
 80045ce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045d0:	f7fe fde4 	bl	800319c <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045d8:	f7fe fde0 	bl	800319c <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e3d9      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045ea:	4b16      	ldr	r3, [pc, #88]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d0f0      	beq.n	80045d8 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045f6:	4b13      	ldr	r3, [pc, #76]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a12      	ldr	r2, [pc, #72]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 80045fc:	f043 0308 	orr.w	r3, r3, #8
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	4b10      	ldr	r3, [pc, #64]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a1b      	ldr	r3, [r3, #32]
 800460e:	490d      	ldr	r1, [pc, #52]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004610:	4313      	orrs	r3, r2
 8004612:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004614:	4b0b      	ldr	r3, [pc, #44]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	69db      	ldr	r3, [r3, #28]
 8004620:	021b      	lsls	r3, r3, #8
 8004622:	4908      	ldr	r1, [pc, #32]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004624:	4313      	orrs	r3, r2
 8004626:	604b      	str	r3, [r1, #4]
 8004628:	e025      	b.n	8004676 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800462a:	4b06      	ldr	r3, [pc, #24]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a05      	ldr	r2, [pc, #20]	@ (8004644 <HAL_RCC_OscConfig+0x298>)
 8004630:	f023 0301 	bic.w	r3, r3, #1
 8004634:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004636:	f7fe fdb1 	bl	800319c <HAL_GetTick>
 800463a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800463c:	e013      	b.n	8004666 <HAL_RCC_OscConfig+0x2ba>
 800463e:	bf00      	nop
 8004640:	0800c360 	.word	0x0800c360
 8004644:	40021000 	.word	0x40021000
 8004648:	0800c4bc 	.word	0x0800c4bc
 800464c:	20000010 	.word	0x20000010
 8004650:	20000014 	.word	0x20000014
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004654:	f7fe fda2 	bl	800319c <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e39b      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004666:	4b97      	ldr	r3, [pc, #604]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0x2a8>
 8004672:	e000      	b.n	8004676 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004674:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b00      	cmp	r3, #0
 8004680:	d07e      	beq.n	8004780 <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00e      	beq.n	80046a8 <HAL_RCC_OscConfig+0x2fc>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004692:	d009      	beq.n	80046a8 <HAL_RCC_OscConfig+0x2fc>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800469c:	d004      	beq.n	80046a8 <HAL_RCC_OscConfig+0x2fc>
 800469e:	f240 2119 	movw	r1, #537	@ 0x219
 80046a2:	4889      	ldr	r0, [pc, #548]	@ (80048c8 <HAL_RCC_OscConfig+0x51c>)
 80046a4:	f7fd feb8 	bl	8002418 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	2b08      	cmp	r3, #8
 80046ac:	d005      	beq.n	80046ba <HAL_RCC_OscConfig+0x30e>
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	2b0c      	cmp	r3, #12
 80046b2:	d10e      	bne.n	80046d2 <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	2b03      	cmp	r3, #3
 80046b8:	d10b      	bne.n	80046d2 <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ba:	4b82      	ldr	r3, [pc, #520]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d05b      	beq.n	800477e <HAL_RCC_OscConfig+0x3d2>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d157      	bne.n	800477e <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e365      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046da:	d106      	bne.n	80046ea <HAL_RCC_OscConfig+0x33e>
 80046dc:	4b79      	ldr	r3, [pc, #484]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a78      	ldr	r2, [pc, #480]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 80046e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046e6:	6013      	str	r3, [r2, #0]
 80046e8:	e01d      	b.n	8004726 <HAL_RCC_OscConfig+0x37a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046f2:	d10c      	bne.n	800470e <HAL_RCC_OscConfig+0x362>
 80046f4:	4b73      	ldr	r3, [pc, #460]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a72      	ldr	r2, [pc, #456]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 80046fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046fe:	6013      	str	r3, [r2, #0]
 8004700:	4b70      	ldr	r3, [pc, #448]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a6f      	ldr	r2, [pc, #444]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004706:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800470a:	6013      	str	r3, [r2, #0]
 800470c:	e00b      	b.n	8004726 <HAL_RCC_OscConfig+0x37a>
 800470e:	4b6d      	ldr	r3, [pc, #436]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a6c      	ldr	r2, [pc, #432]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004714:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004718:	6013      	str	r3, [r2, #0]
 800471a:	4b6a      	ldr	r3, [pc, #424]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a69      	ldr	r2, [pc, #420]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004720:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004724:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d013      	beq.n	8004756 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800472e:	f7fe fd35 	bl	800319c <HAL_GetTick>
 8004732:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004734:	e008      	b.n	8004748 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004736:	f7fe fd31 	bl	800319c <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	2b64      	cmp	r3, #100	@ 0x64
 8004742:	d901      	bls.n	8004748 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e32a      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004748:	4b5e      	ldr	r3, [pc, #376]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d0f0      	beq.n	8004736 <HAL_RCC_OscConfig+0x38a>
 8004754:	e014      	b.n	8004780 <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004756:	f7fe fd21 	bl	800319c <HAL_GetTick>
 800475a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800475c:	e008      	b.n	8004770 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800475e:	f7fe fd1d 	bl	800319c <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b64      	cmp	r3, #100	@ 0x64
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e316      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004770:	4b54      	ldr	r3, [pc, #336]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1f0      	bne.n	800475e <HAL_RCC_OscConfig+0x3b2>
 800477c:	e000      	b.n	8004780 <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800477e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0302 	and.w	r3, r3, #2
 8004788:	2b00      	cmp	r3, #0
 800478a:	d077      	beq.n	800487c <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d009      	beq.n	80047a8 <HAL_RCC_OscConfig+0x3fc>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800479c:	d004      	beq.n	80047a8 <HAL_RCC_OscConfig+0x3fc>
 800479e:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 80047a2:	4849      	ldr	r0, [pc, #292]	@ (80048c8 <HAL_RCC_OscConfig+0x51c>)
 80047a4:	f7fd fe38 	bl	8002418 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	691b      	ldr	r3, [r3, #16]
 80047ac:	2b1f      	cmp	r3, #31
 80047ae:	d904      	bls.n	80047ba <HAL_RCC_OscConfig+0x40e>
 80047b0:	f240 214d 	movw	r1, #589	@ 0x24d
 80047b4:	4844      	ldr	r0, [pc, #272]	@ (80048c8 <HAL_RCC_OscConfig+0x51c>)
 80047b6:	f7fd fe2f 	bl	8002418 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	2b04      	cmp	r3, #4
 80047be:	d005      	beq.n	80047cc <HAL_RCC_OscConfig+0x420>
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	2b0c      	cmp	r3, #12
 80047c4:	d119      	bne.n	80047fa <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d116      	bne.n	80047fa <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047cc:	4b3d      	ldr	r3, [pc, #244]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d005      	beq.n	80047e4 <HAL_RCC_OscConfig+0x438>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d101      	bne.n	80047e4 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e2dc      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047e4:	4b37      	ldr	r3, [pc, #220]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	061b      	lsls	r3, r3, #24
 80047f2:	4934      	ldr	r1, [pc, #208]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047f8:	e040      	b.n	800487c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d023      	beq.n	800484a <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004802:	4b30      	ldr	r3, [pc, #192]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a2f      	ldr	r2, [pc, #188]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004808:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800480c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480e:	f7fe fcc5 	bl	800319c <HAL_GetTick>
 8004812:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004814:	e008      	b.n	8004828 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004816:	f7fe fcc1 	bl	800319c <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	2b02      	cmp	r3, #2
 8004822:	d901      	bls.n	8004828 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e2ba      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004828:	4b26      	ldr	r3, [pc, #152]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0f0      	beq.n	8004816 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004834:	4b23      	ldr	r3, [pc, #140]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	061b      	lsls	r3, r3, #24
 8004842:	4920      	ldr	r1, [pc, #128]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004844:	4313      	orrs	r3, r2
 8004846:	604b      	str	r3, [r1, #4]
 8004848:	e018      	b.n	800487c <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800484a:	4b1e      	ldr	r3, [pc, #120]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a1d      	ldr	r2, [pc, #116]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004850:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004854:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004856:	f7fe fca1 	bl	800319c <HAL_GetTick>
 800485a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800485c:	e008      	b.n	8004870 <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800485e:	f7fe fc9d 	bl	800319c <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	2b02      	cmp	r3, #2
 800486a:	d901      	bls.n	8004870 <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e296      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004870:	4b14      	ldr	r3, [pc, #80]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004878:	2b00      	cmp	r3, #0
 800487a:	d1f0      	bne.n	800485e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0308 	and.w	r3, r3, #8
 8004884:	2b00      	cmp	r3, #0
 8004886:	d04e      	beq.n	8004926 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d008      	beq.n	80048a2 <HAL_RCC_OscConfig+0x4f6>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d004      	beq.n	80048a2 <HAL_RCC_OscConfig+0x4f6>
 8004898:	f240 218d 	movw	r1, #653	@ 0x28d
 800489c:	480a      	ldr	r0, [pc, #40]	@ (80048c8 <HAL_RCC_OscConfig+0x51c>)
 800489e:	f7fd fdbb 	bl	8002418 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d021      	beq.n	80048ee <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048aa:	4b06      	ldr	r3, [pc, #24]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 80048ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048b0:	4a04      	ldr	r2, [pc, #16]	@ (80048c4 <HAL_RCC_OscConfig+0x518>)
 80048b2:	f043 0301 	orr.w	r3, r3, #1
 80048b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ba:	f7fe fc6f 	bl	800319c <HAL_GetTick>
 80048be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048c0:	e00d      	b.n	80048de <HAL_RCC_OscConfig+0x532>
 80048c2:	bf00      	nop
 80048c4:	40021000 	.word	0x40021000
 80048c8:	0800c360 	.word	0x0800c360
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048cc:	f7fe fc66 	bl	800319c <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e25f      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048de:	4b66      	ldr	r3, [pc, #408]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 80048e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d0ef      	beq.n	80048cc <HAL_RCC_OscConfig+0x520>
 80048ec:	e01b      	b.n	8004926 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048ee:	4b62      	ldr	r3, [pc, #392]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 80048f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048f4:	4a60      	ldr	r2, [pc, #384]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 80048f6:	f023 0301 	bic.w	r3, r3, #1
 80048fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048fe:	f7fe fc4d 	bl	800319c <HAL_GetTick>
 8004902:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004904:	e008      	b.n	8004918 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004906:	f7fe fc49 	bl	800319c <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d901      	bls.n	8004918 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e242      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004918:	4b57      	ldr	r3, [pc, #348]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 800491a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1ef      	bne.n	8004906 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0304 	and.w	r3, r3, #4
 800492e:	2b00      	cmp	r3, #0
 8004930:	f000 80b8 	beq.w	8004aa4 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004934:	2300      	movs	r3, #0
 8004936:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00c      	beq.n	800495a <HAL_RCC_OscConfig+0x5ae>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d008      	beq.n	800495a <HAL_RCC_OscConfig+0x5ae>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	2b05      	cmp	r3, #5
 800494e:	d004      	beq.n	800495a <HAL_RCC_OscConfig+0x5ae>
 8004950:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8004954:	4849      	ldr	r0, [pc, #292]	@ (8004a7c <HAL_RCC_OscConfig+0x6d0>)
 8004956:	f7fd fd5f 	bl	8002418 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800495a:	4b47      	ldr	r3, [pc, #284]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 800495c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800495e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10d      	bne.n	8004982 <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004966:	4b44      	ldr	r3, [pc, #272]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 8004968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800496a:	4a43      	ldr	r2, [pc, #268]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 800496c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004970:	6593      	str	r3, [r2, #88]	@ 0x58
 8004972:	4b41      	ldr	r3, [pc, #260]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 8004974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800497a:	60bb      	str	r3, [r7, #8]
 800497c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800497e:	2301      	movs	r3, #1
 8004980:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004982:	4b3f      	ldr	r3, [pc, #252]	@ (8004a80 <HAL_RCC_OscConfig+0x6d4>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800498a:	2b00      	cmp	r3, #0
 800498c:	d118      	bne.n	80049c0 <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800498e:	4b3c      	ldr	r3, [pc, #240]	@ (8004a80 <HAL_RCC_OscConfig+0x6d4>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a3b      	ldr	r2, [pc, #236]	@ (8004a80 <HAL_RCC_OscConfig+0x6d4>)
 8004994:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004998:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800499a:	f7fe fbff 	bl	800319c <HAL_GetTick>
 800499e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049a0:	e008      	b.n	80049b4 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a2:	f7fe fbfb 	bl	800319c <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d901      	bls.n	80049b4 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e1f4      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049b4:	4b32      	ldr	r3, [pc, #200]	@ (8004a80 <HAL_RCC_OscConfig+0x6d4>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d0f0      	beq.n	80049a2 <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d108      	bne.n	80049da <HAL_RCC_OscConfig+0x62e>
 80049c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 80049ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ce:	4a2a      	ldr	r2, [pc, #168]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 80049d0:	f043 0301 	orr.w	r3, r3, #1
 80049d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049d8:	e024      	b.n	8004a24 <HAL_RCC_OscConfig+0x678>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	2b05      	cmp	r3, #5
 80049e0:	d110      	bne.n	8004a04 <HAL_RCC_OscConfig+0x658>
 80049e2:	4b25      	ldr	r3, [pc, #148]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 80049e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e8:	4a23      	ldr	r2, [pc, #140]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 80049ea:	f043 0304 	orr.w	r3, r3, #4
 80049ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049f2:	4b21      	ldr	r3, [pc, #132]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 80049f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f8:	4a1f      	ldr	r2, [pc, #124]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 80049fa:	f043 0301 	orr.w	r3, r3, #1
 80049fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a02:	e00f      	b.n	8004a24 <HAL_RCC_OscConfig+0x678>
 8004a04:	4b1c      	ldr	r3, [pc, #112]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 8004a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 8004a0c:	f023 0301 	bic.w	r3, r3, #1
 8004a10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a14:	4b18      	ldr	r3, [pc, #96]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 8004a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a1a:	4a17      	ldr	r2, [pc, #92]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 8004a1c:	f023 0304 	bic.w	r3, r3, #4
 8004a20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d016      	beq.n	8004a5a <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a2c:	f7fe fbb6 	bl	800319c <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a32:	e00a      	b.n	8004a4a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a34:	f7fe fbb2 	bl	800319c <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e1a9      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8004a78 <HAL_RCC_OscConfig+0x6cc>)
 8004a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a50:	f003 0302 	and.w	r3, r3, #2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0ed      	beq.n	8004a34 <HAL_RCC_OscConfig+0x688>
 8004a58:	e01b      	b.n	8004a92 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a5a:	f7fe fb9f 	bl	800319c <HAL_GetTick>
 8004a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a60:	e010      	b.n	8004a84 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a62:	f7fe fb9b 	bl	800319c <HAL_GetTick>
 8004a66:	4602      	mov	r2, r0
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d907      	bls.n	8004a84 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e192      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
 8004a78:	40021000 	.word	0x40021000
 8004a7c:	0800c360 	.word	0x0800c360
 8004a80:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a84:	4b98      	ldr	r3, [pc, #608]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a8a:	f003 0302 	and.w	r3, r3, #2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1e7      	bne.n	8004a62 <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a92:	7ffb      	ldrb	r3, [r7, #31]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d105      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a98:	4b93      	ldr	r3, [pc, #588]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a9c:	4a92      	ldr	r2, [pc, #584]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004a9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004aa2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00c      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x71a>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d008      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x71a>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d004      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x71a>
 8004abc:	f240 316e 	movw	r1, #878	@ 0x36e
 8004ac0:	488a      	ldr	r0, [pc, #552]	@ (8004cec <HAL_RCC_OscConfig+0x940>)
 8004ac2:	f7fd fca9 	bl	8002418 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	f000 8166 	beq.w	8004d9c <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad4:	2b02      	cmp	r3, #2
 8004ad6:	f040 813c 	bne.w	8004d52 <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d010      	beq.n	8004b04 <HAL_RCC_OscConfig+0x758>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d00c      	beq.n	8004b04 <HAL_RCC_OscConfig+0x758>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d008      	beq.n	8004b04 <HAL_RCC_OscConfig+0x758>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af6:	2b03      	cmp	r3, #3
 8004af8:	d004      	beq.n	8004b04 <HAL_RCC_OscConfig+0x758>
 8004afa:	f240 3176 	movw	r1, #886	@ 0x376
 8004afe:	487b      	ldr	r0, [pc, #492]	@ (8004cec <HAL_RCC_OscConfig+0x940>)
 8004b00:	f7fd fc8a 	bl	8002418 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d003      	beq.n	8004b14 <HAL_RCC_OscConfig+0x768>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b10:	2b08      	cmp	r3, #8
 8004b12:	d904      	bls.n	8004b1e <HAL_RCC_OscConfig+0x772>
 8004b14:	f240 3177 	movw	r1, #887	@ 0x377
 8004b18:	4874      	ldr	r0, [pc, #464]	@ (8004cec <HAL_RCC_OscConfig+0x940>)
 8004b1a:	f7fd fc7d 	bl	8002418 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b22:	2b07      	cmp	r3, #7
 8004b24:	d903      	bls.n	8004b2e <HAL_RCC_OscConfig+0x782>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b2a:	2b56      	cmp	r3, #86	@ 0x56
 8004b2c:	d904      	bls.n	8004b38 <HAL_RCC_OscConfig+0x78c>
 8004b2e:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8004b32:	486e      	ldr	r0, [pc, #440]	@ (8004cec <HAL_RCC_OscConfig+0x940>)
 8004b34:	f7fd fc70 	bl	8002418 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b3c:	2b07      	cmp	r3, #7
 8004b3e:	d008      	beq.n	8004b52 <HAL_RCC_OscConfig+0x7a6>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b44:	2b11      	cmp	r3, #17
 8004b46:	d004      	beq.n	8004b52 <HAL_RCC_OscConfig+0x7a6>
 8004b48:	f240 317a 	movw	r1, #890	@ 0x37a
 8004b4c:	4867      	ldr	r0, [pc, #412]	@ (8004cec <HAL_RCC_OscConfig+0x940>)
 8004b4e:	f7fd fc63 	bl	8002418 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d010      	beq.n	8004b7c <HAL_RCC_OscConfig+0x7d0>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b5e:	2b04      	cmp	r3, #4
 8004b60:	d00c      	beq.n	8004b7c <HAL_RCC_OscConfig+0x7d0>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b66:	2b06      	cmp	r3, #6
 8004b68:	d008      	beq.n	8004b7c <HAL_RCC_OscConfig+0x7d0>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b6e:	2b08      	cmp	r3, #8
 8004b70:	d004      	beq.n	8004b7c <HAL_RCC_OscConfig+0x7d0>
 8004b72:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 8004b76:	485d      	ldr	r0, [pc, #372]	@ (8004cec <HAL_RCC_OscConfig+0x940>)
 8004b78:	f7fd fc4e 	bl	8002418 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d010      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x7fa>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b88:	2b04      	cmp	r3, #4
 8004b8a:	d00c      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x7fa>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b90:	2b06      	cmp	r3, #6
 8004b92:	d008      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x7fa>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	d004      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x7fa>
 8004b9c:	f240 317d 	movw	r1, #893	@ 0x37d
 8004ba0:	4852      	ldr	r0, [pc, #328]	@ (8004cec <HAL_RCC_OscConfig+0x940>)
 8004ba2:	f7fd fc39 	bl	8002418 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ba6:	4b50      	ldr	r3, [pc, #320]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	f003 0203 	and.w	r2, r3, #3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d130      	bne.n	8004c1c <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d127      	bne.n	8004c1c <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bd6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d11f      	bne.n	8004c1c <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004be6:	2a07      	cmp	r2, #7
 8004be8:	bf14      	ite	ne
 8004bea:	2201      	movne	r2, #1
 8004bec:	2200      	moveq	r2, #0
 8004bee:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d113      	bne.n	8004c1c <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bfe:	085b      	lsrs	r3, r3, #1
 8004c00:	3b01      	subs	r3, #1
 8004c02:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d109      	bne.n	8004c1c <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c12:	085b      	lsrs	r3, r3, #1
 8004c14:	3b01      	subs	r3, #1
 8004c16:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d074      	beq.n	8004d06 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	2b0c      	cmp	r3, #12
 8004c20:	d06f      	beq.n	8004d02 <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004c22:	4b31      	ldr	r3, [pc, #196]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d105      	bne.n	8004c3a <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004c2e:	4b2e      	ldr	r3, [pc, #184]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e0af      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a29      	ldr	r2, [pc, #164]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004c44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c48:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004c4a:	f7fe faa7 	bl	800319c <HAL_GetTick>
 8004c4e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c50:	e008      	b.n	8004c64 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c52:	f7fe faa3 	bl	800319c <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d901      	bls.n	8004c64 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e09c      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c64:	4b20      	ldr	r3, [pc, #128]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1f0      	bne.n	8004c52 <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c70:	4b1d      	ldr	r3, [pc, #116]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004c72:	68da      	ldr	r2, [r3, #12]
 8004c74:	4b1e      	ldr	r3, [pc, #120]	@ (8004cf0 <HAL_RCC_OscConfig+0x944>)
 8004c76:	4013      	ands	r3, r2
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c80:	3a01      	subs	r2, #1
 8004c82:	0112      	lsls	r2, r2, #4
 8004c84:	4311      	orrs	r1, r2
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c8a:	0212      	lsls	r2, r2, #8
 8004c8c:	4311      	orrs	r1, r2
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c92:	0852      	lsrs	r2, r2, #1
 8004c94:	3a01      	subs	r2, #1
 8004c96:	0552      	lsls	r2, r2, #21
 8004c98:	4311      	orrs	r1, r2
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004c9e:	0852      	lsrs	r2, r2, #1
 8004ca0:	3a01      	subs	r2, #1
 8004ca2:	0652      	lsls	r2, r2, #25
 8004ca4:	4311      	orrs	r1, r2
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004caa:	0912      	lsrs	r2, r2, #4
 8004cac:	0452      	lsls	r2, r2, #17
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	490d      	ldr	r1, [pc, #52]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a0b      	ldr	r2, [pc, #44]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004cbc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cc0:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004cc2:	4b09      	ldr	r3, [pc, #36]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	4a08      	ldr	r2, [pc, #32]	@ (8004ce8 <HAL_RCC_OscConfig+0x93c>)
 8004cc8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ccc:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004cce:	f7fe fa65 	bl	800319c <HAL_GetTick>
 8004cd2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cd4:	e00e      	b.n	8004cf4 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cd6:	f7fe fa61 	bl	800319c <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d907      	bls.n	8004cf4 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e05a      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
 8004ce8:	40021000 	.word	0x40021000
 8004cec:	0800c360 	.word	0x0800c360
 8004cf0:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cf4:	4b2c      	ldr	r3, [pc, #176]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d0ea      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d00:	e04c      	b.n	8004d9c <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e04b      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d06:	4b28      	ldr	r3, [pc, #160]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d144      	bne.n	8004d9c <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004d12:	4b25      	ldr	r3, [pc, #148]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a24      	ldr	r2, [pc, #144]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d1c:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d1e:	4b22      	ldr	r3, [pc, #136]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	4a21      	ldr	r2, [pc, #132]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d28:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004d2a:	f7fe fa37 	bl	800319c <HAL_GetTick>
 8004d2e:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d30:	e008      	b.n	8004d44 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d32:	f7fe fa33 	bl	800319c <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d901      	bls.n	8004d44 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e02c      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d44:	4b18      	ldr	r3, [pc, #96]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d0f0      	beq.n	8004d32 <HAL_RCC_OscConfig+0x986>
 8004d50:	e024      	b.n	8004d9c <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	2b0c      	cmp	r3, #12
 8004d56:	d01f      	beq.n	8004d98 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d58:	4b13      	ldr	r3, [pc, #76]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a12      	ldr	r2, [pc, #72]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d64:	f7fe fa1a 	bl	800319c <HAL_GetTick>
 8004d68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d6a:	e008      	b.n	8004d7e <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d6c:	f7fe fa16 	bl	800319c <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d901      	bls.n	8004d7e <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e00f      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d1f0      	bne.n	8004d6c <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004d8a:	4b07      	ldr	r3, [pc, #28]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d8c:	68da      	ldr	r2, [r3, #12]
 8004d8e:	4906      	ldr	r1, [pc, #24]	@ (8004da8 <HAL_RCC_OscConfig+0x9fc>)
 8004d90:	4b06      	ldr	r3, [pc, #24]	@ (8004dac <HAL_RCC_OscConfig+0xa00>)
 8004d92:	4013      	ands	r3, r2
 8004d94:	60cb      	str	r3, [r1, #12]
 8004d96:	e001      	b.n	8004d9c <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e000      	b.n	8004d9e <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3720      	adds	r7, #32
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	40021000 	.word	0x40021000
 8004dac:	feeefffc 	.word	0xfeeefffc

08004db0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e186      	b.n	80050d2 <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d003      	beq.n	8004dd4 <HAL_RCC_ClockConfig+0x24>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2b0f      	cmp	r3, #15
 8004dd2:	d904      	bls.n	8004dde <HAL_RCC_ClockConfig+0x2e>
 8004dd4:	f240 4159 	movw	r1, #1113	@ 0x459
 8004dd8:	4882      	ldr	r0, [pc, #520]	@ (8004fe4 <HAL_RCC_ClockConfig+0x234>)
 8004dda:	f7fd fb1d 	bl	8002418 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d010      	beq.n	8004e06 <HAL_RCC_ClockConfig+0x56>
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d00d      	beq.n	8004e06 <HAL_RCC_ClockConfig+0x56>
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b02      	cmp	r3, #2
 8004dee:	d00a      	beq.n	8004e06 <HAL_RCC_ClockConfig+0x56>
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2b03      	cmp	r3, #3
 8004df4:	d007      	beq.n	8004e06 <HAL_RCC_ClockConfig+0x56>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b04      	cmp	r3, #4
 8004dfa:	d004      	beq.n	8004e06 <HAL_RCC_ClockConfig+0x56>
 8004dfc:	f240 415a 	movw	r1, #1114	@ 0x45a
 8004e00:	4878      	ldr	r0, [pc, #480]	@ (8004fe4 <HAL_RCC_ClockConfig+0x234>)
 8004e02:	f7fd fb09 	bl	8002418 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e06:	4b78      	ldr	r3, [pc, #480]	@ (8004fe8 <HAL_RCC_ClockConfig+0x238>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	683a      	ldr	r2, [r7, #0]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d910      	bls.n	8004e36 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e14:	4b74      	ldr	r3, [pc, #464]	@ (8004fe8 <HAL_RCC_ClockConfig+0x238>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f023 0207 	bic.w	r2, r3, #7
 8004e1c:	4972      	ldr	r1, [pc, #456]	@ (8004fe8 <HAL_RCC_ClockConfig+0x238>)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e24:	4b70      	ldr	r3, [pc, #448]	@ (8004fe8 <HAL_RCC_ClockConfig+0x238>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0307 	and.w	r3, r3, #7
 8004e2c:	683a      	ldr	r2, [r7, #0]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d001      	beq.n	8004e36 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e14d      	b.n	80050d2 <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d039      	beq.n	8004eb6 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d024      	beq.n	8004e94 <HAL_RCC_ClockConfig+0xe4>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	2b80      	cmp	r3, #128	@ 0x80
 8004e50:	d020      	beq.n	8004e94 <HAL_RCC_ClockConfig+0xe4>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	2b90      	cmp	r3, #144	@ 0x90
 8004e58:	d01c      	beq.n	8004e94 <HAL_RCC_ClockConfig+0xe4>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004e60:	d018      	beq.n	8004e94 <HAL_RCC_ClockConfig+0xe4>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	2bb0      	cmp	r3, #176	@ 0xb0
 8004e68:	d014      	beq.n	8004e94 <HAL_RCC_ClockConfig+0xe4>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e70:	d010      	beq.n	8004e94 <HAL_RCC_ClockConfig+0xe4>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	2bd0      	cmp	r3, #208	@ 0xd0
 8004e78:	d00c      	beq.n	8004e94 <HAL_RCC_ClockConfig+0xe4>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	2be0      	cmp	r3, #224	@ 0xe0
 8004e80:	d008      	beq.n	8004e94 <HAL_RCC_ClockConfig+0xe4>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	2bf0      	cmp	r3, #240	@ 0xf0
 8004e88:	d004      	beq.n	8004e94 <HAL_RCC_ClockConfig+0xe4>
 8004e8a:	f240 4172 	movw	r1, #1138	@ 0x472
 8004e8e:	4855      	ldr	r0, [pc, #340]	@ (8004fe4 <HAL_RCC_ClockConfig+0x234>)
 8004e90:	f7fd fac2 	bl	8002418 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689a      	ldr	r2, [r3, #8]
 8004e98:	4b54      	ldr	r3, [pc, #336]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d908      	bls.n	8004eb6 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ea4:	4b51      	ldr	r3, [pc, #324]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	494e      	ldr	r1, [pc, #312]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d061      	beq.n	8004f86 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d010      	beq.n	8004eec <HAL_RCC_ClockConfig+0x13c>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d00c      	beq.n	8004eec <HAL_RCC_ClockConfig+0x13c>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d008      	beq.n	8004eec <HAL_RCC_ClockConfig+0x13c>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	2b03      	cmp	r3, #3
 8004ee0:	d004      	beq.n	8004eec <HAL_RCC_ClockConfig+0x13c>
 8004ee2:	f240 417d 	movw	r1, #1149	@ 0x47d
 8004ee6:	483f      	ldr	r0, [pc, #252]	@ (8004fe4 <HAL_RCC_ClockConfig+0x234>)
 8004ee8:	f7fd fa96 	bl	8002418 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	2b03      	cmp	r3, #3
 8004ef2:	d107      	bne.n	8004f04 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ef4:	4b3d      	ldr	r3, [pc, #244]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d121      	bne.n	8004f44 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e0e6      	b.n	80050d2 <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d107      	bne.n	8004f1c <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f0c:	4b37      	ldr	r3, [pc, #220]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d115      	bne.n	8004f44 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e0da      	b.n	80050d2 <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d107      	bne.n	8004f34 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f24:	4b31      	ldr	r3, [pc, #196]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d109      	bne.n	8004f44 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e0ce      	b.n	80050d2 <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f34:	4b2d      	ldr	r3, [pc, #180]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e0c6      	b.n	80050d2 <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f44:	4b29      	ldr	r3, [pc, #164]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f023 0203 	bic.w	r2, r3, #3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	4926      	ldr	r1, [pc, #152]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f56:	f7fe f921 	bl	800319c <HAL_GetTick>
 8004f5a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f5c:	e00a      	b.n	8004f74 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f5e:	f7fe f91d 	bl	800319c <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e0ae      	b.n	80050d2 <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f74:	4b1d      	ldr	r3, [pc, #116]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f003 020c 	and.w	r2, r3, #12
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d1eb      	bne.n	8004f5e <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0302 	and.w	r3, r3, #2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d010      	beq.n	8004fb4 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689a      	ldr	r2, [r3, #8]
 8004f96:	4b15      	ldr	r3, [pc, #84]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d208      	bcs.n	8004fb4 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fa2:	4b12      	ldr	r3, [pc, #72]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	490f      	ldr	r1, [pc, #60]	@ (8004fec <HAL_RCC_ClockConfig+0x23c>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8004fe8 <HAL_RCC_ClockConfig+0x238>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0307 	and.w	r3, r3, #7
 8004fbc:	683a      	ldr	r2, [r7, #0]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d216      	bcs.n	8004ff0 <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fc2:	4b09      	ldr	r3, [pc, #36]	@ (8004fe8 <HAL_RCC_ClockConfig+0x238>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f023 0207 	bic.w	r2, r3, #7
 8004fca:	4907      	ldr	r1, [pc, #28]	@ (8004fe8 <HAL_RCC_ClockConfig+0x238>)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fd2:	4b05      	ldr	r3, [pc, #20]	@ (8004fe8 <HAL_RCC_ClockConfig+0x238>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0307 	and.w	r3, r3, #7
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d007      	beq.n	8004ff0 <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e076      	b.n	80050d2 <HAL_RCC_ClockConfig+0x322>
 8004fe4:	0800c360 	.word	0x0800c360
 8004fe8:	40022000 	.word	0x40022000
 8004fec:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0304 	and.w	r3, r3, #4
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d025      	beq.n	8005048 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d018      	beq.n	8005036 <HAL_RCC_ClockConfig+0x286>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800500c:	d013      	beq.n	8005036 <HAL_RCC_ClockConfig+0x286>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005016:	d00e      	beq.n	8005036 <HAL_RCC_ClockConfig+0x286>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005020:	d009      	beq.n	8005036 <HAL_RCC_ClockConfig+0x286>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800502a:	d004      	beq.n	8005036 <HAL_RCC_ClockConfig+0x286>
 800502c:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 8005030:	482a      	ldr	r0, [pc, #168]	@ (80050dc <HAL_RCC_ClockConfig+0x32c>)
 8005032:	f7fd f9f1 	bl	8002418 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005036:	4b2a      	ldr	r3, [pc, #168]	@ (80050e0 <HAL_RCC_ClockConfig+0x330>)
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	4927      	ldr	r1, [pc, #156]	@ (80050e0 <HAL_RCC_ClockConfig+0x330>)
 8005044:	4313      	orrs	r3, r2
 8005046:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0308 	and.w	r3, r3, #8
 8005050:	2b00      	cmp	r3, #0
 8005052:	d026      	beq.n	80050a2 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	691b      	ldr	r3, [r3, #16]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d018      	beq.n	800508e <HAL_RCC_ClockConfig+0x2de>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005064:	d013      	beq.n	800508e <HAL_RCC_ClockConfig+0x2de>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	691b      	ldr	r3, [r3, #16]
 800506a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800506e:	d00e      	beq.n	800508e <HAL_RCC_ClockConfig+0x2de>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005078:	d009      	beq.n	800508e <HAL_RCC_ClockConfig+0x2de>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005082:	d004      	beq.n	800508e <HAL_RCC_ClockConfig+0x2de>
 8005084:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 8005088:	4814      	ldr	r0, [pc, #80]	@ (80050dc <HAL_RCC_ClockConfig+0x32c>)
 800508a:	f7fd f9c5 	bl	8002418 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800508e:	4b14      	ldr	r3, [pc, #80]	@ (80050e0 <HAL_RCC_ClockConfig+0x330>)
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	4910      	ldr	r1, [pc, #64]	@ (80050e0 <HAL_RCC_ClockConfig+0x330>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050a2:	f000 f825 	bl	80050f0 <HAL_RCC_GetSysClockFreq>
 80050a6:	4602      	mov	r2, r0
 80050a8:	4b0d      	ldr	r3, [pc, #52]	@ (80050e0 <HAL_RCC_ClockConfig+0x330>)
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	091b      	lsrs	r3, r3, #4
 80050ae:	f003 030f 	and.w	r3, r3, #15
 80050b2:	490c      	ldr	r1, [pc, #48]	@ (80050e4 <HAL_RCC_ClockConfig+0x334>)
 80050b4:	5ccb      	ldrb	r3, [r1, r3]
 80050b6:	f003 031f 	and.w	r3, r3, #31
 80050ba:	fa22 f303 	lsr.w	r3, r2, r3
 80050be:	4a0a      	ldr	r2, [pc, #40]	@ (80050e8 <HAL_RCC_ClockConfig+0x338>)
 80050c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050c2:	4b0a      	ldr	r3, [pc, #40]	@ (80050ec <HAL_RCC_ClockConfig+0x33c>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7fe f818 	bl	80030fc <HAL_InitTick>
 80050cc:	4603      	mov	r3, r0
 80050ce:	72fb      	strb	r3, [r7, #11]

  return status;
 80050d0:	7afb      	ldrb	r3, [r7, #11]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	0800c360 	.word	0x0800c360
 80050e0:	40021000 	.word	0x40021000
 80050e4:	0800c4bc 	.word	0x0800c4bc
 80050e8:	20000010 	.word	0x20000010
 80050ec:	20000014 	.word	0x20000014

080050f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b089      	sub	sp, #36	@ 0x24
 80050f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80050f6:	2300      	movs	r3, #0
 80050f8:	61fb      	str	r3, [r7, #28]
 80050fa:	2300      	movs	r3, #0
 80050fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050fe:	4b3e      	ldr	r3, [pc, #248]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f003 030c 	and.w	r3, r3, #12
 8005106:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005108:	4b3b      	ldr	r3, [pc, #236]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	f003 0303 	and.w	r3, r3, #3
 8005110:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d005      	beq.n	8005124 <HAL_RCC_GetSysClockFreq+0x34>
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	2b0c      	cmp	r3, #12
 800511c:	d121      	bne.n	8005162 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d11e      	bne.n	8005162 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005124:	4b34      	ldr	r3, [pc, #208]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 0308 	and.w	r3, r3, #8
 800512c:	2b00      	cmp	r3, #0
 800512e:	d107      	bne.n	8005140 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005130:	4b31      	ldr	r3, [pc, #196]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005132:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005136:	0a1b      	lsrs	r3, r3, #8
 8005138:	f003 030f 	and.w	r3, r3, #15
 800513c:	61fb      	str	r3, [r7, #28]
 800513e:	e005      	b.n	800514c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005140:	4b2d      	ldr	r3, [pc, #180]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	091b      	lsrs	r3, r3, #4
 8005146:	f003 030f 	and.w	r3, r3, #15
 800514a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800514c:	4a2b      	ldr	r2, [pc, #172]	@ (80051fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005154:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d10d      	bne.n	8005178 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005160:	e00a      	b.n	8005178 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	2b04      	cmp	r3, #4
 8005166:	d102      	bne.n	800516e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005168:	4b25      	ldr	r3, [pc, #148]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x110>)
 800516a:	61bb      	str	r3, [r7, #24]
 800516c:	e004      	b.n	8005178 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	2b08      	cmp	r3, #8
 8005172:	d101      	bne.n	8005178 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005174:	4b23      	ldr	r3, [pc, #140]	@ (8005204 <HAL_RCC_GetSysClockFreq+0x114>)
 8005176:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	2b0c      	cmp	r3, #12
 800517c:	d134      	bne.n	80051e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800517e:	4b1e      	ldr	r3, [pc, #120]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	f003 0303 	and.w	r3, r3, #3
 8005186:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	2b02      	cmp	r3, #2
 800518c:	d003      	beq.n	8005196 <HAL_RCC_GetSysClockFreq+0xa6>
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	2b03      	cmp	r3, #3
 8005192:	d003      	beq.n	800519c <HAL_RCC_GetSysClockFreq+0xac>
 8005194:	e005      	b.n	80051a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005196:	4b1a      	ldr	r3, [pc, #104]	@ (8005200 <HAL_RCC_GetSysClockFreq+0x110>)
 8005198:	617b      	str	r3, [r7, #20]
      break;
 800519a:	e005      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800519c:	4b19      	ldr	r3, [pc, #100]	@ (8005204 <HAL_RCC_GetSysClockFreq+0x114>)
 800519e:	617b      	str	r3, [r7, #20]
      break;
 80051a0:	e002      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	617b      	str	r3, [r7, #20]
      break;
 80051a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051a8:	4b13      	ldr	r3, [pc, #76]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	091b      	lsrs	r3, r3, #4
 80051ae:	f003 0307 	and.w	r3, r3, #7
 80051b2:	3301      	adds	r3, #1
 80051b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051b6:	4b10      	ldr	r3, [pc, #64]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	0a1b      	lsrs	r3, r3, #8
 80051bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	fb03 f202 	mul.w	r2, r3, r2
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051ce:	4b0a      	ldr	r3, [pc, #40]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	0e5b      	lsrs	r3, r3, #25
 80051d4:	f003 0303 	and.w	r3, r3, #3
 80051d8:	3301      	adds	r3, #1
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80051de:	697a      	ldr	r2, [r7, #20]
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80051e8:	69bb      	ldr	r3, [r7, #24]
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3724      	adds	r7, #36	@ 0x24
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	40021000 	.word	0x40021000
 80051fc:	0800c4d4 	.word	0x0800c4d4
 8005200:	00f42400 	.word	0x00f42400
 8005204:	007a1200 	.word	0x007a1200

08005208 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005208:	b480      	push	{r7}
 800520a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800520c:	4b03      	ldr	r3, [pc, #12]	@ (800521c <HAL_RCC_GetHCLKFreq+0x14>)
 800520e:	681b      	ldr	r3, [r3, #0]
}
 8005210:	4618      	mov	r0, r3
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	20000010 	.word	0x20000010

08005220 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005224:	f7ff fff0 	bl	8005208 <HAL_RCC_GetHCLKFreq>
 8005228:	4602      	mov	r2, r0
 800522a:	4b06      	ldr	r3, [pc, #24]	@ (8005244 <HAL_RCC_GetPCLK1Freq+0x24>)
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	0a1b      	lsrs	r3, r3, #8
 8005230:	f003 0307 	and.w	r3, r3, #7
 8005234:	4904      	ldr	r1, [pc, #16]	@ (8005248 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005236:	5ccb      	ldrb	r3, [r1, r3]
 8005238:	f003 031f 	and.w	r3, r3, #31
 800523c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005240:	4618      	mov	r0, r3
 8005242:	bd80      	pop	{r7, pc}
 8005244:	40021000 	.word	0x40021000
 8005248:	0800c4cc 	.word	0x0800c4cc

0800524c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005250:	f7ff ffda 	bl	8005208 <HAL_RCC_GetHCLKFreq>
 8005254:	4602      	mov	r2, r0
 8005256:	4b06      	ldr	r3, [pc, #24]	@ (8005270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	0adb      	lsrs	r3, r3, #11
 800525c:	f003 0307 	and.w	r3, r3, #7
 8005260:	4904      	ldr	r1, [pc, #16]	@ (8005274 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005262:	5ccb      	ldrb	r3, [r1, r3]
 8005264:	f003 031f 	and.w	r3, r3, #31
 8005268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800526c:	4618      	mov	r0, r3
 800526e:	bd80      	pop	{r7, pc}
 8005270:	40021000 	.word	0x40021000
 8005274:	0800c4cc 	.word	0x0800c4cc

08005278 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b086      	sub	sp, #24
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005280:	2300      	movs	r3, #0
 8005282:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005284:	4b2a      	ldr	r3, [pc, #168]	@ (8005330 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005288:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d003      	beq.n	8005298 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005290:	f7ff f81c 	bl	80042cc <HAL_PWREx_GetVoltageRange>
 8005294:	6178      	str	r0, [r7, #20]
 8005296:	e014      	b.n	80052c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005298:	4b25      	ldr	r3, [pc, #148]	@ (8005330 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800529a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529c:	4a24      	ldr	r2, [pc, #144]	@ (8005330 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800529e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80052a4:	4b22      	ldr	r3, [pc, #136]	@ (8005330 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052ac:	60fb      	str	r3, [r7, #12]
 80052ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80052b0:	f7ff f80c 	bl	80042cc <HAL_PWREx_GetVoltageRange>
 80052b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80052b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005330 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ba:	4a1d      	ldr	r2, [pc, #116]	@ (8005330 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052c8:	d10b      	bne.n	80052e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2b80      	cmp	r3, #128	@ 0x80
 80052ce:	d919      	bls.n	8005304 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2ba0      	cmp	r3, #160	@ 0xa0
 80052d4:	d902      	bls.n	80052dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052d6:	2302      	movs	r3, #2
 80052d8:	613b      	str	r3, [r7, #16]
 80052da:	e013      	b.n	8005304 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052dc:	2301      	movs	r3, #1
 80052de:	613b      	str	r3, [r7, #16]
 80052e0:	e010      	b.n	8005304 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b80      	cmp	r3, #128	@ 0x80
 80052e6:	d902      	bls.n	80052ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80052e8:	2303      	movs	r3, #3
 80052ea:	613b      	str	r3, [r7, #16]
 80052ec:	e00a      	b.n	8005304 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2b80      	cmp	r3, #128	@ 0x80
 80052f2:	d102      	bne.n	80052fa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052f4:	2302      	movs	r3, #2
 80052f6:	613b      	str	r3, [r7, #16]
 80052f8:	e004      	b.n	8005304 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2b70      	cmp	r3, #112	@ 0x70
 80052fe:	d101      	bne.n	8005304 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005300:	2301      	movs	r3, #1
 8005302:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005304:	4b0b      	ldr	r3, [pc, #44]	@ (8005334 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f023 0207 	bic.w	r2, r3, #7
 800530c:	4909      	ldr	r1, [pc, #36]	@ (8005334 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	4313      	orrs	r3, r2
 8005312:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005314:	4b07      	ldr	r3, [pc, #28]	@ (8005334 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0307 	and.w	r3, r3, #7
 800531c:	693a      	ldr	r2, [r7, #16]
 800531e:	429a      	cmp	r2, r3
 8005320:	d001      	beq.n	8005326 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e000      	b.n	8005328 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3718      	adds	r7, #24
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40021000 	.word	0x40021000
 8005334:	40022000 	.word	0x40022000

08005338 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b086      	sub	sp, #24
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005340:	2300      	movs	r3, #0
 8005342:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005344:	2300      	movs	r3, #0
 8005346:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005350:	2b00      	cmp	r3, #0
 8005352:	d004      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800535c:	d303      	bcc.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 800535e:	21c9      	movs	r1, #201	@ 0xc9
 8005360:	4889      	ldr	r0, [pc, #548]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8005362:	f7fd f859 	bl	8002418 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800536e:	2b00      	cmp	r3, #0
 8005370:	d058      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005376:	2b00      	cmp	r3, #0
 8005378:	d012      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800537e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005382:	d00d      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005388:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800538c:	d008      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005392:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005396:	d003      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8005398:	21d1      	movs	r1, #209	@ 0xd1
 800539a:	487b      	ldr	r0, [pc, #492]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800539c:	f7fd f83c 	bl	8002418 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053a4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80053a8:	d02a      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 80053aa:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80053ae:	d824      	bhi.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0xc2>
 80053b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053b4:	d008      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80053b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053ba:	d81e      	bhi.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0xc2>
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00a      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80053c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053c4:	d010      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 80053c6:	e018      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80053c8:	4b70      	ldr	r3, [pc, #448]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	4a6f      	ldr	r2, [pc, #444]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80053ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053d2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053d4:	e015      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	3304      	adds	r3, #4
 80053da:	2100      	movs	r1, #0
 80053dc:	4618      	mov	r0, r3
 80053de:	f000 fc69 	bl	8005cb4 <RCCEx_PLLSAI1_Config>
 80053e2:	4603      	mov	r3, r0
 80053e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053e6:	e00c      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	3320      	adds	r3, #32
 80053ec:	2100      	movs	r1, #0
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 fde0 	bl	8005fb4 <RCCEx_PLLSAI2_Config>
 80053f4:	4603      	mov	r3, r0
 80053f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053f8:	e003      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	74fb      	strb	r3, [r7, #19]
      break;
 80053fe:	e000      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 8005400:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005402:	7cfb      	ldrb	r3, [r7, #19]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d10b      	bne.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005408:	4b60      	ldr	r3, [pc, #384]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800540a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800540e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005416:	495d      	ldr	r1, [pc, #372]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005418:	4313      	orrs	r3, r2
 800541a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800541e:	e001      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005420:	7cfb      	ldrb	r3, [r7, #19]
 8005422:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d059      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005434:	2b00      	cmp	r3, #0
 8005436:	d013      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800543c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005440:	d00e      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005446:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800544a:	d009      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005450:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005454:	d004      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8005456:	f240 110f 	movw	r1, #271	@ 0x10f
 800545a:	484b      	ldr	r0, [pc, #300]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800545c:	f7fc ffdc 	bl	8002418 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005464:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005468:	d02a      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
 800546a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800546e:	d824      	bhi.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x182>
 8005470:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005474:	d008      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8005476:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800547a:	d81e      	bhi.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x182>
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00a      	beq.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005480:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005484:	d010      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8005486:	e018      	b.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005488:	4b40      	ldr	r3, [pc, #256]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	4a3f      	ldr	r2, [pc, #252]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800548e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005492:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005494:	e015      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	3304      	adds	r3, #4
 800549a:	2100      	movs	r1, #0
 800549c:	4618      	mov	r0, r3
 800549e:	f000 fc09 	bl	8005cb4 <RCCEx_PLLSAI1_Config>
 80054a2:	4603      	mov	r3, r0
 80054a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80054a6:	e00c      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	3320      	adds	r3, #32
 80054ac:	2100      	movs	r1, #0
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 fd80 	bl	8005fb4 <RCCEx_PLLSAI2_Config>
 80054b4:	4603      	mov	r3, r0
 80054b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80054b8:	e003      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	74fb      	strb	r3, [r7, #19]
      break;
 80054be:	e000      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 80054c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054c2:	7cfb      	ldrb	r3, [r7, #19]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d10b      	bne.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80054c8:	4b30      	ldr	r3, [pc, #192]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80054d6:	492d      	ldr	r1, [pc, #180]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80054d8:	4313      	orrs	r3, r2
 80054da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80054de:	e001      	b.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e0:	7cfb      	ldrb	r3, [r7, #19]
 80054e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 80c2 	beq.w	8005676 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054f2:	2300      	movs	r3, #0
 80054f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d016      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005506:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800550a:	d010      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005512:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005516:	d00a      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800551e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005522:	d004      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005524:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8005528:	4817      	ldr	r0, [pc, #92]	@ (8005588 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800552a:	f7fc ff75 	bl	8002418 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800552e:	4b17      	ldr	r3, [pc, #92]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800553a:	2301      	movs	r3, #1
 800553c:	e000      	b.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800553e:	2300      	movs	r3, #0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00d      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005544:	4b11      	ldr	r3, [pc, #68]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005548:	4a10      	ldr	r2, [pc, #64]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800554a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800554e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005550:	4b0e      	ldr	r3, [pc, #56]	@ (800558c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005558:	60bb      	str	r3, [r7, #8]
 800555a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800555c:	2301      	movs	r3, #1
 800555e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005560:	4b0b      	ldr	r3, [pc, #44]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a0a      	ldr	r2, [pc, #40]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005566:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800556a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800556c:	f7fd fe16 	bl	800319c <HAL_GetTick>
 8005570:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005572:	e00f      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005574:	f7fd fe12 	bl	800319c <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	2b02      	cmp	r3, #2
 8005580:	d908      	bls.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	74fb      	strb	r3, [r7, #19]
        break;
 8005586:	e00b      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8005588:	0800c398 	.word	0x0800c398
 800558c:	40021000 	.word	0x40021000
 8005590:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005594:	4b30      	ldr	r3, [pc, #192]	@ (8005658 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800559c:	2b00      	cmp	r3, #0
 800559e:	d0e9      	beq.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 80055a0:	7cfb      	ldrb	r3, [r7, #19]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d15c      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055a6:	4b2d      	ldr	r3, [pc, #180]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80055a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055b0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d01f      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055be:	697a      	ldr	r2, [r7, #20]
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d019      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80055c4:	4b25      	ldr	r3, [pc, #148]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80055c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055d0:	4b22      	ldr	r3, [pc, #136]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80055d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055d6:	4a21      	ldr	r2, [pc, #132]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80055d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055e0:	4b1e      	ldr	r3, [pc, #120]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80055e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055e6:	4a1d      	ldr	r2, [pc, #116]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80055e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80055f0:	4a1a      	ldr	r2, [pc, #104]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d016      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005602:	f7fd fdcb 	bl	800319c <HAL_GetTick>
 8005606:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005608:	e00b      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800560a:	f7fd fdc7 	bl	800319c <HAL_GetTick>
 800560e:	4602      	mov	r2, r0
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005618:	4293      	cmp	r3, r2
 800561a:	d902      	bls.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	74fb      	strb	r3, [r7, #19]
            break;
 8005620:	e006      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005622:	4b0e      	ldr	r3, [pc, #56]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005628:	f003 0302 	and.w	r3, r3, #2
 800562c:	2b00      	cmp	r3, #0
 800562e:	d0ec      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 8005630:	7cfb      	ldrb	r3, [r7, #19]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d10c      	bne.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005636:	4b09      	ldr	r3, [pc, #36]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800563c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005646:	4905      	ldr	r1, [pc, #20]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005648:	4313      	orrs	r3, r2
 800564a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800564e:	e009      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005650:	7cfb      	ldrb	r3, [r7, #19]
 8005652:	74bb      	strb	r3, [r7, #18]
 8005654:	e006      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 8005656:	bf00      	nop
 8005658:	40007000 	.word	0x40007000
 800565c:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005660:	7cfb      	ldrb	r3, [r7, #19]
 8005662:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005664:	7c7b      	ldrb	r3, [r7, #17]
 8005666:	2b01      	cmp	r3, #1
 8005668:	d105      	bne.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800566a:	4b8d      	ldr	r3, [pc, #564]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800566c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800566e:	4a8c      	ldr	r2, [pc, #560]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005670:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005674:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	2b00      	cmp	r3, #0
 8005680:	d01f      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005686:	2b00      	cmp	r3, #0
 8005688:	d010      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x374>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800568e:	2b01      	cmp	r3, #1
 8005690:	d00c      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x374>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005696:	2b03      	cmp	r3, #3
 8005698:	d008      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x374>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d004      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x374>
 80056a2:	f240 1199 	movw	r1, #409	@ 0x199
 80056a6:	487f      	ldr	r0, [pc, #508]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80056a8:	f7fc feb6 	bl	8002418 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056ac:	4b7c      	ldr	r3, [pc, #496]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80056ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b2:	f023 0203 	bic.w	r2, r3, #3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ba:	4979      	ldr	r1, [pc, #484]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d01f      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d010      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056da:	2b04      	cmp	r3, #4
 80056dc:	d00c      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056e2:	2b0c      	cmp	r3, #12
 80056e4:	d008      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ea:	2b08      	cmp	r3, #8
 80056ec:	d004      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80056ee:	f240 11a3 	movw	r1, #419	@ 0x1a3
 80056f2:	486c      	ldr	r0, [pc, #432]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80056f4:	f7fc fe90 	bl	8002418 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056f8:	4b69      	ldr	r3, [pc, #420]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80056fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056fe:	f023 020c 	bic.w	r2, r3, #12
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005706:	4966      	ldr	r1, [pc, #408]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005708:	4313      	orrs	r3, r2
 800570a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0304 	and.w	r3, r3, #4
 8005716:	2b00      	cmp	r3, #0
 8005718:	d01f      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571e:	2b00      	cmp	r3, #0
 8005720:	d010      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005726:	2b10      	cmp	r3, #16
 8005728:	d00c      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572e:	2b30      	cmp	r3, #48	@ 0x30
 8005730:	d008      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005736:	2b20      	cmp	r3, #32
 8005738:	d004      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800573a:	f240 11af 	movw	r1, #431	@ 0x1af
 800573e:	4859      	ldr	r0, [pc, #356]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8005740:	f7fc fe6a 	bl	8002418 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005744:	4b56      	ldr	r3, [pc, #344]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800574a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005752:	4953      	ldr	r1, [pc, #332]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005754:	4313      	orrs	r3, r2
 8005756:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0308 	and.w	r3, r3, #8
 8005762:	2b00      	cmp	r3, #0
 8005764:	d01f      	beq.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800576a:	2b00      	cmp	r3, #0
 800576c:	d010      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005772:	2b40      	cmp	r3, #64	@ 0x40
 8005774:	d00c      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577a:	2bc0      	cmp	r3, #192	@ 0xc0
 800577c:	d008      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005782:	2b80      	cmp	r3, #128	@ 0x80
 8005784:	d004      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8005786:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800578a:	4846      	ldr	r0, [pc, #280]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800578c:	f7fc fe44 	bl	8002418 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005790:	4b43      	ldr	r3, [pc, #268]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005796:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800579e:	4940      	ldr	r1, [pc, #256]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80057a0:	4313      	orrs	r3, r2
 80057a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0310 	and.w	r3, r3, #16
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d022      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d013      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057c2:	d00e      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057cc:	d009      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057d6:	d004      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80057d8:	f240 11cb 	movw	r1, #459	@ 0x1cb
 80057dc:	4831      	ldr	r0, [pc, #196]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80057de:	f7fc fe1b 	bl	8002418 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80057e2:	4b2f      	ldr	r3, [pc, #188]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80057e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057f0:	492b      	ldr	r1, [pc, #172]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0320 	and.w	r3, r3, #32
 8005800:	2b00      	cmp	r3, #0
 8005802:	d022      	beq.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005808:	2b00      	cmp	r3, #0
 800580a:	d013      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005810:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005814:	d00e      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800581a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800581e:	d009      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005824:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005828:	d004      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800582a:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800582e:	481d      	ldr	r0, [pc, #116]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8005830:	f7fc fdf2 	bl	8002418 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005834:	4b1a      	ldr	r3, [pc, #104]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800583a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005842:	4917      	ldr	r1, [pc, #92]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005844:	4313      	orrs	r3, r2
 8005846:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005852:	2b00      	cmp	r3, #0
 8005854:	d028      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800585a:	2b00      	cmp	r3, #0
 800585c:	d013      	beq.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005862:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005866:	d00e      	beq.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800586c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005870:	d009      	beq.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005876:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800587a:	d004      	beq.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800587c:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8005880:	4808      	ldr	r0, [pc, #32]	@ (80058a4 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8005882:	f7fc fdc9 	bl	8002418 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005886:	4b06      	ldr	r3, [pc, #24]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800588c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005894:	4902      	ldr	r1, [pc, #8]	@ (80058a0 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8005896:	4313      	orrs	r3, r2
 8005898:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800589c:	e004      	b.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800589e:	bf00      	nop
 80058a0:	40021000 	.word	0x40021000
 80058a4:	0800c398 	.word	0x0800c398
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d022      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d013      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058c4:	d00e      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058ce:	d009      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058d8:	d004      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80058da:	f240 11e7 	movw	r1, #487	@ 0x1e7
 80058de:	489e      	ldr	r0, [pc, #632]	@ (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80058e0:	f7fc fd9a 	bl	8002418 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80058e4:	4b9d      	ldr	r3, [pc, #628]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80058e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058f2:	499a      	ldr	r1, [pc, #616]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005902:	2b00      	cmp	r3, #0
 8005904:	d01d      	beq.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00e      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005912:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005916:	d009      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800591c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005920:	d004      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8005922:	f240 11ef 	movw	r1, #495	@ 0x1ef
 8005926:	488c      	ldr	r0, [pc, #560]	@ (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8005928:	f7fc fd76 	bl	8002418 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800592c:	4b8b      	ldr	r3, [pc, #556]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800592e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005932:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800593a:	4988      	ldr	r1, [pc, #544]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800593c:	4313      	orrs	r3, r2
 800593e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800594a:	2b00      	cmp	r3, #0
 800594c:	d01d      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005952:	2b00      	cmp	r3, #0
 8005954:	d00e      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800595a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800595e:	d009      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005964:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005968:	d004      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800596a:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800596e:	487a      	ldr	r0, [pc, #488]	@ (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8005970:	f7fc fd52 	bl	8002418 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005974:	4b79      	ldr	r3, [pc, #484]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800597a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005982:	4976      	ldr	r1, [pc, #472]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005984:	4313      	orrs	r3, r2
 8005986:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005992:	2b00      	cmp	r3, #0
 8005994:	d01d      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00e      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x684>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059a6:	d009      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x684>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059b0:	d004      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x684>
 80059b2:	f240 2107 	movw	r1, #519	@ 0x207
 80059b6:	4868      	ldr	r0, [pc, #416]	@ (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80059b8:	f7fc fd2e 	bl	8002418 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059bc:	4b67      	ldr	r3, [pc, #412]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80059be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ca:	4964      	ldr	r1, [pc, #400]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d040      	beq.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d013      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059ee:	d00e      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059f8:	d009      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059fe:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005a02:	d004      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8005a04:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8005a08:	4853      	ldr	r0, [pc, #332]	@ (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8005a0a:	f7fc fd05 	bl	8002418 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a0e:	4b53      	ldr	r3, [pc, #332]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a14:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a1c:	494f      	ldr	r1, [pc, #316]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a2c:	d106      	bne.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a2e:	4b4b      	ldr	r3, [pc, #300]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	4a4a      	ldr	r2, [pc, #296]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005a34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a38:	60d3      	str	r3, [r2, #12]
 8005a3a:	e011      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a44:	d10c      	bne.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	3304      	adds	r3, #4
 8005a4a:	2101      	movs	r1, #1
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f000 f931 	bl	8005cb4 <RCCEx_PLLSAI1_Config>
 8005a52:	4603      	mov	r3, r0
 8005a54:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005a56:	7cfb      	ldrb	r3, [r7, #19]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d001      	beq.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 8005a5c:	7cfb      	ldrb	r3, [r7, #19]
 8005a5e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d040      	beq.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d013      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x764>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a7c:	d00e      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x764>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a86:	d009      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x764>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a8c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005a90:	d004      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x764>
 8005a92:	f240 2141 	movw	r1, #577	@ 0x241
 8005a96:	4830      	ldr	r0, [pc, #192]	@ (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8005a98:	f7fc fcbe 	bl	8002418 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a9c:	4b2f      	ldr	r3, [pc, #188]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aa2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aaa:	492c      	ldr	r1, [pc, #176]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005aac:	4313      	orrs	r3, r2
 8005aae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ab6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005aba:	d106      	bne.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005abc:	4b27      	ldr	r3, [pc, #156]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	4a26      	ldr	r2, [pc, #152]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005ac2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ac6:	60d3      	str	r3, [r2, #12]
 8005ac8:	e011      	b.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ace:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ad2:	d10c      	bne.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	3304      	adds	r3, #4
 8005ad8:	2101      	movs	r1, #1
 8005ada:	4618      	mov	r0, r3
 8005adc:	f000 f8ea 	bl	8005cb4 <RCCEx_PLLSAI1_Config>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ae4:	7cfb      	ldrb	r3, [r7, #19]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d001      	beq.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 8005aea:	7cfb      	ldrb	r3, [r7, #19]
 8005aec:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d044      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d013      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b0a:	d00e      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b14:	d009      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b1a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005b1e:	d004      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8005b20:	f240 2166 	movw	r1, #614	@ 0x266
 8005b24:	480c      	ldr	r0, [pc, #48]	@ (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8005b26:	f7fc fc77 	bl	8002418 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b30:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b38:	4908      	ldr	r1, [pc, #32]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b48:	d10a      	bne.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b4a:	4b04      	ldr	r3, [pc, #16]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	4a03      	ldr	r2, [pc, #12]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005b50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b54:	60d3      	str	r3, [r2, #12]
 8005b56:	e015      	b.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8005b58:	0800c398 	.word	0x0800c398
 8005b5c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b64:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b68:	d10c      	bne.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	3304      	adds	r3, #4
 8005b6e:	2101      	movs	r1, #1
 8005b70:	4618      	mov	r0, r3
 8005b72:	f000 f89f 	bl	8005cb4 <RCCEx_PLLSAI1_Config>
 8005b76:	4603      	mov	r3, r0
 8005b78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b7a:	7cfb      	ldrb	r3, [r7, #19]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d001      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 8005b80:	7cfb      	ldrb	r3, [r7, #19]
 8005b82:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d047      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d013      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ba0:	d00e      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ba6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005baa:	d009      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bb0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005bb4:	d004      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8005bb6:	f240 2186 	movw	r1, #646	@ 0x286
 8005bba:	483c      	ldr	r0, [pc, #240]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x974>)
 8005bbc:	f7fc fc2c 	bl	8002418 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005bc0:	4b3b      	ldr	r3, [pc, #236]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8005bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bc6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bce:	4938      	ldr	r1, [pc, #224]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bde:	d10d      	bne.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	3304      	adds	r3, #4
 8005be4:	2102      	movs	r1, #2
 8005be6:	4618      	mov	r0, r3
 8005be8:	f000 f864 	bl	8005cb4 <RCCEx_PLLSAI1_Config>
 8005bec:	4603      	mov	r3, r0
 8005bee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bf0:	7cfb      	ldrb	r3, [r7, #19]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d014      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 8005bf6:	7cfb      	ldrb	r3, [r7, #19]
 8005bf8:	74bb      	strb	r3, [r7, #18]
 8005bfa:	e011      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c04:	d10c      	bne.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	3320      	adds	r3, #32
 8005c0a:	2102      	movs	r1, #2
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f000 f9d1 	bl	8005fb4 <RCCEx_PLLSAI2_Config>
 8005c12:	4603      	mov	r3, r0
 8005c14:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c16:	7cfb      	ldrb	r3, [r7, #19]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d001      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 8005c1c:	7cfb      	ldrb	r3, [r7, #19]
 8005c1e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d018      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d009      	beq.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c3c:	d004      	beq.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8005c3e:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8005c42:	481a      	ldr	r0, [pc, #104]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x974>)
 8005c44:	f7fc fbe8 	bl	8002418 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005c48:	4b19      	ldr	r3, [pc, #100]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8005c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c4e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c56:	4916      	ldr	r1, [pc, #88]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d01b      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00a      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x952>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c7e:	d004      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x952>
 8005c80:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 8005c84:	4809      	ldr	r0, [pc, #36]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x974>)
 8005c86:	f7fc fbc7 	bl	8002418 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c8a:	4b09      	ldr	r3, [pc, #36]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8005c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c90:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c9a:	4905      	ldr	r1, [pc, #20]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005ca2:	7cbb      	ldrb	r3, [r7, #18]
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3718      	adds	r7, #24
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	0800c398 	.word	0x0800c398
 8005cb0:	40021000 	.word	0x40021000

08005cb4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d010      	beq.n	8005cec <RCCEx_PLLSAI1_Config+0x38>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d00c      	beq.n	8005cec <RCCEx_PLLSAI1_Config+0x38>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d008      	beq.n	8005cec <RCCEx_PLLSAI1_Config+0x38>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2b03      	cmp	r3, #3
 8005ce0:	d004      	beq.n	8005cec <RCCEx_PLLSAI1_Config+0x38>
 8005ce2:	f640 3162 	movw	r1, #2914	@ 0xb62
 8005ce6:	4887      	ldr	r0, [pc, #540]	@ (8005f04 <RCCEx_PLLSAI1_Config+0x250>)
 8005ce8:	f7fc fb96 	bl	8002418 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <RCCEx_PLLSAI1_Config+0x48>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d904      	bls.n	8005d06 <RCCEx_PLLSAI1_Config+0x52>
 8005cfc:	f640 3163 	movw	r1, #2915	@ 0xb63
 8005d00:	4880      	ldr	r0, [pc, #512]	@ (8005f04 <RCCEx_PLLSAI1_Config+0x250>)
 8005d02:	f7fc fb89 	bl	8002418 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	2b07      	cmp	r3, #7
 8005d0c:	d903      	bls.n	8005d16 <RCCEx_PLLSAI1_Config+0x62>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	2b56      	cmp	r3, #86	@ 0x56
 8005d14:	d904      	bls.n	8005d20 <RCCEx_PLLSAI1_Config+0x6c>
 8005d16:	f640 3164 	movw	r1, #2916	@ 0xb64
 8005d1a:	487a      	ldr	r0, [pc, #488]	@ (8005f04 <RCCEx_PLLSAI1_Config+0x250>)
 8005d1c:	f7fc fb7c 	bl	8002418 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10b      	bne.n	8005d44 <RCCEx_PLLSAI1_Config+0x90>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d105      	bne.n	8005d44 <RCCEx_PLLSAI1_Config+0x90>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d007      	beq.n	8005d54 <RCCEx_PLLSAI1_Config+0xa0>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8005d4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d004      	beq.n	8005d5e <RCCEx_PLLSAI1_Config+0xaa>
 8005d54:	f640 3165 	movw	r1, #2917	@ 0xb65
 8005d58:	486a      	ldr	r0, [pc, #424]	@ (8005f04 <RCCEx_PLLSAI1_Config+0x250>)
 8005d5a:	f7fc fb5d 	bl	8002418 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005d5e:	4b6a      	ldr	r3, [pc, #424]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	f003 0303 	and.w	r3, r3, #3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d018      	beq.n	8005d9c <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005d6a:	4b67      	ldr	r3, [pc, #412]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	f003 0203 	and.w	r2, r3, #3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d10d      	bne.n	8005d96 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
       ||
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d009      	beq.n	8005d96 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005d82:	4b61      	ldr	r3, [pc, #388]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005d84:	68db      	ldr	r3, [r3, #12]
 8005d86:	091b      	lsrs	r3, r3, #4
 8005d88:	f003 0307 	and.w	r3, r3, #7
 8005d8c:	1c5a      	adds	r2, r3, #1
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685b      	ldr	r3, [r3, #4]
       ||
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d047      	beq.n	8005e26 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	73fb      	strb	r3, [r7, #15]
 8005d9a:	e044      	b.n	8005e26 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2b03      	cmp	r3, #3
 8005da2:	d018      	beq.n	8005dd6 <RCCEx_PLLSAI1_Config+0x122>
 8005da4:	2b03      	cmp	r3, #3
 8005da6:	d825      	bhi.n	8005df4 <RCCEx_PLLSAI1_Config+0x140>
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d002      	beq.n	8005db2 <RCCEx_PLLSAI1_Config+0xfe>
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d009      	beq.n	8005dc4 <RCCEx_PLLSAI1_Config+0x110>
 8005db0:	e020      	b.n	8005df4 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005db2:	4b55      	ldr	r3, [pc, #340]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0302 	and.w	r3, r3, #2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d11d      	bne.n	8005dfa <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dc2:	e01a      	b.n	8005dfa <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005dc4:	4b50      	ldr	r3, [pc, #320]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d116      	bne.n	8005dfe <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dd4:	e013      	b.n	8005dfe <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005dd6:	4b4c      	ldr	r3, [pc, #304]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d10f      	bne.n	8005e02 <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005de2:	4b49      	ldr	r3, [pc, #292]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d109      	bne.n	8005e02 <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005df2:	e006      	b.n	8005e02 <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	73fb      	strb	r3, [r7, #15]
      break;
 8005df8:	e004      	b.n	8005e04 <RCCEx_PLLSAI1_Config+0x150>
      break;
 8005dfa:	bf00      	nop
 8005dfc:	e002      	b.n	8005e04 <RCCEx_PLLSAI1_Config+0x150>
      break;
 8005dfe:	bf00      	nop
 8005e00:	e000      	b.n	8005e04 <RCCEx_PLLSAI1_Config+0x150>
      break;
 8005e02:	bf00      	nop
    }

    if(status == HAL_OK)
 8005e04:	7bfb      	ldrb	r3, [r7, #15]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d10d      	bne.n	8005e26 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005e0a:	4b3f      	ldr	r3, [pc, #252]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6819      	ldr	r1, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	011b      	lsls	r3, r3, #4
 8005e1e:	430b      	orrs	r3, r1
 8005e20:	4939      	ldr	r1, [pc, #228]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005e22:	4313      	orrs	r3, r2
 8005e24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005e26:	7bfb      	ldrb	r3, [r7, #15]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f040 80ba 	bne.w	8005fa2 <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005e2e:	4b36      	ldr	r3, [pc, #216]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a35      	ldr	r2, [pc, #212]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005e34:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005e38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e3a:	f7fd f9af 	bl	800319c <HAL_GetTick>
 8005e3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005e40:	e009      	b.n	8005e56 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005e42:	f7fd f9ab 	bl	800319c <HAL_GetTick>
 8005e46:	4602      	mov	r2, r0
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	2b02      	cmp	r3, #2
 8005e4e:	d902      	bls.n	8005e56 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	73fb      	strb	r3, [r7, #15]
        break;
 8005e54:	e005      	b.n	8005e62 <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005e56:	4b2c      	ldr	r3, [pc, #176]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1ef      	bne.n	8005e42 <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 8005e62:	7bfb      	ldrb	r3, [r7, #15]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f040 809c 	bne.w	8005fa2 <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d11e      	bne.n	8005eae <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	2b07      	cmp	r3, #7
 8005e76:	d008      	beq.n	8005e8a <RCCEx_PLLSAI1_Config+0x1d6>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	2b11      	cmp	r3, #17
 8005e7e:	d004      	beq.n	8005e8a <RCCEx_PLLSAI1_Config+0x1d6>
 8005e80:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8005e84:	481f      	ldr	r0, [pc, #124]	@ (8005f04 <RCCEx_PLLSAI1_Config+0x250>)
 8005e86:	f7fc fac7 	bl	8002418 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e8a:	4b1f      	ldr	r3, [pc, #124]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005e92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	6892      	ldr	r2, [r2, #8]
 8005e9a:	0211      	lsls	r1, r2, #8
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	68d2      	ldr	r2, [r2, #12]
 8005ea0:	0912      	lsrs	r2, r2, #4
 8005ea2:	0452      	lsls	r2, r2, #17
 8005ea4:	430a      	orrs	r2, r1
 8005ea6:	4918      	ldr	r1, [pc, #96]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	610b      	str	r3, [r1, #16]
 8005eac:	e055      	b.n	8005f5a <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d12b      	bne.n	8005f0c <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d010      	beq.n	8005ede <RCCEx_PLLSAI1_Config+0x22a>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	691b      	ldr	r3, [r3, #16]
 8005ec0:	2b04      	cmp	r3, #4
 8005ec2:	d00c      	beq.n	8005ede <RCCEx_PLLSAI1_Config+0x22a>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	2b06      	cmp	r3, #6
 8005eca:	d008      	beq.n	8005ede <RCCEx_PLLSAI1_Config+0x22a>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	691b      	ldr	r3, [r3, #16]
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	d004      	beq.n	8005ede <RCCEx_PLLSAI1_Config+0x22a>
 8005ed4:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 8005ed8:	480a      	ldr	r0, [pc, #40]	@ (8005f04 <RCCEx_PLLSAI1_Config+0x250>)
 8005eda:	f7fc fa9d 	bl	8002418 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ede:	4b0a      	ldr	r3, [pc, #40]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005ee6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	6892      	ldr	r2, [r2, #8]
 8005eee:	0211      	lsls	r1, r2, #8
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	6912      	ldr	r2, [r2, #16]
 8005ef4:	0852      	lsrs	r2, r2, #1
 8005ef6:	3a01      	subs	r2, #1
 8005ef8:	0552      	lsls	r2, r2, #21
 8005efa:	430a      	orrs	r2, r1
 8005efc:	4902      	ldr	r1, [pc, #8]	@ (8005f08 <RCCEx_PLLSAI1_Config+0x254>)
 8005efe:	4313      	orrs	r3, r2
 8005f00:	610b      	str	r3, [r1, #16]
 8005f02:	e02a      	b.n	8005f5a <RCCEx_PLLSAI1_Config+0x2a6>
 8005f04:	0800c398 	.word	0x0800c398
 8005f08:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	695b      	ldr	r3, [r3, #20]
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d010      	beq.n	8005f36 <RCCEx_PLLSAI1_Config+0x282>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	2b04      	cmp	r3, #4
 8005f1a:	d00c      	beq.n	8005f36 <RCCEx_PLLSAI1_Config+0x282>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	695b      	ldr	r3, [r3, #20]
 8005f20:	2b06      	cmp	r3, #6
 8005f22:	d008      	beq.n	8005f36 <RCCEx_PLLSAI1_Config+0x282>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	695b      	ldr	r3, [r3, #20]
 8005f28:	2b08      	cmp	r3, #8
 8005f2a:	d004      	beq.n	8005f36 <RCCEx_PLLSAI1_Config+0x282>
 8005f2c:	f640 31ee 	movw	r1, #3054	@ 0xbee
 8005f30:	481e      	ldr	r0, [pc, #120]	@ (8005fac <RCCEx_PLLSAI1_Config+0x2f8>)
 8005f32:	f7fc fa71 	bl	8002418 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005f36:	4b1e      	ldr	r3, [pc, #120]	@ (8005fb0 <RCCEx_PLLSAI1_Config+0x2fc>)
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005f3e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	6892      	ldr	r2, [r2, #8]
 8005f46:	0211      	lsls	r1, r2, #8
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	6952      	ldr	r2, [r2, #20]
 8005f4c:	0852      	lsrs	r2, r2, #1
 8005f4e:	3a01      	subs	r2, #1
 8005f50:	0652      	lsls	r2, r2, #25
 8005f52:	430a      	orrs	r2, r1
 8005f54:	4916      	ldr	r1, [pc, #88]	@ (8005fb0 <RCCEx_PLLSAI1_Config+0x2fc>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005f5a:	4b15      	ldr	r3, [pc, #84]	@ (8005fb0 <RCCEx_PLLSAI1_Config+0x2fc>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a14      	ldr	r2, [pc, #80]	@ (8005fb0 <RCCEx_PLLSAI1_Config+0x2fc>)
 8005f60:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f64:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f66:	f7fd f919 	bl	800319c <HAL_GetTick>
 8005f6a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005f6c:	e009      	b.n	8005f82 <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005f6e:	f7fd f915 	bl	800319c <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	d902      	bls.n	8005f82 <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	73fb      	strb	r3, [r7, #15]
          break;
 8005f80:	e005      	b.n	8005f8e <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005f82:	4b0b      	ldr	r3, [pc, #44]	@ (8005fb0 <RCCEx_PLLSAI1_Config+0x2fc>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d0ef      	beq.n	8005f6e <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 8005f8e:	7bfb      	ldrb	r3, [r7, #15]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d106      	bne.n	8005fa2 <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005f94:	4b06      	ldr	r3, [pc, #24]	@ (8005fb0 <RCCEx_PLLSAI1_Config+0x2fc>)
 8005f96:	691a      	ldr	r2, [r3, #16]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	699b      	ldr	r3, [r3, #24]
 8005f9c:	4904      	ldr	r1, [pc, #16]	@ (8005fb0 <RCCEx_PLLSAI1_Config+0x2fc>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3710      	adds	r7, #16
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	0800c398 	.word	0x0800c398
 8005fb0:	40021000 	.word	0x40021000

08005fb4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d010      	beq.n	8005fec <RCCEx_PLLSAI2_Config+0x38>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d00c      	beq.n	8005fec <RCCEx_PLLSAI2_Config+0x38>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d008      	beq.n	8005fec <RCCEx_PLLSAI2_Config+0x38>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2b03      	cmp	r3, #3
 8005fe0:	d004      	beq.n	8005fec <RCCEx_PLLSAI2_Config+0x38>
 8005fe2:	f640 412f 	movw	r1, #3119	@ 0xc2f
 8005fe6:	4896      	ldr	r0, [pc, #600]	@ (8006240 <RCCEx_PLLSAI2_Config+0x28c>)
 8005fe8:	f7fc fa16 	bl	8002418 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d003      	beq.n	8005ffc <RCCEx_PLLSAI2_Config+0x48>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	2b08      	cmp	r3, #8
 8005ffa:	d904      	bls.n	8006006 <RCCEx_PLLSAI2_Config+0x52>
 8005ffc:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 8006000:	488f      	ldr	r0, [pc, #572]	@ (8006240 <RCCEx_PLLSAI2_Config+0x28c>)
 8006002:	f7fc fa09 	bl	8002418 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	2b07      	cmp	r3, #7
 800600c:	d903      	bls.n	8006016 <RCCEx_PLLSAI2_Config+0x62>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	2b56      	cmp	r3, #86	@ 0x56
 8006014:	d904      	bls.n	8006020 <RCCEx_PLLSAI2_Config+0x6c>
 8006016:	f640 4131 	movw	r1, #3121	@ 0xc31
 800601a:	4889      	ldr	r0, [pc, #548]	@ (8006240 <RCCEx_PLLSAI2_Config+0x28c>)
 800601c:	f7fc f9fc 	bl	8002418 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	695b      	ldr	r3, [r3, #20]
 8006024:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d105      	bne.n	8006038 <RCCEx_PLLSAI2_Config+0x84>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	695b      	ldr	r3, [r3, #20]
 8006030:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d007      	beq.n	8006048 <RCCEx_PLLSAI2_Config+0x94>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006040:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006044:	2b00      	cmp	r3, #0
 8006046:	d004      	beq.n	8006052 <RCCEx_PLLSAI2_Config+0x9e>
 8006048:	f640 4132 	movw	r1, #3122	@ 0xc32
 800604c:	487c      	ldr	r0, [pc, #496]	@ (8006240 <RCCEx_PLLSAI2_Config+0x28c>)
 800604e:	f7fc f9e3 	bl	8002418 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006052:	4b7c      	ldr	r3, [pc, #496]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	f003 0303 	and.w	r3, r3, #3
 800605a:	2b00      	cmp	r3, #0
 800605c:	d018      	beq.n	8006090 <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800605e:	4b79      	ldr	r3, [pc, #484]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	f003 0203 	and.w	r2, r3, #3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	429a      	cmp	r2, r3
 800606c:	d10d      	bne.n	800608a <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
       ||
 8006072:	2b00      	cmp	r3, #0
 8006074:	d009      	beq.n	800608a <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006076:	4b73      	ldr	r3, [pc, #460]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	091b      	lsrs	r3, r3, #4
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	1c5a      	adds	r2, r3, #1
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
       ||
 8006086:	429a      	cmp	r2, r3
 8006088:	d047      	beq.n	800611a <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	73fb      	strb	r3, [r7, #15]
 800608e:	e044      	b.n	800611a <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2b03      	cmp	r3, #3
 8006096:	d018      	beq.n	80060ca <RCCEx_PLLSAI2_Config+0x116>
 8006098:	2b03      	cmp	r3, #3
 800609a:	d825      	bhi.n	80060e8 <RCCEx_PLLSAI2_Config+0x134>
 800609c:	2b01      	cmp	r3, #1
 800609e:	d002      	beq.n	80060a6 <RCCEx_PLLSAI2_Config+0xf2>
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d009      	beq.n	80060b8 <RCCEx_PLLSAI2_Config+0x104>
 80060a4:	e020      	b.n	80060e8 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80060a6:	4b67      	ldr	r3, [pc, #412]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 0302 	and.w	r3, r3, #2
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d11d      	bne.n	80060ee <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060b6:	e01a      	b.n	80060ee <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80060b8:	4b62      	ldr	r3, [pc, #392]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d116      	bne.n	80060f2 <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060c8:	e013      	b.n	80060f2 <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80060ca:	4b5e      	ldr	r3, [pc, #376]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10f      	bne.n	80060f6 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80060d6:	4b5b      	ldr	r3, [pc, #364]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d109      	bne.n	80060f6 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80060e6:	e006      	b.n	80060f6 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	73fb      	strb	r3, [r7, #15]
      break;
 80060ec:	e004      	b.n	80060f8 <RCCEx_PLLSAI2_Config+0x144>
      break;
 80060ee:	bf00      	nop
 80060f0:	e002      	b.n	80060f8 <RCCEx_PLLSAI2_Config+0x144>
      break;
 80060f2:	bf00      	nop
 80060f4:	e000      	b.n	80060f8 <RCCEx_PLLSAI2_Config+0x144>
      break;
 80060f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80060f8:	7bfb      	ldrb	r3, [r7, #15]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10d      	bne.n	800611a <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80060fe:	4b51      	ldr	r3, [pc, #324]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6819      	ldr	r1, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	3b01      	subs	r3, #1
 8006110:	011b      	lsls	r3, r3, #4
 8006112:	430b      	orrs	r3, r1
 8006114:	494b      	ldr	r1, [pc, #300]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 8006116:	4313      	orrs	r3, r2
 8006118:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800611a:	7bfb      	ldrb	r3, [r7, #15]
 800611c:	2b00      	cmp	r3, #0
 800611e:	f040 808a 	bne.w	8006236 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006122:	4b48      	ldr	r3, [pc, #288]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a47      	ldr	r2, [pc, #284]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 8006128:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800612c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800612e:	f7fd f835 	bl	800319c <HAL_GetTick>
 8006132:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006134:	e009      	b.n	800614a <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006136:	f7fd f831 	bl	800319c <HAL_GetTick>
 800613a:	4602      	mov	r2, r0
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	1ad3      	subs	r3, r2, r3
 8006140:	2b02      	cmp	r3, #2
 8006142:	d902      	bls.n	800614a <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 8006144:	2303      	movs	r3, #3
 8006146:	73fb      	strb	r3, [r7, #15]
        break;
 8006148:	e005      	b.n	8006156 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800614a:	4b3e      	ldr	r3, [pc, #248]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1ef      	bne.n	8006136 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 8006156:	7bfb      	ldrb	r3, [r7, #15]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d16c      	bne.n	8006236 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d11e      	bne.n	80061a0 <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	2b07      	cmp	r3, #7
 8006168:	d008      	beq.n	800617c <RCCEx_PLLSAI2_Config+0x1c8>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	2b11      	cmp	r3, #17
 8006170:	d004      	beq.n	800617c <RCCEx_PLLSAI2_Config+0x1c8>
 8006172:	f640 4185 	movw	r1, #3205	@ 0xc85
 8006176:	4832      	ldr	r0, [pc, #200]	@ (8006240 <RCCEx_PLLSAI2_Config+0x28c>)
 8006178:	f7fc f94e 	bl	8002418 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800617c:	4b31      	ldr	r3, [pc, #196]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006184:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	6892      	ldr	r2, [r2, #8]
 800618c:	0211      	lsls	r1, r2, #8
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	68d2      	ldr	r2, [r2, #12]
 8006192:	0912      	lsrs	r2, r2, #4
 8006194:	0452      	lsls	r2, r2, #17
 8006196:	430a      	orrs	r2, r1
 8006198:	492a      	ldr	r1, [pc, #168]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 800619a:	4313      	orrs	r3, r2
 800619c:	614b      	str	r3, [r1, #20]
 800619e:	e026      	b.n	80061ee <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	691b      	ldr	r3, [r3, #16]
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d010      	beq.n	80061ca <RCCEx_PLLSAI2_Config+0x216>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	2b04      	cmp	r3, #4
 80061ae:	d00c      	beq.n	80061ca <RCCEx_PLLSAI2_Config+0x216>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	2b06      	cmp	r3, #6
 80061b6:	d008      	beq.n	80061ca <RCCEx_PLLSAI2_Config+0x216>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	691b      	ldr	r3, [r3, #16]
 80061bc:	2b08      	cmp	r3, #8
 80061be:	d004      	beq.n	80061ca <RCCEx_PLLSAI2_Config+0x216>
 80061c0:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 80061c4:	481e      	ldr	r0, [pc, #120]	@ (8006240 <RCCEx_PLLSAI2_Config+0x28c>)
 80061c6:	f7fc f927 	bl	8002418 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061ca:	4b1e      	ldr	r3, [pc, #120]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 80061cc:	695b      	ldr	r3, [r3, #20]
 80061ce:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80061d2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	6892      	ldr	r2, [r2, #8]
 80061da:	0211      	lsls	r1, r2, #8
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	6912      	ldr	r2, [r2, #16]
 80061e0:	0852      	lsrs	r2, r2, #1
 80061e2:	3a01      	subs	r2, #1
 80061e4:	0652      	lsls	r2, r2, #25
 80061e6:	430a      	orrs	r2, r1
 80061e8:	4916      	ldr	r1, [pc, #88]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80061ee:	4b15      	ldr	r3, [pc, #84]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a14      	ldr	r2, [pc, #80]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 80061f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061f8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061fa:	f7fc ffcf 	bl	800319c <HAL_GetTick>
 80061fe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006200:	e009      	b.n	8006216 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006202:	f7fc ffcb 	bl	800319c <HAL_GetTick>
 8006206:	4602      	mov	r2, r0
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	2b02      	cmp	r3, #2
 800620e:	d902      	bls.n	8006216 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	73fb      	strb	r3, [r7, #15]
          break;
 8006214:	e005      	b.n	8006222 <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006216:	4b0b      	ldr	r3, [pc, #44]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d0ef      	beq.n	8006202 <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 8006222:	7bfb      	ldrb	r3, [r7, #15]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d106      	bne.n	8006236 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006228:	4b06      	ldr	r3, [pc, #24]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 800622a:	695a      	ldr	r2, [r3, #20]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	695b      	ldr	r3, [r3, #20]
 8006230:	4904      	ldr	r1, [pc, #16]	@ (8006244 <RCCEx_PLLSAI2_Config+0x290>)
 8006232:	4313      	orrs	r3, r2
 8006234:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006236:	7bfb      	ldrb	r3, [r7, #15]
}
 8006238:	4618      	mov	r0, r3
 800623a:	3710      	adds	r7, #16
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}
 8006240:	0800c398 	.word	0x0800c398
 8006244:	40021000 	.word	0x40021000

08006248 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e1dd      	b.n	8006616 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a7b      	ldr	r2, [pc, #492]	@ (800644c <HAL_SPI_Init+0x204>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d00e      	beq.n	8006282 <HAL_SPI_Init+0x3a>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a79      	ldr	r2, [pc, #484]	@ (8006450 <HAL_SPI_Init+0x208>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d009      	beq.n	8006282 <HAL_SPI_Init+0x3a>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a78      	ldr	r2, [pc, #480]	@ (8006454 <HAL_SPI_Init+0x20c>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d004      	beq.n	8006282 <HAL_SPI_Init+0x3a>
 8006278:	f240 1147 	movw	r1, #327	@ 0x147
 800627c:	4876      	ldr	r0, [pc, #472]	@ (8006458 <HAL_SPI_Init+0x210>)
 800627e:	f7fc f8cb 	bl	8002418 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d009      	beq.n	800629e <HAL_SPI_Init+0x56>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006292:	d004      	beq.n	800629e <HAL_SPI_Init+0x56>
 8006294:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8006298:	486f      	ldr	r0, [pc, #444]	@ (8006458 <HAL_SPI_Init+0x210>)
 800629a:	f7fc f8bd 	bl	8002418 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00e      	beq.n	80062c4 <HAL_SPI_Init+0x7c>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ae:	d009      	beq.n	80062c4 <HAL_SPI_Init+0x7c>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062b8:	d004      	beq.n	80062c4 <HAL_SPI_Init+0x7c>
 80062ba:	f240 1149 	movw	r1, #329	@ 0x149
 80062be:	4866      	ldr	r0, [pc, #408]	@ (8006458 <HAL_SPI_Init+0x210>)
 80062c0:	f7fc f8aa 	bl	8002418 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80062cc:	d040      	beq.n	8006350 <HAL_SPI_Init+0x108>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80062d6:	d03b      	beq.n	8006350 <HAL_SPI_Init+0x108>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 80062e0:	d036      	beq.n	8006350 <HAL_SPI_Init+0x108>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80062ea:	d031      	beq.n	8006350 <HAL_SPI_Init+0x108>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 80062f4:	d02c      	beq.n	8006350 <HAL_SPI_Init+0x108>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80062fe:	d027      	beq.n	8006350 <HAL_SPI_Init+0x108>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8006308:	d022      	beq.n	8006350 <HAL_SPI_Init+0x108>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006312:	d01d      	beq.n	8006350 <HAL_SPI_Init+0x108>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800631c:	d018      	beq.n	8006350 <HAL_SPI_Init+0x108>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006326:	d013      	beq.n	8006350 <HAL_SPI_Init+0x108>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006330:	d00e      	beq.n	8006350 <HAL_SPI_Init+0x108>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800633a:	d009      	beq.n	8006350 <HAL_SPI_Init+0x108>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006344:	d004      	beq.n	8006350 <HAL_SPI_Init+0x108>
 8006346:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800634a:	4843      	ldr	r0, [pc, #268]	@ (8006458 <HAL_SPI_Init+0x210>)
 800634c:	f7fc f864 	bl	8002418 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	699b      	ldr	r3, [r3, #24]
 8006354:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006358:	d00d      	beq.n	8006376 <HAL_SPI_Init+0x12e>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d009      	beq.n	8006376 <HAL_SPI_Init+0x12e>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800636a:	d004      	beq.n	8006376 <HAL_SPI_Init+0x12e>
 800636c:	f240 114b 	movw	r1, #331	@ 0x14b
 8006370:	4839      	ldr	r0, [pc, #228]	@ (8006458 <HAL_SPI_Init+0x210>)
 8006372:	f7fc f851 	bl	8002418 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800637a:	2b08      	cmp	r3, #8
 800637c:	d008      	beq.n	8006390 <HAL_SPI_Init+0x148>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006382:	2b00      	cmp	r3, #0
 8006384:	d004      	beq.n	8006390 <HAL_SPI_Init+0x148>
 8006386:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800638a:	4833      	ldr	r0, [pc, #204]	@ (8006458 <HAL_SPI_Init+0x210>)
 800638c:	f7fc f844 	bl	8002418 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	69db      	ldr	r3, [r3, #28]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d020      	beq.n	80063da <HAL_SPI_Init+0x192>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	69db      	ldr	r3, [r3, #28]
 800639c:	2b08      	cmp	r3, #8
 800639e:	d01c      	beq.n	80063da <HAL_SPI_Init+0x192>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	69db      	ldr	r3, [r3, #28]
 80063a4:	2b10      	cmp	r3, #16
 80063a6:	d018      	beq.n	80063da <HAL_SPI_Init+0x192>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	2b18      	cmp	r3, #24
 80063ae:	d014      	beq.n	80063da <HAL_SPI_Init+0x192>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	69db      	ldr	r3, [r3, #28]
 80063b4:	2b20      	cmp	r3, #32
 80063b6:	d010      	beq.n	80063da <HAL_SPI_Init+0x192>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	69db      	ldr	r3, [r3, #28]
 80063bc:	2b28      	cmp	r3, #40	@ 0x28
 80063be:	d00c      	beq.n	80063da <HAL_SPI_Init+0x192>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	69db      	ldr	r3, [r3, #28]
 80063c4:	2b30      	cmp	r3, #48	@ 0x30
 80063c6:	d008      	beq.n	80063da <HAL_SPI_Init+0x192>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	69db      	ldr	r3, [r3, #28]
 80063cc:	2b38      	cmp	r3, #56	@ 0x38
 80063ce:	d004      	beq.n	80063da <HAL_SPI_Init+0x192>
 80063d0:	f240 114d 	movw	r1, #333	@ 0x14d
 80063d4:	4820      	ldr	r0, [pc, #128]	@ (8006458 <HAL_SPI_Init+0x210>)
 80063d6:	f7fc f81f 	bl	8002418 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d008      	beq.n	80063f4 <HAL_SPI_Init+0x1ac>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a1b      	ldr	r3, [r3, #32]
 80063e6:	2b80      	cmp	r3, #128	@ 0x80
 80063e8:	d004      	beq.n	80063f4 <HAL_SPI_Init+0x1ac>
 80063ea:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 80063ee:	481a      	ldr	r0, [pc, #104]	@ (8006458 <HAL_SPI_Init+0x210>)
 80063f0:	f7fc f812 	bl	8002418 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d008      	beq.n	800640e <HAL_SPI_Init+0x1c6>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006400:	2b10      	cmp	r3, #16
 8006402:	d004      	beq.n	800640e <HAL_SPI_Init+0x1c6>
 8006404:	f240 114f 	movw	r1, #335	@ 0x14f
 8006408:	4813      	ldr	r0, [pc, #76]	@ (8006458 <HAL_SPI_Init+0x210>)
 800640a:	f7fc f805 	bl	8002418 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006412:	2b00      	cmp	r3, #0
 8006414:	d151      	bne.n	80064ba <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d008      	beq.n	8006430 <HAL_SPI_Init+0x1e8>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	2b02      	cmp	r3, #2
 8006424:	d004      	beq.n	8006430 <HAL_SPI_Init+0x1e8>
 8006426:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800642a:	480b      	ldr	r0, [pc, #44]	@ (8006458 <HAL_SPI_Init+0x210>)
 800642c:	f7fb fff4 	bl	8002418 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	695b      	ldr	r3, [r3, #20]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d011      	beq.n	800645c <HAL_SPI_Init+0x214>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d00d      	beq.n	800645c <HAL_SPI_Init+0x214>
 8006440:	f240 1153 	movw	r1, #339	@ 0x153
 8006444:	4804      	ldr	r0, [pc, #16]	@ (8006458 <HAL_SPI_Init+0x210>)
 8006446:	f7fb ffe7 	bl	8002418 <assert_failed>
 800644a:	e007      	b.n	800645c <HAL_SPI_Init+0x214>
 800644c:	40013000 	.word	0x40013000
 8006450:	40003800 	.word	0x40003800
 8006454:	40003c00 	.word	0x40003c00
 8006458:	0800c3d4 	.word	0x0800c3d4

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006464:	d125      	bne.n	80064b2 <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	69db      	ldr	r3, [r3, #28]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d050      	beq.n	8006510 <HAL_SPI_Init+0x2c8>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	69db      	ldr	r3, [r3, #28]
 8006472:	2b08      	cmp	r3, #8
 8006474:	d04c      	beq.n	8006510 <HAL_SPI_Init+0x2c8>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	2b10      	cmp	r3, #16
 800647c:	d048      	beq.n	8006510 <HAL_SPI_Init+0x2c8>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	69db      	ldr	r3, [r3, #28]
 8006482:	2b18      	cmp	r3, #24
 8006484:	d044      	beq.n	8006510 <HAL_SPI_Init+0x2c8>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	69db      	ldr	r3, [r3, #28]
 800648a:	2b20      	cmp	r3, #32
 800648c:	d040      	beq.n	8006510 <HAL_SPI_Init+0x2c8>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	69db      	ldr	r3, [r3, #28]
 8006492:	2b28      	cmp	r3, #40	@ 0x28
 8006494:	d03c      	beq.n	8006510 <HAL_SPI_Init+0x2c8>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	69db      	ldr	r3, [r3, #28]
 800649a:	2b30      	cmp	r3, #48	@ 0x30
 800649c:	d038      	beq.n	8006510 <HAL_SPI_Init+0x2c8>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	2b38      	cmp	r3, #56	@ 0x38
 80064a4:	d034      	beq.n	8006510 <HAL_SPI_Init+0x2c8>
 80064a6:	f240 1157 	movw	r1, #343	@ 0x157
 80064aa:	485d      	ldr	r0, [pc, #372]	@ (8006620 <HAL_SPI_Init+0x3d8>)
 80064ac:	f7fb ffb4 	bl	8002418 <assert_failed>
 80064b0:	e02e      	b.n	8006510 <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	61da      	str	r2, [r3, #28]
 80064b8:	e02a      	b.n	8006510 <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	69db      	ldr	r3, [r3, #28]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d020      	beq.n	8006504 <HAL_SPI_Init+0x2bc>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	69db      	ldr	r3, [r3, #28]
 80064c6:	2b08      	cmp	r3, #8
 80064c8:	d01c      	beq.n	8006504 <HAL_SPI_Init+0x2bc>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	69db      	ldr	r3, [r3, #28]
 80064ce:	2b10      	cmp	r3, #16
 80064d0:	d018      	beq.n	8006504 <HAL_SPI_Init+0x2bc>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	69db      	ldr	r3, [r3, #28]
 80064d6:	2b18      	cmp	r3, #24
 80064d8:	d014      	beq.n	8006504 <HAL_SPI_Init+0x2bc>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	69db      	ldr	r3, [r3, #28]
 80064de:	2b20      	cmp	r3, #32
 80064e0:	d010      	beq.n	8006504 <HAL_SPI_Init+0x2bc>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	69db      	ldr	r3, [r3, #28]
 80064e6:	2b28      	cmp	r3, #40	@ 0x28
 80064e8:	d00c      	beq.n	8006504 <HAL_SPI_Init+0x2bc>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	69db      	ldr	r3, [r3, #28]
 80064ee:	2b30      	cmp	r3, #48	@ 0x30
 80064f0:	d008      	beq.n	8006504 <HAL_SPI_Init+0x2bc>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	69db      	ldr	r3, [r3, #28]
 80064f6:	2b38      	cmp	r3, #56	@ 0x38
 80064f8:	d004      	beq.n	8006504 <HAL_SPI_Init+0x2bc>
 80064fa:	f240 1161 	movw	r1, #353	@ 0x161
 80064fe:	4848      	ldr	r0, [pc, #288]	@ (8006620 <HAL_SPI_Init+0x3d8>)
 8006500:	f7fb ff8a 	bl	8002418 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d106      	bne.n	8006530 <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f7fb ffb8 	bl	80024a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006546:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006550:	d902      	bls.n	8006558 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006552:	2300      	movs	r3, #0
 8006554:	60fb      	str	r3, [r7, #12]
 8006556:	e002      	b.n	800655e <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006558:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800655c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006566:	d007      	beq.n	8006578 <HAL_SPI_Init+0x330>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006570:	d002      	beq.n	8006578 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006588:	431a      	orrs	r2, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	431a      	orrs	r2, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	695b      	ldr	r3, [r3, #20]
 8006598:	f003 0301 	and.w	r3, r3, #1
 800659c:	431a      	orrs	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	699b      	ldr	r3, [r3, #24]
 80065a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065a6:	431a      	orrs	r2, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	69db      	ldr	r3, [r3, #28]
 80065ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80065b0:	431a      	orrs	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065ba:	ea42 0103 	orr.w	r1, r2, r3
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	430a      	orrs	r2, r1
 80065cc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	699b      	ldr	r3, [r3, #24]
 80065d2:	0c1b      	lsrs	r3, r3, #16
 80065d4:	f003 0204 	and.w	r2, r3, #4
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065dc:	f003 0310 	and.w	r3, r3, #16
 80065e0:	431a      	orrs	r2, r3
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065e6:	f003 0308 	and.w	r3, r3, #8
 80065ea:	431a      	orrs	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80065f4:	ea42 0103 	orr.w	r1, r2, r3
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	430a      	orrs	r2, r1
 8006604:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006614:	2300      	movs	r3, #0
}
 8006616:	4618      	mov	r0, r3
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	0800c3d4 	.word	0x0800c3d4

08006624 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	4613      	mov	r3, r2
 8006630:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d009      	beq.n	800664e <HAL_SPI_Transmit_IT+0x2a>
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006642:	d004      	beq.n	800664e <HAL_SPI_Transmit_IT+0x2a>
 8006644:	f240 6144 	movw	r1, #1604	@ 0x644
 8006648:	483e      	ldr	r0, [pc, #248]	@ (8006744 <HAL_SPI_Transmit_IT+0x120>)
 800664a:	f7fb fee5 	bl	8002418 <assert_failed>


  if ((pData == NULL) || (Size == 0U))
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d002      	beq.n	800665a <HAL_SPI_Transmit_IT+0x36>
 8006654:	88fb      	ldrh	r3, [r7, #6]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d101      	bne.n	800665e <HAL_SPI_Transmit_IT+0x3a>
  {
    return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	e06d      	b.n	800673a <HAL_SPI_Transmit_IT+0x116>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006664:	b2db      	uxtb	r3, r3
 8006666:	2b01      	cmp	r3, #1
 8006668:	d001      	beq.n	800666e <HAL_SPI_Transmit_IT+0x4a>
  {
    return HAL_BUSY;
 800666a:	2302      	movs	r3, #2
 800666c:	e065      	b.n	800673a <HAL_SPI_Transmit_IT+0x116>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006674:	2b01      	cmp	r3, #1
 8006676:	d101      	bne.n	800667c <HAL_SPI_Transmit_IT+0x58>
 8006678:	2302      	movs	r3, #2
 800667a:	e05e      	b.n	800673a <HAL_SPI_Transmit_IT+0x116>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2203      	movs	r2, #3
 8006688:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	68ba      	ldr	r2, [r7, #8]
 8006696:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	88fa      	ldrh	r2, [r7, #6]
 800669c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	88fa      	ldrh	r2, [r7, #6]
 80066a2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2200      	movs	r2, #0
 80066a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2200      	movs	r2, #0
 80066b6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066c8:	d903      	bls.n	80066d2 <HAL_SPI_Transmit_IT+0xae>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	4a1e      	ldr	r2, [pc, #120]	@ (8006748 <HAL_SPI_Transmit_IT+0x124>)
 80066ce:	651a      	str	r2, [r3, #80]	@ 0x50
 80066d0:	e002      	b.n	80066d8 <HAL_SPI_Transmit_IT+0xb4>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	4a1d      	ldr	r2, [pc, #116]	@ (800674c <HAL_SPI_Transmit_IT+0x128>)
 80066d6:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066e0:	d10f      	bne.n	8006702 <HAL_SPI_Transmit_IT+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006700:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800670c:	2b40      	cmp	r3, #64	@ 0x40
 800670e:	d007      	beq.n	8006720 <HAL_SPI_Transmit_IT+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800671e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685a      	ldr	r2, [r3, #4]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8006736:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006738:	2300      	movs	r3, #0
}
 800673a:	4618      	mov	r0, r3
 800673c:	3710      	adds	r7, #16
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	0800c3d4 	.word	0x0800c3d4
 8006748:	08006f11 	.word	0x08006f11
 800674c:	08006ecb 	.word	0x08006ecb

08006750 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	607a      	str	r2, [r7, #4]
 800675c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006762:	2b00      	cmp	r3, #0
 8006764:	d104      	bne.n	8006770 <HAL_SPI_TransmitReceive_DMA+0x20>
 8006766:	f640 0172 	movw	r1, #2162	@ 0x872
 800676a:	487f      	ldr	r0, [pc, #508]	@ (8006968 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800676c:	f7fb fe54 	bl	8002418 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006774:	2b00      	cmp	r3, #0
 8006776:	d104      	bne.n	8006782 <HAL_SPI_TransmitReceive_DMA+0x32>
 8006778:	f640 0173 	movw	r1, #2163	@ 0x873
 800677c:	487a      	ldr	r0, [pc, #488]	@ (8006968 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800677e:	f7fb fe4b 	bl	8002418 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d004      	beq.n	8006794 <HAL_SPI_TransmitReceive_DMA+0x44>
 800678a:	f640 0176 	movw	r1, #2166	@ 0x876
 800678e:	4876      	ldr	r0, [pc, #472]	@ (8006968 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8006790:	f7fb fe42 	bl	8002418 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800679a:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80067a2:	7dfb      	ldrb	r3, [r7, #23]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d00c      	beq.n	80067c2 <HAL_SPI_TransmitReceive_DMA+0x72>
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067ae:	d106      	bne.n	80067be <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d102      	bne.n	80067be <HAL_SPI_TransmitReceive_DMA+0x6e>
 80067b8:	7dfb      	ldrb	r3, [r7, #23]
 80067ba:	2b04      	cmp	r3, #4
 80067bc:	d001      	beq.n	80067c2 <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80067be:	2302      	movs	r3, #2
 80067c0:	e15f      	b.n	8006a82 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d005      	beq.n	80067d4 <HAL_SPI_TransmitReceive_DMA+0x84>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d002      	beq.n	80067d4 <HAL_SPI_TransmitReceive_DMA+0x84>
 80067ce:	887b      	ldrh	r3, [r7, #2]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d101      	bne.n	80067d8 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e154      	b.n	8006a82 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d101      	bne.n	80067e6 <HAL_SPI_TransmitReceive_DMA+0x96>
 80067e2:	2302      	movs	r3, #2
 80067e4:	e14d      	b.n	8006a82 <HAL_SPI_TransmitReceive_DMA+0x332>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	2b04      	cmp	r3, #4
 80067f8:	d003      	beq.n	8006802 <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2205      	movs	r2, #5
 80067fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	68ba      	ldr	r2, [r7, #8]
 800680c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	887a      	ldrh	r2, [r7, #2]
 8006812:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	887a      	ldrh	r2, [r7, #2]
 8006818:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	887a      	ldrh	r2, [r7, #2]
 8006824:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	887a      	ldrh	r2, [r7, #2]
 800682c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	685a      	ldr	r2, [r3, #4]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800684a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006854:	d908      	bls.n	8006868 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006864:	605a      	str	r2, [r3, #4]
 8006866:	e06f      	b.n	8006948 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	685a      	ldr	r2, [r3, #4]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006876:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800687c:	699b      	ldr	r3, [r3, #24]
 800687e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006882:	d126      	bne.n	80068d2 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8006888:	f003 0301 	and.w	r3, r3, #1
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10f      	bne.n	80068b0 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	685a      	ldr	r2, [r3, #4]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800689e:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	085b      	lsrs	r3, r3, #1
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068ae:	e010      	b.n	80068d2 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	685a      	ldr	r2, [r3, #4]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068be:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	085b      	lsrs	r3, r3, #1
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	3301      	adds	r3, #1
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068d6:	699b      	ldr	r3, [r3, #24]
 80068d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068dc:	d134      	bne.n	8006948 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	685a      	ldr	r2, [r3, #4]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80068ec:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d111      	bne.n	8006922 <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	685a      	ldr	r2, [r3, #4]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800690c:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006914:	b29b      	uxth	r3, r3
 8006916:	085b      	lsrs	r3, r3, #1
 8006918:	b29a      	uxth	r2, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006920:	e012      	b.n	8006948 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	685a      	ldr	r2, [r3, #4]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006930:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006938:	b29b      	uxth	r3, r3
 800693a:	085b      	lsrs	r3, r3, #1
 800693c:	b29b      	uxth	r3, r3
 800693e:	3301      	adds	r3, #1
 8006940:	b29a      	uxth	r2, r3
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800694e:	b2db      	uxtb	r3, r3
 8006950:	2b04      	cmp	r3, #4
 8006952:	d10f      	bne.n	8006974 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006958:	4a04      	ldr	r2, [pc, #16]	@ (800696c <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800695a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006960:	4a03      	ldr	r2, [pc, #12]	@ (8006970 <HAL_SPI_TransmitReceive_DMA+0x220>)
 8006962:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006964:	e00e      	b.n	8006984 <HAL_SPI_TransmitReceive_DMA+0x234>
 8006966:	bf00      	nop
 8006968:	0800c3d4 	.word	0x0800c3d4
 800696c:	08006e29 	.word	0x08006e29
 8006970:	08006cf1 	.word	0x08006cf1
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006978:	4a44      	ldr	r2, [pc, #272]	@ (8006a8c <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800697a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006980:	4a43      	ldr	r2, [pc, #268]	@ (8006a90 <HAL_SPI_TransmitReceive_DMA+0x340>)
 8006982:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006988:	4a42      	ldr	r2, [pc, #264]	@ (8006a94 <HAL_SPI_TransmitReceive_DMA+0x344>)
 800698a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006990:	2200      	movs	r2, #0
 8006992:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	330c      	adds	r3, #12
 800699e:	4619      	mov	r1, r3
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069ac:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80069ae:	f7fc fef9 	bl	80037a4 <HAL_DMA_Start_IT>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00b      	beq.n	80069d0 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069bc:	f043 0210 	orr.w	r2, r3, #16
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e058      	b.n	8006a82 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	685a      	ldr	r2, [r3, #4]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f042 0201 	orr.w	r2, r2, #1
 80069de:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069e4:	2200      	movs	r2, #0
 80069e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ec:	2200      	movs	r2, #0
 80069ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069f4:	2200      	movs	r2, #0
 80069f6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069fc:	2200      	movs	r2, #0
 80069fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a08:	4619      	mov	r1, r3
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	330c      	adds	r3, #12
 8006a10:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a16:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006a18:	f7fc fec4 	bl	80037a4 <HAL_DMA_Start_IT>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00b      	beq.n	8006a3a <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a26:	f043 0210 	orr.w	r2, r3, #16
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e023      	b.n	8006a82 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a44:	2b40      	cmp	r3, #64	@ 0x40
 8006a46:	d007      	beq.n	8006a58 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a56:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	685a      	ldr	r2, [r3, #4]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f042 0220 	orr.w	r2, r2, #32
 8006a6e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685a      	ldr	r2, [r3, #4]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f042 0202 	orr.w	r2, r2, #2
 8006a7e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006a80:	2300      	movs	r3, #0
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3718      	adds	r7, #24
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}
 8006a8a:	bf00      	nop
 8006a8c:	08006e45 	.word	0x08006e45
 8006a90:	08006d99 	.word	0x08006d99
 8006a94:	08006e61 	.word	0x08006e61

08006a98 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b088      	sub	sp, #32
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	099b      	lsrs	r3, r3, #6
 8006ab4:	f003 0301 	and.w	r3, r3, #1
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d10f      	bne.n	8006adc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00a      	beq.n	8006adc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	099b      	lsrs	r3, r3, #6
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d004      	beq.n	8006adc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	4798      	blx	r3
    return;
 8006ada:	e0d7      	b.n	8006c8c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	085b      	lsrs	r3, r3, #1
 8006ae0:	f003 0301 	and.w	r3, r3, #1
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d00a      	beq.n	8006afe <HAL_SPI_IRQHandler+0x66>
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	09db      	lsrs	r3, r3, #7
 8006aec:	f003 0301 	and.w	r3, r3, #1
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d004      	beq.n	8006afe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	4798      	blx	r3
    return;
 8006afc:	e0c6      	b.n	8006c8c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	095b      	lsrs	r3, r3, #5
 8006b02:	f003 0301 	and.w	r3, r3, #1
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d10c      	bne.n	8006b24 <HAL_SPI_IRQHandler+0x8c>
 8006b0a:	69bb      	ldr	r3, [r7, #24]
 8006b0c:	099b      	lsrs	r3, r3, #6
 8006b0e:	f003 0301 	and.w	r3, r3, #1
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d106      	bne.n	8006b24 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	0a1b      	lsrs	r3, r3, #8
 8006b1a:	f003 0301 	and.w	r3, r3, #1
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 80b4 	beq.w	8006c8c <HAL_SPI_IRQHandler+0x1f4>
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	095b      	lsrs	r3, r3, #5
 8006b28:	f003 0301 	and.w	r3, r3, #1
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	f000 80ad 	beq.w	8006c8c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	099b      	lsrs	r3, r3, #6
 8006b36:	f003 0301 	and.w	r3, r3, #1
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d023      	beq.n	8006b86 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	2b03      	cmp	r3, #3
 8006b48:	d011      	beq.n	8006b6e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b4e:	f043 0204 	orr.w	r2, r3, #4
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b56:	2300      	movs	r3, #0
 8006b58:	617b      	str	r3, [r7, #20]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	617b      	str	r3, [r7, #20]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	617b      	str	r3, [r7, #20]
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	e00b      	b.n	8006b86 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b6e:	2300      	movs	r3, #0
 8006b70:	613b      	str	r3, [r7, #16]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	613b      	str	r3, [r7, #16]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	613b      	str	r3, [r7, #16]
 8006b82:	693b      	ldr	r3, [r7, #16]
        return;
 8006b84:	e082      	b.n	8006c8c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	095b      	lsrs	r3, r3, #5
 8006b8a:	f003 0301 	and.w	r3, r3, #1
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d014      	beq.n	8006bbc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b96:	f043 0201 	orr.w	r2, r3, #1
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	60fb      	str	r3, [r7, #12]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	60fb      	str	r3, [r7, #12]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bb8:	601a      	str	r2, [r3, #0]
 8006bba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	0a1b      	lsrs	r3, r3, #8
 8006bc0:	f003 0301 	and.w	r3, r3, #1
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d00c      	beq.n	8006be2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bcc:	f043 0208 	orr.w	r2, r3, #8
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	60bb      	str	r3, [r7, #8]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	60bb      	str	r3, [r7, #8]
 8006be0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d04f      	beq.n	8006c8a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	685a      	ldr	r2, [r3, #4]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006bf8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	f003 0302 	and.w	r3, r3, #2
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d104      	bne.n	8006c16 <HAL_SPI_IRQHandler+0x17e>
 8006c0c:	69fb      	ldr	r3, [r7, #28]
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d034      	beq.n	8006c80 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	685a      	ldr	r2, [r3, #4]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f022 0203 	bic.w	r2, r2, #3
 8006c24:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d011      	beq.n	8006c52 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c32:	4a18      	ldr	r2, [pc, #96]	@ (8006c94 <HAL_SPI_IRQHandler+0x1fc>)
 8006c34:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7fc fe20 	bl	8003880 <HAL_DMA_Abort_IT>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d005      	beq.n	8006c52 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d016      	beq.n	8006c88 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c5e:	4a0d      	ldr	r2, [pc, #52]	@ (8006c94 <HAL_SPI_IRQHandler+0x1fc>)
 8006c60:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7fc fe0a 	bl	8003880 <HAL_DMA_Abort_IT>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00a      	beq.n	8006c88 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006c7e:	e003      	b.n	8006c88 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f000 f81d 	bl	8006cc0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006c86:	e000      	b.n	8006c8a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006c88:	bf00      	nop
    return;
 8006c8a:	bf00      	nop
  }
}
 8006c8c:	3720      	adds	r7, #32
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}
 8006c92:	bf00      	nop
 8006c94:	08006ea1 	.word	0x08006ea1

08006c98 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006cb4:	bf00      	nop
 8006cb6:	370c      	adds	r7, #12
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ce2:	b2db      	uxtb	r3, r3
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	370c      	adds	r7, #12
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cfc:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cfe:	f7fc fa4d 	bl	800319c <HAL_GetTick>
 8006d02:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 0320 	and.w	r3, r3, #32
 8006d0e:	2b20      	cmp	r3, #32
 8006d10:	d03c      	beq.n	8006d8c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	685a      	ldr	r2, [r3, #4]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f022 0220 	bic.w	r2, r2, #32
 8006d20:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d10d      	bne.n	8006d46 <SPI_DMAReceiveCplt+0x56>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d32:	d108      	bne.n	8006d46 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	685a      	ldr	r2, [r3, #4]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f022 0203 	bic.w	r2, r2, #3
 8006d42:	605a      	str	r2, [r3, #4]
 8006d44:	e007      	b.n	8006d56 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f022 0201 	bic.w	r2, r2, #1
 8006d54:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006d56:	68ba      	ldr	r2, [r7, #8]
 8006d58:	2164      	movs	r1, #100	@ 0x64
 8006d5a:	68f8      	ldr	r0, [r7, #12]
 8006d5c:	f000 fa18 	bl	8007190 <SPI_EndRxTransaction>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d002      	beq.n	8006d6c <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2220      	movs	r2, #32
 8006d6a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d003      	beq.n	8006d8c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f7ff ff9b 	bl	8006cc0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006d8a:	e002      	b.n	8006d92 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f7ff ff83 	bl	8006c98 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006d92:	3710      	adds	r7, #16
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}

08006d98 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006da6:	f7fc f9f9 	bl	800319c <HAL_GetTick>
 8006daa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0320 	and.w	r3, r3, #32
 8006db6:	2b20      	cmp	r3, #32
 8006db8:	d030      	beq.n	8006e1c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	685a      	ldr	r2, [r3, #4]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f022 0220 	bic.w	r2, r2, #32
 8006dc8:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006dca:	68ba      	ldr	r2, [r7, #8]
 8006dcc:	2164      	movs	r1, #100	@ 0x64
 8006dce:	68f8      	ldr	r0, [r7, #12]
 8006dd0:	f000 fa36 	bl	8007240 <SPI_EndRxTxTransaction>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d005      	beq.n	8006de6 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dde:	f043 0220 	orr.w	r2, r3, #32
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	685a      	ldr	r2, [r3, #4]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f022 0203 	bic.w	r2, r2, #3
 8006df4:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d003      	beq.n	8006e1c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f7ff ff53 	bl	8006cc0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006e1a:	e002      	b.n	8006e22 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f7fb facc 	bl	80023ba <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e22:	3710      	adds	r7, #16
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e34:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006e36:	68f8      	ldr	r0, [r7, #12]
 8006e38:	f7ff ff38 	bl	8006cac <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e3c:	bf00      	nop
 8006e3e:	3710      	adds	r7, #16
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b084      	sub	sp, #16
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e50:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006e52:	68f8      	ldr	r0, [r7, #12]
 8006e54:	f7fb faa6 	bl	80023a4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e58:	bf00      	nop
 8006e5a:	3710      	adds	r7, #16
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e6c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	685a      	ldr	r2, [r3, #4]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f022 0203 	bic.w	r2, r2, #3
 8006e7c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e82:	f043 0210 	orr.w	r2, r3, #16
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f7ff ff14 	bl	8006cc0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e98:	bf00      	nop
 8006e9a:	3710      	adds	r7, #16
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eac:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f7ff feff 	bl	8006cc0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ec2:	bf00      	nop
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b082      	sub	sp, #8
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	330c      	adds	r3, #12
 8006edc:	7812      	ldrb	r2, [r2, #0]
 8006ede:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee4:	1c5a      	adds	r2, r3, #1
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d102      	bne.n	8006f08 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 f9e2 	bl	80072cc <SPI_CloseTx_ISR>
  }
}
 8006f08:	bf00      	nop
 8006f0a:	3708      	adds	r7, #8
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f1c:	881a      	ldrh	r2, [r3, #0]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f28:	1c9a      	adds	r2, r3, #2
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d102      	bne.n	8006f4c <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 f9c0 	bl	80072cc <SPI_CloseTx_ISR>
  }
}
 8006f4c:	bf00      	nop
 8006f4e:	3708      	adds	r7, #8
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}

08006f54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b088      	sub	sp, #32
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	603b      	str	r3, [r7, #0]
 8006f60:	4613      	mov	r3, r2
 8006f62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f64:	f7fc f91a 	bl	800319c <HAL_GetTick>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f6c:	1a9b      	subs	r3, r3, r2
 8006f6e:	683a      	ldr	r2, [r7, #0]
 8006f70:	4413      	add	r3, r2
 8006f72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f74:	f7fc f912 	bl	800319c <HAL_GetTick>
 8006f78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f7a:	4b39      	ldr	r3, [pc, #228]	@ (8007060 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	015b      	lsls	r3, r3, #5
 8006f80:	0d1b      	lsrs	r3, r3, #20
 8006f82:	69fa      	ldr	r2, [r7, #28]
 8006f84:	fb02 f303 	mul.w	r3, r2, r3
 8006f88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f8a:	e054      	b.n	8007036 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f92:	d050      	beq.n	8007036 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f94:	f7fc f902 	bl	800319c <HAL_GetTick>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	69fa      	ldr	r2, [r7, #28]
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d902      	bls.n	8006faa <SPI_WaitFlagStateUntilTimeout+0x56>
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d13d      	bne.n	8007026 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	685a      	ldr	r2, [r3, #4]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006fb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fc2:	d111      	bne.n	8006fe8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fcc:	d004      	beq.n	8006fd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fd6:	d107      	bne.n	8006fe8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fe6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ff0:	d10f      	bne.n	8007012 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007000:	601a      	str	r2, [r3, #0]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007010:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2201      	movs	r2, #1
 8007016:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e017      	b.n	8007056 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d101      	bne.n	8007030 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800702c:	2300      	movs	r3, #0
 800702e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	3b01      	subs	r3, #1
 8007034:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	689a      	ldr	r2, [r3, #8]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	4013      	ands	r3, r2
 8007040:	68ba      	ldr	r2, [r7, #8]
 8007042:	429a      	cmp	r2, r3
 8007044:	bf0c      	ite	eq
 8007046:	2301      	moveq	r3, #1
 8007048:	2300      	movne	r3, #0
 800704a:	b2db      	uxtb	r3, r3
 800704c:	461a      	mov	r2, r3
 800704e:	79fb      	ldrb	r3, [r7, #7]
 8007050:	429a      	cmp	r2, r3
 8007052:	d19b      	bne.n	8006f8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3720      	adds	r7, #32
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	20000010 	.word	0x20000010

08007064 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b08a      	sub	sp, #40	@ 0x28
 8007068:	af00      	add	r7, sp, #0
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	60b9      	str	r1, [r7, #8]
 800706e:	607a      	str	r2, [r7, #4]
 8007070:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007072:	2300      	movs	r3, #0
 8007074:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007076:	f7fc f891 	bl	800319c <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800707e:	1a9b      	subs	r3, r3, r2
 8007080:	683a      	ldr	r2, [r7, #0]
 8007082:	4413      	add	r3, r2
 8007084:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007086:	f7fc f889 	bl	800319c <HAL_GetTick>
 800708a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	330c      	adds	r3, #12
 8007092:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007094:	4b3d      	ldr	r3, [pc, #244]	@ (800718c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	4613      	mov	r3, r2
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	4413      	add	r3, r2
 800709e:	00da      	lsls	r2, r3, #3
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	0d1b      	lsrs	r3, r3, #20
 80070a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070a6:	fb02 f303 	mul.w	r3, r2, r3
 80070aa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80070ac:	e060      	b.n	8007170 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80070b4:	d107      	bne.n	80070c6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d104      	bne.n	80070c6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80070bc:	69fb      	ldr	r3, [r7, #28]
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80070c4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070cc:	d050      	beq.n	8007170 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80070ce:	f7fc f865 	bl	800319c <HAL_GetTick>
 80070d2:	4602      	mov	r2, r0
 80070d4:	6a3b      	ldr	r3, [r7, #32]
 80070d6:	1ad3      	subs	r3, r2, r3
 80070d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070da:	429a      	cmp	r2, r3
 80070dc:	d902      	bls.n	80070e4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80070de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d13d      	bne.n	8007160 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	685a      	ldr	r2, [r3, #4]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80070f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070fc:	d111      	bne.n	8007122 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007106:	d004      	beq.n	8007112 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007110:	d107      	bne.n	8007122 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007120:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007126:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800712a:	d10f      	bne.n	800714c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800713a:	601a      	str	r2, [r3, #0]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800714a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800715c:	2303      	movs	r3, #3
 800715e:	e010      	b.n	8007182 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d101      	bne.n	800716a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007166:	2300      	movs	r3, #0
 8007168:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	3b01      	subs	r3, #1
 800716e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	689a      	ldr	r2, [r3, #8]
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	4013      	ands	r3, r2
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	429a      	cmp	r2, r3
 800717e:	d196      	bne.n	80070ae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007180:	2300      	movs	r3, #0
}
 8007182:	4618      	mov	r0, r3
 8007184:	3728      	adds	r7, #40	@ 0x28
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	20000010 	.word	0x20000010

08007190 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b086      	sub	sp, #24
 8007194:	af02      	add	r7, sp, #8
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	60b9      	str	r1, [r7, #8]
 800719a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071a4:	d111      	bne.n	80071ca <SPI_EndRxTransaction+0x3a>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071ae:	d004      	beq.n	80071ba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071b8:	d107      	bne.n	80071ca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071c8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	9300      	str	r3, [sp, #0]
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	2200      	movs	r2, #0
 80071d2:	2180      	movs	r1, #128	@ 0x80
 80071d4:	68f8      	ldr	r0, [r7, #12]
 80071d6:	f7ff febd 	bl	8006f54 <SPI_WaitFlagStateUntilTimeout>
 80071da:	4603      	mov	r3, r0
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d007      	beq.n	80071f0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071e4:	f043 0220 	orr.w	r2, r3, #32
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80071ec:	2303      	movs	r3, #3
 80071ee:	e023      	b.n	8007238 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071f8:	d11d      	bne.n	8007236 <SPI_EndRxTransaction+0xa6>
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007202:	d004      	beq.n	800720e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800720c:	d113      	bne.n	8007236 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	9300      	str	r3, [sp, #0]
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	2200      	movs	r2, #0
 8007216:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f7ff ff22 	bl	8007064 <SPI_WaitFifoStateUntilTimeout>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d007      	beq.n	8007236 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800722a:	f043 0220 	orr.w	r2, r3, #32
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007232:	2303      	movs	r3, #3
 8007234:	e000      	b.n	8007238 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007236:	2300      	movs	r3, #0
}
 8007238:	4618      	mov	r0, r3
 800723a:	3710      	adds	r7, #16
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}

08007240 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b086      	sub	sp, #24
 8007244:	af02      	add	r7, sp, #8
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	9300      	str	r3, [sp, #0]
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	2200      	movs	r2, #0
 8007254:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007258:	68f8      	ldr	r0, [r7, #12]
 800725a:	f7ff ff03 	bl	8007064 <SPI_WaitFifoStateUntilTimeout>
 800725e:	4603      	mov	r3, r0
 8007260:	2b00      	cmp	r3, #0
 8007262:	d007      	beq.n	8007274 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007268:	f043 0220 	orr.w	r2, r3, #32
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007270:	2303      	movs	r3, #3
 8007272:	e027      	b.n	80072c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	9300      	str	r3, [sp, #0]
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	2200      	movs	r2, #0
 800727c:	2180      	movs	r1, #128	@ 0x80
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	f7ff fe68 	bl	8006f54 <SPI_WaitFlagStateUntilTimeout>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d007      	beq.n	800729a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800728e:	f043 0220 	orr.w	r2, r3, #32
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007296:	2303      	movs	r3, #3
 8007298:	e014      	b.n	80072c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	9300      	str	r3, [sp, #0]
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f7ff fedc 	bl	8007064 <SPI_WaitFifoStateUntilTimeout>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d007      	beq.n	80072c2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072b6:	f043 0220 	orr.w	r2, r3, #32
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072be:	2303      	movs	r3, #3
 80072c0:	e000      	b.n	80072c4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80072c2:	2300      	movs	r3, #0
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3710      	adds	r7, #16
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80072d4:	f7fb ff62 	bl	800319c <HAL_GetTick>
 80072d8:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	685a      	ldr	r2, [r3, #4]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80072e8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	2164      	movs	r1, #100	@ 0x64
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f7ff ffa6 	bl	8007240 <SPI_EndRxTxTransaction>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d005      	beq.n	8007306 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072fe:	f043 0220 	orr.w	r2, r3, #32
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d10a      	bne.n	8007324 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800730e:	2300      	movs	r3, #0
 8007310:	60bb      	str	r3, [r7, #8]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	60bb      	str	r3, [r7, #8]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	60bb      	str	r3, [r7, #8]
 8007322:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007330:	2b00      	cmp	r3, #0
 8007332:	d003      	beq.n	800733c <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f7ff fcc3 	bl	8006cc0 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800733a:	e002      	b.n	8007342 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f7fb f847 	bl	80023d0 <HAL_SPI_TxCpltCallback>
}
 8007342:	bf00      	nop
 8007344:	3710      	adds	r7, #16
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
	...

0800734c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d101      	bne.n	800735e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e0e6      	b.n	800752c <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a74      	ldr	r2, [pc, #464]	@ (8007534 <HAL_TIM_Base_Init+0x1e8>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d036      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007370:	d031      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a70      	ldr	r2, [pc, #448]	@ (8007538 <HAL_TIM_Base_Init+0x1ec>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d02c      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a6e      	ldr	r2, [pc, #440]	@ (800753c <HAL_TIM_Base_Init+0x1f0>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d027      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a6d      	ldr	r2, [pc, #436]	@ (8007540 <HAL_TIM_Base_Init+0x1f4>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d022      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a6b      	ldr	r2, [pc, #428]	@ (8007544 <HAL_TIM_Base_Init+0x1f8>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d01d      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a6a      	ldr	r2, [pc, #424]	@ (8007548 <HAL_TIM_Base_Init+0x1fc>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d018      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a68      	ldr	r2, [pc, #416]	@ (800754c <HAL_TIM_Base_Init+0x200>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d013      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a67      	ldr	r2, [pc, #412]	@ (8007550 <HAL_TIM_Base_Init+0x204>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d00e      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a65      	ldr	r2, [pc, #404]	@ (8007554 <HAL_TIM_Base_Init+0x208>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d009      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a64      	ldr	r2, [pc, #400]	@ (8007558 <HAL_TIM_Base_Init+0x20c>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d004      	beq.n	80073d6 <HAL_TIM_Base_Init+0x8a>
 80073cc:	f44f 718b 	mov.w	r1, #278	@ 0x116
 80073d0:	4862      	ldr	r0, [pc, #392]	@ (800755c <HAL_TIM_Base_Init+0x210>)
 80073d2:	f7fb f821 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d014      	beq.n	8007408 <HAL_TIM_Base_Init+0xbc>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	2b10      	cmp	r3, #16
 80073e4:	d010      	beq.n	8007408 <HAL_TIM_Base_Init+0xbc>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	2b20      	cmp	r3, #32
 80073ec:	d00c      	beq.n	8007408 <HAL_TIM_Base_Init+0xbc>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	2b40      	cmp	r3, #64	@ 0x40
 80073f4:	d008      	beq.n	8007408 <HAL_TIM_Base_Init+0xbc>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	2b60      	cmp	r3, #96	@ 0x60
 80073fc:	d004      	beq.n	8007408 <HAL_TIM_Base_Init+0xbc>
 80073fe:	f240 1117 	movw	r1, #279	@ 0x117
 8007402:	4856      	ldr	r0, [pc, #344]	@ (800755c <HAL_TIM_Base_Init+0x210>)
 8007404:	f7fb f808 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	691b      	ldr	r3, [r3, #16]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00e      	beq.n	800742e <HAL_TIM_Base_Init+0xe2>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	691b      	ldr	r3, [r3, #16]
 8007414:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007418:	d009      	beq.n	800742e <HAL_TIM_Base_Init+0xe2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007422:	d004      	beq.n	800742e <HAL_TIM_Base_Init+0xe2>
 8007424:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8007428:	484c      	ldr	r0, [pc, #304]	@ (800755c <HAL_TIM_Base_Init+0x210>)
 800742a:	f7fa fff5 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007436:	d004      	beq.n	8007442 <HAL_TIM_Base_Init+0xf6>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a40      	ldr	r2, [pc, #256]	@ (8007540 <HAL_TIM_Base_Init+0x1f4>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d107      	bne.n	8007452 <HAL_TIM_Base_Init+0x106>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	2b00      	cmp	r3, #0
 8007448:	bf14      	ite	ne
 800744a:	2301      	movne	r3, #1
 800744c:	2300      	moveq	r3, #0
 800744e:	b2db      	uxtb	r3, r3
 8007450:	e00e      	b.n	8007470 <HAL_TIM_Base_Init+0x124>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d006      	beq.n	8007468 <HAL_TIM_Base_Init+0x11c>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007462:	d201      	bcs.n	8007468 <HAL_TIM_Base_Init+0x11c>
 8007464:	2301      	movs	r3, #1
 8007466:	e000      	b.n	800746a <HAL_TIM_Base_Init+0x11e>
 8007468:	2300      	movs	r3, #0
 800746a:	f003 0301 	and.w	r3, r3, #1
 800746e:	b2db      	uxtb	r3, r3
 8007470:	2b00      	cmp	r3, #0
 8007472:	d104      	bne.n	800747e <HAL_TIM_Base_Init+0x132>
 8007474:	f240 1119 	movw	r1, #281	@ 0x119
 8007478:	4838      	ldr	r0, [pc, #224]	@ (800755c <HAL_TIM_Base_Init+0x210>)
 800747a:	f7fa ffcd 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d008      	beq.n	8007498 <HAL_TIM_Base_Init+0x14c>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	2b80      	cmp	r3, #128	@ 0x80
 800748c:	d004      	beq.n	8007498 <HAL_TIM_Base_Init+0x14c>
 800748e:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8007492:	4832      	ldr	r0, [pc, #200]	@ (800755c <HAL_TIM_Base_Init+0x210>)
 8007494:	f7fa ffc0 	bl	8002418 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d106      	bne.n	80074b2 <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f7fb fca9 	bl	8002e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2202      	movs	r2, #2
 80074b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	3304      	adds	r3, #4
 80074c2:	4619      	mov	r1, r3
 80074c4:	4610      	mov	r0, r2
 80074c6:	f001 fc27 	bl	8008d18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2201      	movs	r2, #1
 80074ce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2201      	movs	r2, #1
 80074d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2201      	movs	r2, #1
 80074de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2201      	movs	r2, #1
 80074e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2201      	movs	r2, #1
 80074ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2201      	movs	r2, #1
 80074f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2201      	movs	r2, #1
 8007506:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2201      	movs	r2, #1
 800750e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2201      	movs	r2, #1
 8007516:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800752a:	2300      	movs	r3, #0
}
 800752c:	4618      	mov	r0, r3
 800752e:	3708      	adds	r7, #8
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}
 8007534:	40012c00 	.word	0x40012c00
 8007538:	40000400 	.word	0x40000400
 800753c:	40000800 	.word	0x40000800
 8007540:	40000c00 	.word	0x40000c00
 8007544:	40001000 	.word	0x40001000
 8007548:	40001400 	.word	0x40001400
 800754c:	40013400 	.word	0x40013400
 8007550:	40014000 	.word	0x40014000
 8007554:	40014400 	.word	0x40014400
 8007558:	40014800 	.word	0x40014800
 800755c:	0800c40c 	.word	0x0800c40c

08007560 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b082      	sub	sp, #8
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d101      	bne.n	8007572 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e0e6      	b.n	8007740 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a74      	ldr	r2, [pc, #464]	@ (8007748 <HAL_TIM_PWM_Init+0x1e8>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d036      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007584:	d031      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a70      	ldr	r2, [pc, #448]	@ (800774c <HAL_TIM_PWM_Init+0x1ec>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d02c      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a6e      	ldr	r2, [pc, #440]	@ (8007750 <HAL_TIM_PWM_Init+0x1f0>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d027      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4a6d      	ldr	r2, [pc, #436]	@ (8007754 <HAL_TIM_PWM_Init+0x1f4>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d022      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a6b      	ldr	r2, [pc, #428]	@ (8007758 <HAL_TIM_PWM_Init+0x1f8>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d01d      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a6a      	ldr	r2, [pc, #424]	@ (800775c <HAL_TIM_PWM_Init+0x1fc>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d018      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a68      	ldr	r2, [pc, #416]	@ (8007760 <HAL_TIM_PWM_Init+0x200>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d013      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a67      	ldr	r2, [pc, #412]	@ (8007764 <HAL_TIM_PWM_Init+0x204>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d00e      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a65      	ldr	r2, [pc, #404]	@ (8007768 <HAL_TIM_PWM_Init+0x208>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d009      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a64      	ldr	r2, [pc, #400]	@ (800776c <HAL_TIM_PWM_Init+0x20c>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d004      	beq.n	80075ea <HAL_TIM_PWM_Init+0x8a>
 80075e0:	f240 5133 	movw	r1, #1331	@ 0x533
 80075e4:	4862      	ldr	r0, [pc, #392]	@ (8007770 <HAL_TIM_PWM_Init+0x210>)
 80075e6:	f7fa ff17 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d014      	beq.n	800761c <HAL_TIM_PWM_Init+0xbc>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	2b10      	cmp	r3, #16
 80075f8:	d010      	beq.n	800761c <HAL_TIM_PWM_Init+0xbc>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	2b20      	cmp	r3, #32
 8007600:	d00c      	beq.n	800761c <HAL_TIM_PWM_Init+0xbc>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	2b40      	cmp	r3, #64	@ 0x40
 8007608:	d008      	beq.n	800761c <HAL_TIM_PWM_Init+0xbc>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	2b60      	cmp	r3, #96	@ 0x60
 8007610:	d004      	beq.n	800761c <HAL_TIM_PWM_Init+0xbc>
 8007612:	f240 5134 	movw	r1, #1332	@ 0x534
 8007616:	4856      	ldr	r0, [pc, #344]	@ (8007770 <HAL_TIM_PWM_Init+0x210>)
 8007618:	f7fa fefe 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d00e      	beq.n	8007642 <HAL_TIM_PWM_Init+0xe2>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800762c:	d009      	beq.n	8007642 <HAL_TIM_PWM_Init+0xe2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	691b      	ldr	r3, [r3, #16]
 8007632:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007636:	d004      	beq.n	8007642 <HAL_TIM_PWM_Init+0xe2>
 8007638:	f240 5135 	movw	r1, #1333	@ 0x535
 800763c:	484c      	ldr	r0, [pc, #304]	@ (8007770 <HAL_TIM_PWM_Init+0x210>)
 800763e:	f7fa feeb 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800764a:	d004      	beq.n	8007656 <HAL_TIM_PWM_Init+0xf6>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a40      	ldr	r2, [pc, #256]	@ (8007754 <HAL_TIM_PWM_Init+0x1f4>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d107      	bne.n	8007666 <HAL_TIM_PWM_Init+0x106>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	2b00      	cmp	r3, #0
 800765c:	bf14      	ite	ne
 800765e:	2301      	movne	r3, #1
 8007660:	2300      	moveq	r3, #0
 8007662:	b2db      	uxtb	r3, r3
 8007664:	e00e      	b.n	8007684 <HAL_TIM_PWM_Init+0x124>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d006      	beq.n	800767c <HAL_TIM_PWM_Init+0x11c>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007676:	d201      	bcs.n	800767c <HAL_TIM_PWM_Init+0x11c>
 8007678:	2301      	movs	r3, #1
 800767a:	e000      	b.n	800767e <HAL_TIM_PWM_Init+0x11e>
 800767c:	2300      	movs	r3, #0
 800767e:	f003 0301 	and.w	r3, r3, #1
 8007682:	b2db      	uxtb	r3, r3
 8007684:	2b00      	cmp	r3, #0
 8007686:	d104      	bne.n	8007692 <HAL_TIM_PWM_Init+0x132>
 8007688:	f240 5136 	movw	r1, #1334	@ 0x536
 800768c:	4838      	ldr	r0, [pc, #224]	@ (8007770 <HAL_TIM_PWM_Init+0x210>)
 800768e:	f7fa fec3 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	699b      	ldr	r3, [r3, #24]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d008      	beq.n	80076ac <HAL_TIM_PWM_Init+0x14c>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	2b80      	cmp	r3, #128	@ 0x80
 80076a0:	d004      	beq.n	80076ac <HAL_TIM_PWM_Init+0x14c>
 80076a2:	f240 5137 	movw	r1, #1335	@ 0x537
 80076a6:	4832      	ldr	r0, [pc, #200]	@ (8007770 <HAL_TIM_PWM_Init+0x210>)
 80076a8:	f7fa feb6 	bl	8002418 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d106      	bne.n	80076c6 <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80076c0:	6878      	ldr	r0, [r7, #4]
 80076c2:	f000 f857 	bl	8007774 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2202      	movs	r2, #2
 80076ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	3304      	adds	r3, #4
 80076d6:	4619      	mov	r1, r3
 80076d8:	4610      	mov	r0, r2
 80076da:	f001 fb1d 	bl	8008d18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2201      	movs	r2, #1
 80076e2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2201      	movs	r2, #1
 80076ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2201      	movs	r2, #1
 80076f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2201      	movs	r2, #1
 80076fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2201      	movs	r2, #1
 8007702:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2201      	movs	r2, #1
 800770a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2201      	movs	r2, #1
 8007712:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2201      	movs	r2, #1
 800771a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2201      	movs	r2, #1
 8007722:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2201      	movs	r2, #1
 800772a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2201      	movs	r2, #1
 8007732:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2201      	movs	r2, #1
 800773a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800773e:	2300      	movs	r3, #0
}
 8007740:	4618      	mov	r0, r3
 8007742:	3708      	adds	r7, #8
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}
 8007748:	40012c00 	.word	0x40012c00
 800774c:	40000400 	.word	0x40000400
 8007750:	40000800 	.word	0x40000800
 8007754:	40000c00 	.word	0x40000c00
 8007758:	40001000 	.word	0x40001000
 800775c:	40001400 	.word	0x40001400
 8007760:	40013400 	.word	0x40013400
 8007764:	40014000 	.word	0x40014000
 8007768:	40014400 	.word	0x40014400
 800776c:	40014800 	.word	0x40014800
 8007770:	0800c40c 	.word	0x0800c40c

08007774 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800777c:	bf00      	nop
 800777e:	370c      	adds	r7, #12
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4a85      	ldr	r2, [pc, #532]	@ (80079ac <HAL_TIM_PWM_Start+0x224>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d115      	bne.n	80077c8 <HAL_TIM_PWM_Start+0x40>
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	f000 808d 	beq.w	80078be <HAL_TIM_PWM_Start+0x136>
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	2b04      	cmp	r3, #4
 80077a8:	f000 8089 	beq.w	80078be <HAL_TIM_PWM_Start+0x136>
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	2b08      	cmp	r3, #8
 80077b0:	f000 8085 	beq.w	80078be <HAL_TIM_PWM_Start+0x136>
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	2b0c      	cmp	r3, #12
 80077b8:	f000 8081 	beq.w	80078be <HAL_TIM_PWM_Start+0x136>
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	2b10      	cmp	r3, #16
 80077c0:	d07d      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	2b14      	cmp	r3, #20
 80077c6:	d07a      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077d0:	d10b      	bne.n	80077ea <HAL_TIM_PWM_Start+0x62>
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d072      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	2b04      	cmp	r3, #4
 80077dc:	d06f      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	2b08      	cmp	r3, #8
 80077e2:	d06c      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	2b0c      	cmp	r3, #12
 80077e8:	d069      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a70      	ldr	r2, [pc, #448]	@ (80079b0 <HAL_TIM_PWM_Start+0x228>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d10b      	bne.n	800780c <HAL_TIM_PWM_Start+0x84>
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d061      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	2b04      	cmp	r3, #4
 80077fe:	d05e      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	2b08      	cmp	r3, #8
 8007804:	d05b      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	2b0c      	cmp	r3, #12
 800780a:	d058      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4a68      	ldr	r2, [pc, #416]	@ (80079b4 <HAL_TIM_PWM_Start+0x22c>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d10b      	bne.n	800782e <HAL_TIM_PWM_Start+0xa6>
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d050      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	2b04      	cmp	r3, #4
 8007820:	d04d      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	2b08      	cmp	r3, #8
 8007826:	d04a      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	2b0c      	cmp	r3, #12
 800782c:	d047      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a61      	ldr	r2, [pc, #388]	@ (80079b8 <HAL_TIM_PWM_Start+0x230>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d10b      	bne.n	8007850 <HAL_TIM_PWM_Start+0xc8>
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d03f      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	2b04      	cmp	r3, #4
 8007842:	d03c      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	2b08      	cmp	r3, #8
 8007848:	d039      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	2b0c      	cmp	r3, #12
 800784e:	d036      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a59      	ldr	r2, [pc, #356]	@ (80079bc <HAL_TIM_PWM_Start+0x234>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d111      	bne.n	800787e <HAL_TIM_PWM_Start+0xf6>
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d02e      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	2b04      	cmp	r3, #4
 8007864:	d02b      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	2b08      	cmp	r3, #8
 800786a:	d028      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	2b0c      	cmp	r3, #12
 8007870:	d025      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	2b10      	cmp	r3, #16
 8007876:	d022      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	2b14      	cmp	r3, #20
 800787c:	d01f      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a4f      	ldr	r2, [pc, #316]	@ (80079c0 <HAL_TIM_PWM_Start+0x238>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d105      	bne.n	8007894 <HAL_TIM_PWM_Start+0x10c>
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d017      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	2b04      	cmp	r3, #4
 8007892:	d014      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a4a      	ldr	r2, [pc, #296]	@ (80079c4 <HAL_TIM_PWM_Start+0x23c>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d102      	bne.n	80078a4 <HAL_TIM_PWM_Start+0x11c>
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d00c      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a47      	ldr	r2, [pc, #284]	@ (80079c8 <HAL_TIM_PWM_Start+0x240>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d102      	bne.n	80078b4 <HAL_TIM_PWM_Start+0x12c>
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d004      	beq.n	80078be <HAL_TIM_PWM_Start+0x136>
 80078b4:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 80078b8:	4844      	ldr	r0, [pc, #272]	@ (80079cc <HAL_TIM_PWM_Start+0x244>)
 80078ba:	f7fa fdad 	bl	8002418 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d109      	bne.n	80078d8 <HAL_TIM_PWM_Start+0x150>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	bf14      	ite	ne
 80078d0:	2301      	movne	r3, #1
 80078d2:	2300      	moveq	r3, #0
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	e03c      	b.n	8007952 <HAL_TIM_PWM_Start+0x1ca>
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	2b04      	cmp	r3, #4
 80078dc:	d109      	bne.n	80078f2 <HAL_TIM_PWM_Start+0x16a>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	bf14      	ite	ne
 80078ea:	2301      	movne	r3, #1
 80078ec:	2300      	moveq	r3, #0
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	e02f      	b.n	8007952 <HAL_TIM_PWM_Start+0x1ca>
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	2b08      	cmp	r3, #8
 80078f6:	d109      	bne.n	800790c <HAL_TIM_PWM_Start+0x184>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	2b01      	cmp	r3, #1
 8007902:	bf14      	ite	ne
 8007904:	2301      	movne	r3, #1
 8007906:	2300      	moveq	r3, #0
 8007908:	b2db      	uxtb	r3, r3
 800790a:	e022      	b.n	8007952 <HAL_TIM_PWM_Start+0x1ca>
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	2b0c      	cmp	r3, #12
 8007910:	d109      	bne.n	8007926 <HAL_TIM_PWM_Start+0x19e>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007918:	b2db      	uxtb	r3, r3
 800791a:	2b01      	cmp	r3, #1
 800791c:	bf14      	ite	ne
 800791e:	2301      	movne	r3, #1
 8007920:	2300      	moveq	r3, #0
 8007922:	b2db      	uxtb	r3, r3
 8007924:	e015      	b.n	8007952 <HAL_TIM_PWM_Start+0x1ca>
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	2b10      	cmp	r3, #16
 800792a:	d109      	bne.n	8007940 <HAL_TIM_PWM_Start+0x1b8>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007932:	b2db      	uxtb	r3, r3
 8007934:	2b01      	cmp	r3, #1
 8007936:	bf14      	ite	ne
 8007938:	2301      	movne	r3, #1
 800793a:	2300      	moveq	r3, #0
 800793c:	b2db      	uxtb	r3, r3
 800793e:	e008      	b.n	8007952 <HAL_TIM_PWM_Start+0x1ca>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007946:	b2db      	uxtb	r3, r3
 8007948:	2b01      	cmp	r3, #1
 800794a:	bf14      	ite	ne
 800794c:	2301      	movne	r3, #1
 800794e:	2300      	moveq	r3, #0
 8007950:	b2db      	uxtb	r3, r3
 8007952:	2b00      	cmp	r3, #0
 8007954:	d001      	beq.n	800795a <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 8007956:	2301      	movs	r3, #1
 8007958:	e0af      	b.n	8007aba <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d104      	bne.n	800796a <HAL_TIM_PWM_Start+0x1e2>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2202      	movs	r2, #2
 8007964:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007968:	e036      	b.n	80079d8 <HAL_TIM_PWM_Start+0x250>
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	2b04      	cmp	r3, #4
 800796e:	d104      	bne.n	800797a <HAL_TIM_PWM_Start+0x1f2>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2202      	movs	r2, #2
 8007974:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007978:	e02e      	b.n	80079d8 <HAL_TIM_PWM_Start+0x250>
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	2b08      	cmp	r3, #8
 800797e:	d104      	bne.n	800798a <HAL_TIM_PWM_Start+0x202>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2202      	movs	r2, #2
 8007984:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007988:	e026      	b.n	80079d8 <HAL_TIM_PWM_Start+0x250>
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2b0c      	cmp	r3, #12
 800798e:	d104      	bne.n	800799a <HAL_TIM_PWM_Start+0x212>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2202      	movs	r2, #2
 8007994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007998:	e01e      	b.n	80079d8 <HAL_TIM_PWM_Start+0x250>
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	2b10      	cmp	r3, #16
 800799e:	d117      	bne.n	80079d0 <HAL_TIM_PWM_Start+0x248>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2202      	movs	r2, #2
 80079a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079a8:	e016      	b.n	80079d8 <HAL_TIM_PWM_Start+0x250>
 80079aa:	bf00      	nop
 80079ac:	40012c00 	.word	0x40012c00
 80079b0:	40000400 	.word	0x40000400
 80079b4:	40000800 	.word	0x40000800
 80079b8:	40000c00 	.word	0x40000c00
 80079bc:	40013400 	.word	0x40013400
 80079c0:	40014000 	.word	0x40014000
 80079c4:	40014400 	.word	0x40014400
 80079c8:	40014800 	.word	0x40014800
 80079cc:	0800c40c 	.word	0x0800c40c
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2202      	movs	r2, #2
 80079d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	2201      	movs	r2, #1
 80079de:	6839      	ldr	r1, [r7, #0]
 80079e0:	4618      	mov	r0, r3
 80079e2:	f001 fe39 	bl	8009658 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a36      	ldr	r2, [pc, #216]	@ (8007ac4 <HAL_TIM_PWM_Start+0x33c>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d013      	beq.n	8007a18 <HAL_TIM_PWM_Start+0x290>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a34      	ldr	r2, [pc, #208]	@ (8007ac8 <HAL_TIM_PWM_Start+0x340>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d00e      	beq.n	8007a18 <HAL_TIM_PWM_Start+0x290>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a33      	ldr	r2, [pc, #204]	@ (8007acc <HAL_TIM_PWM_Start+0x344>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d009      	beq.n	8007a18 <HAL_TIM_PWM_Start+0x290>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a31      	ldr	r2, [pc, #196]	@ (8007ad0 <HAL_TIM_PWM_Start+0x348>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d004      	beq.n	8007a18 <HAL_TIM_PWM_Start+0x290>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a30      	ldr	r2, [pc, #192]	@ (8007ad4 <HAL_TIM_PWM_Start+0x34c>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d101      	bne.n	8007a1c <HAL_TIM_PWM_Start+0x294>
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e000      	b.n	8007a1e <HAL_TIM_PWM_Start+0x296>
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d007      	beq.n	8007a32 <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007a30:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a23      	ldr	r2, [pc, #140]	@ (8007ac4 <HAL_TIM_PWM_Start+0x33c>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d01d      	beq.n	8007a78 <HAL_TIM_PWM_Start+0x2f0>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a44:	d018      	beq.n	8007a78 <HAL_TIM_PWM_Start+0x2f0>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a23      	ldr	r2, [pc, #140]	@ (8007ad8 <HAL_TIM_PWM_Start+0x350>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d013      	beq.n	8007a78 <HAL_TIM_PWM_Start+0x2f0>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a21      	ldr	r2, [pc, #132]	@ (8007adc <HAL_TIM_PWM_Start+0x354>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d00e      	beq.n	8007a78 <HAL_TIM_PWM_Start+0x2f0>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a20      	ldr	r2, [pc, #128]	@ (8007ae0 <HAL_TIM_PWM_Start+0x358>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d009      	beq.n	8007a78 <HAL_TIM_PWM_Start+0x2f0>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a17      	ldr	r2, [pc, #92]	@ (8007ac8 <HAL_TIM_PWM_Start+0x340>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d004      	beq.n	8007a78 <HAL_TIM_PWM_Start+0x2f0>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a16      	ldr	r2, [pc, #88]	@ (8007acc <HAL_TIM_PWM_Start+0x344>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d115      	bne.n	8007aa4 <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	689a      	ldr	r2, [r3, #8]
 8007a7e:	4b19      	ldr	r3, [pc, #100]	@ (8007ae4 <HAL_TIM_PWM_Start+0x35c>)
 8007a80:	4013      	ands	r3, r2
 8007a82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2b06      	cmp	r3, #6
 8007a88:	d015      	beq.n	8007ab6 <HAL_TIM_PWM_Start+0x32e>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a90:	d011      	beq.n	8007ab6 <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	681a      	ldr	r2, [r3, #0]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f042 0201 	orr.w	r2, r2, #1
 8007aa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007aa2:	e008      	b.n	8007ab6 <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f042 0201 	orr.w	r2, r2, #1
 8007ab2:	601a      	str	r2, [r3, #0]
 8007ab4:	e000      	b.n	8007ab8 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ab6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3710      	adds	r7, #16
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	40012c00 	.word	0x40012c00
 8007ac8:	40013400 	.word	0x40013400
 8007acc:	40014000 	.word	0x40014000
 8007ad0:	40014400 	.word	0x40014400
 8007ad4:	40014800 	.word	0x40014800
 8007ad8:	40000400 	.word	0x40000400
 8007adc:	40000800 	.word	0x40000800
 8007ae0:	40000c00 	.word	0x40000c00
 8007ae4:	00010007 	.word	0x00010007

08007ae8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b086      	sub	sp, #24
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d101      	bne.n	8007afc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	e1b0      	b.n	8007e5e <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a7f      	ldr	r2, [pc, #508]	@ (8007d00 <HAL_TIM_Encoder_Init+0x218>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d01d      	beq.n	8007b42 <HAL_TIM_Encoder_Init+0x5a>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b0e:	d018      	beq.n	8007b42 <HAL_TIM_Encoder_Init+0x5a>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a7b      	ldr	r2, [pc, #492]	@ (8007d04 <HAL_TIM_Encoder_Init+0x21c>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d013      	beq.n	8007b42 <HAL_TIM_Encoder_Init+0x5a>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a7a      	ldr	r2, [pc, #488]	@ (8007d08 <HAL_TIM_Encoder_Init+0x220>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d00e      	beq.n	8007b42 <HAL_TIM_Encoder_Init+0x5a>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a78      	ldr	r2, [pc, #480]	@ (8007d0c <HAL_TIM_Encoder_Init+0x224>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d009      	beq.n	8007b42 <HAL_TIM_Encoder_Init+0x5a>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a77      	ldr	r2, [pc, #476]	@ (8007d10 <HAL_TIM_Encoder_Init+0x228>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d004      	beq.n	8007b42 <HAL_TIM_Encoder_Init+0x5a>
 8007b38:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 8007b3c:	4875      	ldr	r0, [pc, #468]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007b3e:	f7fa fc6b 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d014      	beq.n	8007b74 <HAL_TIM_Encoder_Init+0x8c>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	2b10      	cmp	r3, #16
 8007b50:	d010      	beq.n	8007b74 <HAL_TIM_Encoder_Init+0x8c>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	2b20      	cmp	r3, #32
 8007b58:	d00c      	beq.n	8007b74 <HAL_TIM_Encoder_Init+0x8c>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	2b40      	cmp	r3, #64	@ 0x40
 8007b60:	d008      	beq.n	8007b74 <HAL_TIM_Encoder_Init+0x8c>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	2b60      	cmp	r3, #96	@ 0x60
 8007b68:	d004      	beq.n	8007b74 <HAL_TIM_Encoder_Init+0x8c>
 8007b6a:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 8007b6e:	4869      	ldr	r0, [pc, #420]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007b70:	f7fa fc52 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d00e      	beq.n	8007b9a <HAL_TIM_Encoder_Init+0xb2>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	691b      	ldr	r3, [r3, #16]
 8007b80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b84:	d009      	beq.n	8007b9a <HAL_TIM_Encoder_Init+0xb2>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b8e:	d004      	beq.n	8007b9a <HAL_TIM_Encoder_Init+0xb2>
 8007b90:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 8007b94:	485f      	ldr	r0, [pc, #380]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007b96:	f7fa fc3f 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	699b      	ldr	r3, [r3, #24]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d008      	beq.n	8007bb4 <HAL_TIM_Encoder_Init+0xcc>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	699b      	ldr	r3, [r3, #24]
 8007ba6:	2b80      	cmp	r3, #128	@ 0x80
 8007ba8:	d004      	beq.n	8007bb4 <HAL_TIM_Encoder_Init+0xcc>
 8007baa:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 8007bae:	4859      	ldr	r0, [pc, #356]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007bb0:	f7fa fc32 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d00c      	beq.n	8007bd6 <HAL_TIM_Encoder_Init+0xee>
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	d008      	beq.n	8007bd6 <HAL_TIM_Encoder_Init+0xee>
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2b03      	cmp	r3, #3
 8007bca:	d004      	beq.n	8007bd6 <HAL_TIM_Encoder_Init+0xee>
 8007bcc:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 8007bd0:	4850      	ldr	r0, [pc, #320]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007bd2:	f7fa fc21 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	2b01      	cmp	r3, #1
 8007bdc:	d00c      	beq.n	8007bf8 <HAL_TIM_Encoder_Init+0x110>
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	2b02      	cmp	r3, #2
 8007be4:	d008      	beq.n	8007bf8 <HAL_TIM_Encoder_Init+0x110>
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	2b03      	cmp	r3, #3
 8007bec:	d004      	beq.n	8007bf8 <HAL_TIM_Encoder_Init+0x110>
 8007bee:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 8007bf2:	4848      	ldr	r0, [pc, #288]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007bf4:	f7fa fc10 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	699b      	ldr	r3, [r3, #24]
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d00c      	beq.n	8007c1a <HAL_TIM_Encoder_Init+0x132>
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	699b      	ldr	r3, [r3, #24]
 8007c04:	2b02      	cmp	r3, #2
 8007c06:	d008      	beq.n	8007c1a <HAL_TIM_Encoder_Init+0x132>
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	2b03      	cmp	r3, #3
 8007c0e:	d004      	beq.n	8007c1a <HAL_TIM_Encoder_Init+0x132>
 8007c10:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 8007c14:	483f      	ldr	r0, [pc, #252]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007c16:	f7fa fbff 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d008      	beq.n	8007c34 <HAL_TIM_Encoder_Init+0x14c>
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	d004      	beq.n	8007c34 <HAL_TIM_Encoder_Init+0x14c>
 8007c2a:	f640 31ea 	movw	r1, #3050	@ 0xbea
 8007c2e:	4839      	ldr	r0, [pc, #228]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007c30:	f7fa fbf2 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	695b      	ldr	r3, [r3, #20]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d008      	beq.n	8007c4e <HAL_TIM_Encoder_Init+0x166>
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	695b      	ldr	r3, [r3, #20]
 8007c40:	2b02      	cmp	r3, #2
 8007c42:	d004      	beq.n	8007c4e <HAL_TIM_Encoder_Init+0x166>
 8007c44:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 8007c48:	4832      	ldr	r0, [pc, #200]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007c4a:	f7fa fbe5 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d010      	beq.n	8007c78 <HAL_TIM_Encoder_Init+0x190>
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	2b04      	cmp	r3, #4
 8007c5c:	d00c      	beq.n	8007c78 <HAL_TIM_Encoder_Init+0x190>
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	2b08      	cmp	r3, #8
 8007c64:	d008      	beq.n	8007c78 <HAL_TIM_Encoder_Init+0x190>
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	2b0c      	cmp	r3, #12
 8007c6c:	d004      	beq.n	8007c78 <HAL_TIM_Encoder_Init+0x190>
 8007c6e:	f640 31ec 	movw	r1, #3052	@ 0xbec
 8007c72:	4828      	ldr	r0, [pc, #160]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007c74:	f7fa fbd0 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	69db      	ldr	r3, [r3, #28]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d010      	beq.n	8007ca2 <HAL_TIM_Encoder_Init+0x1ba>
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	69db      	ldr	r3, [r3, #28]
 8007c84:	2b04      	cmp	r3, #4
 8007c86:	d00c      	beq.n	8007ca2 <HAL_TIM_Encoder_Init+0x1ba>
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	69db      	ldr	r3, [r3, #28]
 8007c8c:	2b08      	cmp	r3, #8
 8007c8e:	d008      	beq.n	8007ca2 <HAL_TIM_Encoder_Init+0x1ba>
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	69db      	ldr	r3, [r3, #28]
 8007c94:	2b0c      	cmp	r3, #12
 8007c96:	d004      	beq.n	8007ca2 <HAL_TIM_Encoder_Init+0x1ba>
 8007c98:	f640 31ed 	movw	r1, #3053	@ 0xbed
 8007c9c:	481d      	ldr	r0, [pc, #116]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007c9e:	f7fa fbbb 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	691b      	ldr	r3, [r3, #16]
 8007ca6:	2b0f      	cmp	r3, #15
 8007ca8:	d904      	bls.n	8007cb4 <HAL_TIM_Encoder_Init+0x1cc>
 8007caa:	f640 31ee 	movw	r1, #3054	@ 0xbee
 8007cae:	4819      	ldr	r0, [pc, #100]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007cb0:	f7fa fbb2 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	6a1b      	ldr	r3, [r3, #32]
 8007cb8:	2b0f      	cmp	r3, #15
 8007cba:	d904      	bls.n	8007cc6 <HAL_TIM_Encoder_Init+0x1de>
 8007cbc:	f640 31ef 	movw	r1, #3055	@ 0xbef
 8007cc0:	4814      	ldr	r0, [pc, #80]	@ (8007d14 <HAL_TIM_Encoder_Init+0x22c>)
 8007cc2:	f7fa fba9 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cce:	d004      	beq.n	8007cda <HAL_TIM_Encoder_Init+0x1f2>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a0d      	ldr	r2, [pc, #52]	@ (8007d0c <HAL_TIM_Encoder_Init+0x224>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d107      	bne.n	8007cea <HAL_TIM_Encoder_Init+0x202>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	68db      	ldr	r3, [r3, #12]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	bf14      	ite	ne
 8007ce2:	2301      	movne	r3, #1
 8007ce4:	2300      	moveq	r3, #0
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	e01a      	b.n	8007d20 <HAL_TIM_Encoder_Init+0x238>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d012      	beq.n	8007d18 <HAL_TIM_Encoder_Init+0x230>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cfa:	d20d      	bcs.n	8007d18 <HAL_TIM_Encoder_Init+0x230>
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e00c      	b.n	8007d1a <HAL_TIM_Encoder_Init+0x232>
 8007d00:	40012c00 	.word	0x40012c00
 8007d04:	40000400 	.word	0x40000400
 8007d08:	40000800 	.word	0x40000800
 8007d0c:	40000c00 	.word	0x40000c00
 8007d10:	40013400 	.word	0x40013400
 8007d14:	0800c40c 	.word	0x0800c40c
 8007d18:	2300      	movs	r3, #0
 8007d1a:	f003 0301 	and.w	r3, r3, #1
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d104      	bne.n	8007d2e <HAL_TIM_Encoder_Init+0x246>
 8007d24:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 8007d28:	484f      	ldr	r0, [pc, #316]	@ (8007e68 <HAL_TIM_Encoder_Init+0x380>)
 8007d2a:	f7fa fb75 	bl	8002418 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d34:	b2db      	uxtb	r3, r3
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d106      	bne.n	8007d48 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f7fa ff9c 	bl	8002c80 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	6812      	ldr	r2, [r2, #0]
 8007d5a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8007d5e:	f023 0307 	bic.w	r3, r3, #7
 8007d62:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	3304      	adds	r3, #4
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	4610      	mov	r0, r2
 8007d70:	f000 ffd2 	bl	8008d18 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	699b      	ldr	r3, [r3, #24]
 8007d82:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	6a1b      	ldr	r3, [r3, #32]
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	697a      	ldr	r2, [r7, #20]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d9c:	f023 0303 	bic.w	r3, r3, #3
 8007da0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	689a      	ldr	r2, [r3, #8]
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	699b      	ldr	r3, [r3, #24]
 8007daa:	021b      	lsls	r3, r3, #8
 8007dac:	4313      	orrs	r3, r2
 8007dae:	693a      	ldr	r2, [r7, #16]
 8007db0:	4313      	orrs	r3, r2
 8007db2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007dba:	f023 030c 	bic.w	r3, r3, #12
 8007dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007dc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007dca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	68da      	ldr	r2, [r3, #12]
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	69db      	ldr	r3, [r3, #28]
 8007dd4:	021b      	lsls	r3, r3, #8
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	693a      	ldr	r2, [r7, #16]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	691b      	ldr	r3, [r3, #16]
 8007de2:	011a      	lsls	r2, r3, #4
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	6a1b      	ldr	r3, [r3, #32]
 8007de8:	031b      	lsls	r3, r3, #12
 8007dea:	4313      	orrs	r3, r2
 8007dec:	693a      	ldr	r2, [r7, #16]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007df8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007e00:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	685a      	ldr	r2, [r3, #4]
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	695b      	ldr	r3, [r3, #20]
 8007e0a:	011b      	lsls	r3, r3, #4
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	4313      	orrs	r3, r2
 8007e12:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	693a      	ldr	r2, [r7, #16]
 8007e22:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68fa      	ldr	r2, [r7, #12]
 8007e2a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2201      	movs	r2, #1
 8007e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3718      	adds	r7, #24
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	0800c40c 	.word	0x0800c40c

08007e6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	68db      	ldr	r3, [r3, #12]
 8007e7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	691b      	ldr	r3, [r3, #16]
 8007e82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	f003 0302 	and.w	r3, r3, #2
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d020      	beq.n	8007ed0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f003 0302 	and.w	r3, r3, #2
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d01b      	beq.n	8007ed0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f06f 0202 	mvn.w	r2, #2
 8007ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	699b      	ldr	r3, [r3, #24]
 8007eae:	f003 0303 	and.w	r3, r3, #3
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d003      	beq.n	8007ebe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f000 ff10 	bl	8008cdc <HAL_TIM_IC_CaptureCallback>
 8007ebc:	e005      	b.n	8007eca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f000 ff02 	bl	8008cc8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f000 ff13 	bl	8008cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	f003 0304 	and.w	r3, r3, #4
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d020      	beq.n	8007f1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f003 0304 	and.w	r3, r3, #4
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d01b      	beq.n	8007f1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f06f 0204 	mvn.w	r2, #4
 8007eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2202      	movs	r2, #2
 8007ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	699b      	ldr	r3, [r3, #24]
 8007efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d003      	beq.n	8007f0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 feea 	bl	8008cdc <HAL_TIM_IC_CaptureCallback>
 8007f08:	e005      	b.n	8007f16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 fedc 	bl	8008cc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 feed 	bl	8008cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	f003 0308 	and.w	r3, r3, #8
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d020      	beq.n	8007f68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	f003 0308 	and.w	r3, r3, #8
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d01b      	beq.n	8007f68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f06f 0208 	mvn.w	r2, #8
 8007f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2204      	movs	r2, #4
 8007f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	69db      	ldr	r3, [r3, #28]
 8007f46:	f003 0303 	and.w	r3, r3, #3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d003      	beq.n	8007f56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 fec4 	bl	8008cdc <HAL_TIM_IC_CaptureCallback>
 8007f54:	e005      	b.n	8007f62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 feb6 	bl	8008cc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 fec7 	bl	8008cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2200      	movs	r2, #0
 8007f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	f003 0310 	and.w	r3, r3, #16
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d020      	beq.n	8007fb4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f003 0310 	and.w	r3, r3, #16
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d01b      	beq.n	8007fb4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f06f 0210 	mvn.w	r2, #16
 8007f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2208      	movs	r2, #8
 8007f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	69db      	ldr	r3, [r3, #28]
 8007f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 fe9e 	bl	8008cdc <HAL_TIM_IC_CaptureCallback>
 8007fa0:	e005      	b.n	8007fae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 fe90 	bl	8008cc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 fea1 	bl	8008cf0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	f003 0301 	and.w	r3, r3, #1
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d00c      	beq.n	8007fd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f003 0301 	and.w	r3, r3, #1
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d007      	beq.n	8007fd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f06f 0201 	mvn.w	r2, #1
 8007fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 fe6e 	bl	8008cb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d104      	bne.n	8007fec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00c      	beq.n	8008006 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d007      	beq.n	8008006 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007ffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f001 fe39 	bl	8009c78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800800c:	2b00      	cmp	r3, #0
 800800e:	d00c      	beq.n	800802a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008016:	2b00      	cmp	r3, #0
 8008018:	d007      	beq.n	800802a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008022:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f001 fe31 	bl	8009c8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008030:	2b00      	cmp	r3, #0
 8008032:	d00c      	beq.n	800804e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800803a:	2b00      	cmp	r3, #0
 800803c:	d007      	beq.n	800804e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 fe5b 	bl	8008d04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	f003 0320 	and.w	r3, r3, #32
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00c      	beq.n	8008072 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f003 0320 	and.w	r3, r3, #32
 800805e:	2b00      	cmp	r3, #0
 8008060:	d007      	beq.n	8008072 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f06f 0220 	mvn.w	r2, #32
 800806a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f001 fdf9 	bl	8009c64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008072:	bf00      	nop
 8008074:	3710      	adds	r7, #16
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
	...

0800807c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b086      	sub	sp, #24
 8008080:	af00      	add	r7, sp, #0
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008088:	2300      	movs	r3, #0
 800808a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d016      	beq.n	80080c0 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2b04      	cmp	r3, #4
 8008096:	d013      	beq.n	80080c0 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2b08      	cmp	r3, #8
 800809c:	d010      	beq.n	80080c0 <HAL_TIM_PWM_ConfigChannel+0x44>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2b0c      	cmp	r3, #12
 80080a2:	d00d      	beq.n	80080c0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2b10      	cmp	r3, #16
 80080a8:	d00a      	beq.n	80080c0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2b14      	cmp	r3, #20
 80080ae:	d007      	beq.n	80080c0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2b3c      	cmp	r3, #60	@ 0x3c
 80080b4:	d004      	beq.n	80080c0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80080b6:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 80080ba:	488b      	ldr	r0, [pc, #556]	@ (80082e8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80080bc:	f7fa f9ac 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	2b60      	cmp	r3, #96	@ 0x60
 80080c6:	d01c      	beq.n	8008102 <HAL_TIM_PWM_ConfigChannel+0x86>
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	2b70      	cmp	r3, #112	@ 0x70
 80080ce:	d018      	beq.n	8008102 <HAL_TIM_PWM_ConfigChannel+0x86>
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a85      	ldr	r2, [pc, #532]	@ (80082ec <HAL_TIM_PWM_ConfigChannel+0x270>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d013      	beq.n	8008102 <HAL_TIM_PWM_ConfigChannel+0x86>
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a84      	ldr	r2, [pc, #528]	@ (80082f0 <HAL_TIM_PWM_ConfigChannel+0x274>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d00e      	beq.n	8008102 <HAL_TIM_PWM_ConfigChannel+0x86>
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a82      	ldr	r2, [pc, #520]	@ (80082f4 <HAL_TIM_PWM_ConfigChannel+0x278>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d009      	beq.n	8008102 <HAL_TIM_PWM_ConfigChannel+0x86>
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a81      	ldr	r2, [pc, #516]	@ (80082f8 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d004      	beq.n	8008102 <HAL_TIM_PWM_ConfigChannel+0x86>
 80080f8:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 80080fc:	487a      	ldr	r0, [pc, #488]	@ (80082e8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80080fe:	f7fa f98b 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d008      	beq.n	800811c <HAL_TIM_PWM_ConfigChannel+0xa0>
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	2b02      	cmp	r3, #2
 8008110:	d004      	beq.n	800811c <HAL_TIM_PWM_ConfigChannel+0xa0>
 8008112:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 8008116:	4874      	ldr	r0, [pc, #464]	@ (80082e8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8008118:	f7fa f97e 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	691b      	ldr	r3, [r3, #16]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d008      	beq.n	8008136 <HAL_TIM_PWM_ConfigChannel+0xba>
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	691b      	ldr	r3, [r3, #16]
 8008128:	2b04      	cmp	r3, #4
 800812a:	d004      	beq.n	8008136 <HAL_TIM_PWM_ConfigChannel+0xba>
 800812c:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 8008130:	486d      	ldr	r0, [pc, #436]	@ (80082e8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8008132:	f7fa f971 	bl	8002418 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800813c:	2b01      	cmp	r3, #1
 800813e:	d101      	bne.n	8008144 <HAL_TIM_PWM_ConfigChannel+0xc8>
 8008140:	2302      	movs	r3, #2
 8008142:	e1d9      	b.n	80084f8 <HAL_TIM_PWM_ConfigChannel+0x47c>
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2201      	movs	r2, #1
 8008148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2b14      	cmp	r3, #20
 8008150:	f200 81ca 	bhi.w	80084e8 <HAL_TIM_PWM_ConfigChannel+0x46c>
 8008154:	a201      	add	r2, pc, #4	@ (adr r2, 800815c <HAL_TIM_PWM_ConfigChannel+0xe0>)
 8008156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800815a:	bf00      	nop
 800815c:	080081b1 	.word	0x080081b1
 8008160:	080084e9 	.word	0x080084e9
 8008164:	080084e9 	.word	0x080084e9
 8008168:	080084e9 	.word	0x080084e9
 800816c:	08008255 	.word	0x08008255
 8008170:	080084e9 	.word	0x080084e9
 8008174:	080084e9 	.word	0x080084e9
 8008178:	080084e9 	.word	0x080084e9
 800817c:	0800831d 	.word	0x0800831d
 8008180:	080084e9 	.word	0x080084e9
 8008184:	080084e9 	.word	0x080084e9
 8008188:	080084e9 	.word	0x080084e9
 800818c:	080083a3 	.word	0x080083a3
 8008190:	080084e9 	.word	0x080084e9
 8008194:	080084e9 	.word	0x080084e9
 8008198:	080084e9 	.word	0x080084e9
 800819c:	0800842b 	.word	0x0800842b
 80081a0:	080084e9 	.word	0x080084e9
 80081a4:	080084e9 	.word	0x080084e9
 80081a8:	080084e9 	.word	0x080084e9
 80081ac:	08008489 	.word	0x08008489
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a51      	ldr	r2, [pc, #324]	@ (80082fc <HAL_TIM_PWM_ConfigChannel+0x280>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d02c      	beq.n	8008214 <HAL_TIM_PWM_ConfigChannel+0x198>
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081c2:	d027      	beq.n	8008214 <HAL_TIM_PWM_ConfigChannel+0x198>
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a4d      	ldr	r2, [pc, #308]	@ (8008300 <HAL_TIM_PWM_ConfigChannel+0x284>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d022      	beq.n	8008214 <HAL_TIM_PWM_ConfigChannel+0x198>
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a4c      	ldr	r2, [pc, #304]	@ (8008304 <HAL_TIM_PWM_ConfigChannel+0x288>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d01d      	beq.n	8008214 <HAL_TIM_PWM_ConfigChannel+0x198>
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a4a      	ldr	r2, [pc, #296]	@ (8008308 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d018      	beq.n	8008214 <HAL_TIM_PWM_ConfigChannel+0x198>
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a49      	ldr	r2, [pc, #292]	@ (800830c <HAL_TIM_PWM_ConfigChannel+0x290>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d013      	beq.n	8008214 <HAL_TIM_PWM_ConfigChannel+0x198>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a47      	ldr	r2, [pc, #284]	@ (8008310 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d00e      	beq.n	8008214 <HAL_TIM_PWM_ConfigChannel+0x198>
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a46      	ldr	r2, [pc, #280]	@ (8008314 <HAL_TIM_PWM_ConfigChannel+0x298>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d009      	beq.n	8008214 <HAL_TIM_PWM_ConfigChannel+0x198>
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a44      	ldr	r2, [pc, #272]	@ (8008318 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d004      	beq.n	8008214 <HAL_TIM_PWM_ConfigChannel+0x198>
 800820a:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800820e:	4836      	ldr	r0, [pc, #216]	@ (80082e8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8008210:	f7fa f902 	bl	8002418 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68b9      	ldr	r1, [r7, #8]
 800821a:	4618      	mov	r0, r3
 800821c:	f000 fe22 	bl	8008e64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	699a      	ldr	r2, [r3, #24]
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f042 0208 	orr.w	r2, r2, #8
 800822e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	699a      	ldr	r2, [r3, #24]
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f022 0204 	bic.w	r2, r2, #4
 800823e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	6999      	ldr	r1, [r3, #24]
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	691a      	ldr	r2, [r3, #16]
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	430a      	orrs	r2, r1
 8008250:	619a      	str	r2, [r3, #24]
      break;
 8008252:	e14c      	b.n	80084ee <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a28      	ldr	r2, [pc, #160]	@ (80082fc <HAL_TIM_PWM_ConfigChannel+0x280>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d022      	beq.n	80082a4 <HAL_TIM_PWM_ConfigChannel+0x228>
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008266:	d01d      	beq.n	80082a4 <HAL_TIM_PWM_ConfigChannel+0x228>
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a24      	ldr	r2, [pc, #144]	@ (8008300 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d018      	beq.n	80082a4 <HAL_TIM_PWM_ConfigChannel+0x228>
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	4a23      	ldr	r2, [pc, #140]	@ (8008304 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d013      	beq.n	80082a4 <HAL_TIM_PWM_ConfigChannel+0x228>
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a21      	ldr	r2, [pc, #132]	@ (8008308 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d00e      	beq.n	80082a4 <HAL_TIM_PWM_ConfigChannel+0x228>
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a20      	ldr	r2, [pc, #128]	@ (800830c <HAL_TIM_PWM_ConfigChannel+0x290>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d009      	beq.n	80082a4 <HAL_TIM_PWM_ConfigChannel+0x228>
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a1e      	ldr	r2, [pc, #120]	@ (8008310 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d004      	beq.n	80082a4 <HAL_TIM_PWM_ConfigChannel+0x228>
 800829a:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800829e:	4812      	ldr	r0, [pc, #72]	@ (80082e8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80082a0:	f7fa f8ba 	bl	8002418 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	68b9      	ldr	r1, [r7, #8]
 80082aa:	4618      	mov	r0, r3
 80082ac:	f000 fe94 	bl	8008fd8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	699a      	ldr	r2, [r3, #24]
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	699a      	ldr	r2, [r3, #24]
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	6999      	ldr	r1, [r3, #24]
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	691b      	ldr	r3, [r3, #16]
 80082da:	021a      	lsls	r2, r3, #8
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	430a      	orrs	r2, r1
 80082e2:	619a      	str	r2, [r3, #24]
      break;
 80082e4:	e103      	b.n	80084ee <HAL_TIM_PWM_ConfigChannel+0x472>
 80082e6:	bf00      	nop
 80082e8:	0800c40c 	.word	0x0800c40c
 80082ec:	00010040 	.word	0x00010040
 80082f0:	00010050 	.word	0x00010050
 80082f4:	00010060 	.word	0x00010060
 80082f8:	00010070 	.word	0x00010070
 80082fc:	40012c00 	.word	0x40012c00
 8008300:	40000400 	.word	0x40000400
 8008304:	40000800 	.word	0x40000800
 8008308:	40000c00 	.word	0x40000c00
 800830c:	40013400 	.word	0x40013400
 8008310:	40014000 	.word	0x40014000
 8008314:	40014400 	.word	0x40014400
 8008318:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a77      	ldr	r2, [pc, #476]	@ (8008500 <HAL_TIM_PWM_ConfigChannel+0x484>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d01d      	beq.n	8008362 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800832e:	d018      	beq.n	8008362 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a73      	ldr	r2, [pc, #460]	@ (8008504 <HAL_TIM_PWM_ConfigChannel+0x488>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d013      	beq.n	8008362 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a72      	ldr	r2, [pc, #456]	@ (8008508 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d00e      	beq.n	8008362 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a70      	ldr	r2, [pc, #448]	@ (800850c <HAL_TIM_PWM_ConfigChannel+0x490>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d009      	beq.n	8008362 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a6f      	ldr	r2, [pc, #444]	@ (8008510 <HAL_TIM_PWM_ConfigChannel+0x494>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d004      	beq.n	8008362 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8008358:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800835c:	486d      	ldr	r0, [pc, #436]	@ (8008514 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800835e:	f7fa f85b 	bl	8002418 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	68b9      	ldr	r1, [r7, #8]
 8008368:	4618      	mov	r0, r3
 800836a:	f000 fee7 	bl	800913c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	69da      	ldr	r2, [r3, #28]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f042 0208 	orr.w	r2, r2, #8
 800837c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	69da      	ldr	r2, [r3, #28]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f022 0204 	bic.w	r2, r2, #4
 800838c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	69d9      	ldr	r1, [r3, #28]
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	691a      	ldr	r2, [r3, #16]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	430a      	orrs	r2, r1
 800839e:	61da      	str	r2, [r3, #28]
      break;
 80083a0:	e0a5      	b.n	80084ee <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4a56      	ldr	r2, [pc, #344]	@ (8008500 <HAL_TIM_PWM_ConfigChannel+0x484>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d01d      	beq.n	80083e8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083b4:	d018      	beq.n	80083e8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a52      	ldr	r2, [pc, #328]	@ (8008504 <HAL_TIM_PWM_ConfigChannel+0x488>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d013      	beq.n	80083e8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a50      	ldr	r2, [pc, #320]	@ (8008508 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d00e      	beq.n	80083e8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a4f      	ldr	r2, [pc, #316]	@ (800850c <HAL_TIM_PWM_ConfigChannel+0x490>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d009      	beq.n	80083e8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a4d      	ldr	r2, [pc, #308]	@ (8008510 <HAL_TIM_PWM_ConfigChannel+0x494>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d004      	beq.n	80083e8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80083de:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 80083e2:	484c      	ldr	r0, [pc, #304]	@ (8008514 <HAL_TIM_PWM_ConfigChannel+0x498>)
 80083e4:	f7fa f818 	bl	8002418 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	68b9      	ldr	r1, [r7, #8]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f000 ff56 	bl	80092a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	69da      	ldr	r2, [r3, #28]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008402:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	69da      	ldr	r2, [r3, #28]
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008412:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	69d9      	ldr	r1, [r3, #28]
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	691b      	ldr	r3, [r3, #16]
 800841e:	021a      	lsls	r2, r3, #8
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	430a      	orrs	r2, r1
 8008426:	61da      	str	r2, [r3, #28]
      break;
 8008428:	e061      	b.n	80084ee <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a34      	ldr	r2, [pc, #208]	@ (8008500 <HAL_TIM_PWM_ConfigChannel+0x484>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d009      	beq.n	8008448 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a35      	ldr	r2, [pc, #212]	@ (8008510 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d004      	beq.n	8008448 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800843e:	f241 1104 	movw	r1, #4356	@ 0x1104
 8008442:	4834      	ldr	r0, [pc, #208]	@ (8008514 <HAL_TIM_PWM_ConfigChannel+0x498>)
 8008444:	f7f9 ffe8 	bl	8002418 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	68b9      	ldr	r1, [r7, #8]
 800844e:	4618      	mov	r0, r3
 8008450:	f000 ff9e 	bl	8009390 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f042 0208 	orr.w	r2, r2, #8
 8008462:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f022 0204 	bic.w	r2, r2, #4
 8008472:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	691a      	ldr	r2, [r3, #16]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	430a      	orrs	r2, r1
 8008484:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008486:	e032      	b.n	80084ee <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a1c      	ldr	r2, [pc, #112]	@ (8008500 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d009      	beq.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x42a>
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a1e      	ldr	r2, [pc, #120]	@ (8008510 <HAL_TIM_PWM_ConfigChannel+0x494>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d004      	beq.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x42a>
 800849c:	f241 1115 	movw	r1, #4373	@ 0x1115
 80084a0:	481c      	ldr	r0, [pc, #112]	@ (8008514 <HAL_TIM_PWM_ConfigChannel+0x498>)
 80084a2:	f7f9 ffb9 	bl	8002418 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	68b9      	ldr	r1, [r7, #8]
 80084ac:	4618      	mov	r0, r3
 80084ae:	f000 ffd3 	bl	8009458 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084c0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084d0:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	021a      	lsls	r2, r3, #8
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	430a      	orrs	r2, r1
 80084e4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80084e6:	e002      	b.n	80084ee <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 80084e8:	2301      	movs	r3, #1
 80084ea:	75fb      	strb	r3, [r7, #23]
      break;
 80084ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80084f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3718      	adds	r7, #24
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	40012c00 	.word	0x40012c00
 8008504:	40000400 	.word	0x40000400
 8008508:	40000800 	.word	0x40000800
 800850c:	40000c00 	.word	0x40000c00
 8008510:	40013400 	.word	0x40013400
 8008514:	0800c40c 	.word	0x0800c40c

08008518 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b082      	sub	sp, #8
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a33      	ldr	r2, [pc, #204]	@ (80085f4 <HAL_TIM_GenerateEvent+0xdc>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d036      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008534:	d031      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a2f      	ldr	r2, [pc, #188]	@ (80085f8 <HAL_TIM_GenerateEvent+0xe0>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d02c      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a2d      	ldr	r2, [pc, #180]	@ (80085fc <HAL_TIM_GenerateEvent+0xe4>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d027      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a2c      	ldr	r2, [pc, #176]	@ (8008600 <HAL_TIM_GenerateEvent+0xe8>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d022      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a2a      	ldr	r2, [pc, #168]	@ (8008604 <HAL_TIM_GenerateEvent+0xec>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d01d      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a29      	ldr	r2, [pc, #164]	@ (8008608 <HAL_TIM_GenerateEvent+0xf0>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d018      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a27      	ldr	r2, [pc, #156]	@ (800860c <HAL_TIM_GenerateEvent+0xf4>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d013      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a26      	ldr	r2, [pc, #152]	@ (8008610 <HAL_TIM_GenerateEvent+0xf8>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d00e      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a24      	ldr	r2, [pc, #144]	@ (8008614 <HAL_TIM_GenerateEvent+0xfc>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d009      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a23      	ldr	r2, [pc, #140]	@ (8008618 <HAL_TIM_GenerateEvent+0x100>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d004      	beq.n	800859a <HAL_TIM_GenerateEvent+0x82>
 8008590:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 8008594:	4821      	ldr	r0, [pc, #132]	@ (800861c <HAL_TIM_GenerateEvent+0x104>)
 8008596:	f7f9 ff3f 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085a0:	d202      	bcs.n	80085a8 <HAL_TIM_GenerateEvent+0x90>
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d104      	bne.n	80085b2 <HAL_TIM_GenerateEvent+0x9a>
 80085a8:	f241 4181 	movw	r1, #5249	@ 0x1481
 80085ac:	481b      	ldr	r0, [pc, #108]	@ (800861c <HAL_TIM_GenerateEvent+0x104>)
 80085ae:	f7f9 ff33 	bl	8002418 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d101      	bne.n	80085c0 <HAL_TIM_GenerateEvent+0xa8>
 80085bc:	2302      	movs	r3, #2
 80085be:	e014      	b.n	80085ea <HAL_TIM_GenerateEvent+0xd2>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2202      	movs	r2, #2
 80085cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	683a      	ldr	r2, [r7, #0]
 80085d6:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2200      	movs	r2, #0
 80085e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3708      	adds	r7, #8
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
 80085f2:	bf00      	nop
 80085f4:	40012c00 	.word	0x40012c00
 80085f8:	40000400 	.word	0x40000400
 80085fc:	40000800 	.word	0x40000800
 8008600:	40000c00 	.word	0x40000c00
 8008604:	40001000 	.word	0x40001000
 8008608:	40001400 	.word	0x40001400
 800860c:	40013400 	.word	0x40013400
 8008610:	40014000 	.word	0x40014000
 8008614:	40014400 	.word	0x40014400
 8008618:	40014800 	.word	0x40014800
 800861c:	0800c40c 	.word	0x0800c40c

08008620 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800862a:	2300      	movs	r3, #0
 800862c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008634:	2b01      	cmp	r3, #1
 8008636:	d101      	bne.n	800863c <HAL_TIM_ConfigClockSource+0x1c>
 8008638:	2302      	movs	r3, #2
 800863a:	e329      	b.n	8008c90 <HAL_TIM_ConfigClockSource+0x670>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2201      	movs	r2, #1
 8008640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2202      	movs	r2, #2
 8008648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008654:	d029      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x8a>
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2b70      	cmp	r3, #112	@ 0x70
 800865c:	d025      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x8a>
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008666:	d020      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x8a>
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	2b40      	cmp	r3, #64	@ 0x40
 800866e:	d01c      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x8a>
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2b50      	cmp	r3, #80	@ 0x50
 8008676:	d018      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x8a>
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	2b60      	cmp	r3, #96	@ 0x60
 800867e:	d014      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x8a>
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d010      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x8a>
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	2b10      	cmp	r3, #16
 800868e:	d00c      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x8a>
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	2b20      	cmp	r3, #32
 8008696:	d008      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x8a>
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2b30      	cmp	r3, #48	@ 0x30
 800869e:	d004      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x8a>
 80086a0:	f241 5156 	movw	r1, #5462	@ 0x1556
 80086a4:	4888      	ldr	r0, [pc, #544]	@ (80088c8 <HAL_TIM_ConfigClockSource+0x2a8>)
 80086a6:	f7f9 feb7 	bl	8002418 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086b8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80086bc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086c4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	68ba      	ldr	r2, [r7, #8]
 80086cc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086d6:	f000 810d 	beq.w	80088f4 <HAL_TIM_ConfigClockSource+0x2d4>
 80086da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086de:	f200 82ca 	bhi.w	8008c76 <HAL_TIM_ConfigClockSource+0x656>
 80086e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086e6:	d02d      	beq.n	8008744 <HAL_TIM_ConfigClockSource+0x124>
 80086e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086ec:	f200 82c3 	bhi.w	8008c76 <HAL_TIM_ConfigClockSource+0x656>
 80086f0:	2b70      	cmp	r3, #112	@ 0x70
 80086f2:	d06f      	beq.n	80087d4 <HAL_TIM_ConfigClockSource+0x1b4>
 80086f4:	2b70      	cmp	r3, #112	@ 0x70
 80086f6:	f200 82be 	bhi.w	8008c76 <HAL_TIM_ConfigClockSource+0x656>
 80086fa:	2b60      	cmp	r3, #96	@ 0x60
 80086fc:	f000 81d4 	beq.w	8008aa8 <HAL_TIM_ConfigClockSource+0x488>
 8008700:	2b60      	cmp	r3, #96	@ 0x60
 8008702:	f200 82b8 	bhi.w	8008c76 <HAL_TIM_ConfigClockSource+0x656>
 8008706:	2b50      	cmp	r3, #80	@ 0x50
 8008708:	f000 8165 	beq.w	80089d6 <HAL_TIM_ConfigClockSource+0x3b6>
 800870c:	2b50      	cmp	r3, #80	@ 0x50
 800870e:	f200 82b2 	bhi.w	8008c76 <HAL_TIM_ConfigClockSource+0x656>
 8008712:	2b40      	cmp	r3, #64	@ 0x40
 8008714:	f000 8223 	beq.w	8008b5e <HAL_TIM_ConfigClockSource+0x53e>
 8008718:	2b40      	cmp	r3, #64	@ 0x40
 800871a:	f200 82ac 	bhi.w	8008c76 <HAL_TIM_ConfigClockSource+0x656>
 800871e:	2b30      	cmp	r3, #48	@ 0x30
 8008720:	f000 8278 	beq.w	8008c14 <HAL_TIM_ConfigClockSource+0x5f4>
 8008724:	2b30      	cmp	r3, #48	@ 0x30
 8008726:	f200 82a6 	bhi.w	8008c76 <HAL_TIM_ConfigClockSource+0x656>
 800872a:	2b20      	cmp	r3, #32
 800872c:	f000 8272 	beq.w	8008c14 <HAL_TIM_ConfigClockSource+0x5f4>
 8008730:	2b20      	cmp	r3, #32
 8008732:	f200 82a0 	bhi.w	8008c76 <HAL_TIM_ConfigClockSource+0x656>
 8008736:	2b00      	cmp	r3, #0
 8008738:	f000 826c 	beq.w	8008c14 <HAL_TIM_ConfigClockSource+0x5f4>
 800873c:	2b10      	cmp	r3, #16
 800873e:	f000 8269 	beq.w	8008c14 <HAL_TIM_ConfigClockSource+0x5f4>
 8008742:	e298      	b.n	8008c76 <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a60      	ldr	r2, [pc, #384]	@ (80088cc <HAL_TIM_ConfigClockSource+0x2ac>)
 800874a:	4293      	cmp	r3, r2
 800874c:	f000 8296 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008758:	f000 8290 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a5b      	ldr	r2, [pc, #364]	@ (80088d0 <HAL_TIM_ConfigClockSource+0x2b0>)
 8008762:	4293      	cmp	r3, r2
 8008764:	f000 828a 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a59      	ldr	r2, [pc, #356]	@ (80088d4 <HAL_TIM_ConfigClockSource+0x2b4>)
 800876e:	4293      	cmp	r3, r2
 8008770:	f000 8284 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a57      	ldr	r2, [pc, #348]	@ (80088d8 <HAL_TIM_ConfigClockSource+0x2b8>)
 800877a:	4293      	cmp	r3, r2
 800877c:	f000 827e 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a55      	ldr	r2, [pc, #340]	@ (80088dc <HAL_TIM_ConfigClockSource+0x2bc>)
 8008786:	4293      	cmp	r3, r2
 8008788:	f000 8278 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a53      	ldr	r2, [pc, #332]	@ (80088e0 <HAL_TIM_ConfigClockSource+0x2c0>)
 8008792:	4293      	cmp	r3, r2
 8008794:	f000 8272 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a51      	ldr	r2, [pc, #324]	@ (80088e4 <HAL_TIM_ConfigClockSource+0x2c4>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	f000 826c 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a4f      	ldr	r2, [pc, #316]	@ (80088e8 <HAL_TIM_ConfigClockSource+0x2c8>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	f000 8266 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a4d      	ldr	r2, [pc, #308]	@ (80088ec <HAL_TIM_ConfigClockSource+0x2cc>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	f000 8260 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4a4b      	ldr	r2, [pc, #300]	@ (80088f0 <HAL_TIM_ConfigClockSource+0x2d0>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	f000 825a 	beq.w	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
 80087c8:	f241 5162 	movw	r1, #5474	@ 0x1562
 80087cc:	483e      	ldr	r0, [pc, #248]	@ (80088c8 <HAL_TIM_ConfigClockSource+0x2a8>)
 80087ce:	f7f9 fe23 	bl	8002418 <assert_failed>
      break;
 80087d2:	e253      	b.n	8008c7c <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a3c      	ldr	r2, [pc, #240]	@ (80088cc <HAL_TIM_ConfigClockSource+0x2ac>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d022      	beq.n	8008824 <HAL_TIM_ConfigClockSource+0x204>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087e6:	d01d      	beq.n	8008824 <HAL_TIM_ConfigClockSource+0x204>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a38      	ldr	r2, [pc, #224]	@ (80088d0 <HAL_TIM_ConfigClockSource+0x2b0>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d018      	beq.n	8008824 <HAL_TIM_ConfigClockSource+0x204>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a37      	ldr	r2, [pc, #220]	@ (80088d4 <HAL_TIM_ConfigClockSource+0x2b4>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d013      	beq.n	8008824 <HAL_TIM_ConfigClockSource+0x204>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a35      	ldr	r2, [pc, #212]	@ (80088d8 <HAL_TIM_ConfigClockSource+0x2b8>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d00e      	beq.n	8008824 <HAL_TIM_ConfigClockSource+0x204>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a36      	ldr	r2, [pc, #216]	@ (80088e4 <HAL_TIM_ConfigClockSource+0x2c4>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d009      	beq.n	8008824 <HAL_TIM_ConfigClockSource+0x204>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a34      	ldr	r2, [pc, #208]	@ (80088e8 <HAL_TIM_ConfigClockSource+0x2c8>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d004      	beq.n	8008824 <HAL_TIM_ConfigClockSource+0x204>
 800881a:	f241 5169 	movw	r1, #5481	@ 0x1569
 800881e:	482a      	ldr	r0, [pc, #168]	@ (80088c8 <HAL_TIM_ConfigClockSource+0x2a8>)
 8008820:	f7f9 fdfa 	bl	8002418 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d013      	beq.n	8008854 <HAL_TIM_ConfigClockSource+0x234>
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008834:	d00e      	beq.n	8008854 <HAL_TIM_ConfigClockSource+0x234>
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	689b      	ldr	r3, [r3, #8]
 800883a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800883e:	d009      	beq.n	8008854 <HAL_TIM_ConfigClockSource+0x234>
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008848:	d004      	beq.n	8008854 <HAL_TIM_ConfigClockSource+0x234>
 800884a:	f241 516c 	movw	r1, #5484	@ 0x156c
 800884e:	481e      	ldr	r0, [pc, #120]	@ (80088c8 <HAL_TIM_ConfigClockSource+0x2a8>)
 8008850:	f7f9 fde2 	bl	8002418 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800885c:	d014      	beq.n	8008888 <HAL_TIM_ConfigClockSource+0x268>
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d010      	beq.n	8008888 <HAL_TIM_ConfigClockSource+0x268>
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d00c      	beq.n	8008888 <HAL_TIM_ConfigClockSource+0x268>
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	2b02      	cmp	r3, #2
 8008874:	d008      	beq.n	8008888 <HAL_TIM_ConfigClockSource+0x268>
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	2b0a      	cmp	r3, #10
 800887c:	d004      	beq.n	8008888 <HAL_TIM_ConfigClockSource+0x268>
 800887e:	f241 516d 	movw	r1, #5485	@ 0x156d
 8008882:	4811      	ldr	r0, [pc, #68]	@ (80088c8 <HAL_TIM_ConfigClockSource+0x2a8>)
 8008884:	f7f9 fdc8 	bl	8002418 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	68db      	ldr	r3, [r3, #12]
 800888c:	2b0f      	cmp	r3, #15
 800888e:	d904      	bls.n	800889a <HAL_TIM_ConfigClockSource+0x27a>
 8008890:	f241 516e 	movw	r1, #5486	@ 0x156e
 8008894:	480c      	ldr	r0, [pc, #48]	@ (80088c8 <HAL_TIM_ConfigClockSource+0x2a8>)
 8008896:	f7f9 fdbf 	bl	8002418 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80088aa:	f000 feb5 	bl	8009618 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	689b      	ldr	r3, [r3, #8]
 80088b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80088bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	68ba      	ldr	r2, [r7, #8]
 80088c4:	609a      	str	r2, [r3, #8]
      break;
 80088c6:	e1da      	b.n	8008c7e <HAL_TIM_ConfigClockSource+0x65e>
 80088c8:	0800c40c 	.word	0x0800c40c
 80088cc:	40012c00 	.word	0x40012c00
 80088d0:	40000400 	.word	0x40000400
 80088d4:	40000800 	.word	0x40000800
 80088d8:	40000c00 	.word	0x40000c00
 80088dc:	40001000 	.word	0x40001000
 80088e0:	40001400 	.word	0x40001400
 80088e4:	40013400 	.word	0x40013400
 80088e8:	40014000 	.word	0x40014000
 80088ec:	40014400 	.word	0x40014400
 80088f0:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a64      	ldr	r2, [pc, #400]	@ (8008a8c <HAL_TIM_ConfigClockSource+0x46c>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d01d      	beq.n	800893a <HAL_TIM_ConfigClockSource+0x31a>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008906:	d018      	beq.n	800893a <HAL_TIM_ConfigClockSource+0x31a>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a60      	ldr	r2, [pc, #384]	@ (8008a90 <HAL_TIM_ConfigClockSource+0x470>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d013      	beq.n	800893a <HAL_TIM_ConfigClockSource+0x31a>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4a5f      	ldr	r2, [pc, #380]	@ (8008a94 <HAL_TIM_ConfigClockSource+0x474>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d00e      	beq.n	800893a <HAL_TIM_ConfigClockSource+0x31a>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a5d      	ldr	r2, [pc, #372]	@ (8008a98 <HAL_TIM_ConfigClockSource+0x478>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d009      	beq.n	800893a <HAL_TIM_ConfigClockSource+0x31a>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a5c      	ldr	r2, [pc, #368]	@ (8008a9c <HAL_TIM_ConfigClockSource+0x47c>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d004      	beq.n	800893a <HAL_TIM_ConfigClockSource+0x31a>
 8008930:	f241 5181 	movw	r1, #5505	@ 0x1581
 8008934:	485a      	ldr	r0, [pc, #360]	@ (8008aa0 <HAL_TIM_ConfigClockSource+0x480>)
 8008936:	f7f9 fd6f 	bl	8002418 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d013      	beq.n	800896a <HAL_TIM_ConfigClockSource+0x34a>
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800894a:	d00e      	beq.n	800896a <HAL_TIM_ConfigClockSource+0x34a>
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008954:	d009      	beq.n	800896a <HAL_TIM_ConfigClockSource+0x34a>
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800895e:	d004      	beq.n	800896a <HAL_TIM_ConfigClockSource+0x34a>
 8008960:	f241 5184 	movw	r1, #5508	@ 0x1584
 8008964:	484e      	ldr	r0, [pc, #312]	@ (8008aa0 <HAL_TIM_ConfigClockSource+0x480>)
 8008966:	f7f9 fd57 	bl	8002418 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008972:	d014      	beq.n	800899e <HAL_TIM_ConfigClockSource+0x37e>
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d010      	beq.n	800899e <HAL_TIM_ConfigClockSource+0x37e>
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	685b      	ldr	r3, [r3, #4]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d00c      	beq.n	800899e <HAL_TIM_ConfigClockSource+0x37e>
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	2b02      	cmp	r3, #2
 800898a:	d008      	beq.n	800899e <HAL_TIM_ConfigClockSource+0x37e>
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	2b0a      	cmp	r3, #10
 8008992:	d004      	beq.n	800899e <HAL_TIM_ConfigClockSource+0x37e>
 8008994:	f241 5185 	movw	r1, #5509	@ 0x1585
 8008998:	4841      	ldr	r0, [pc, #260]	@ (8008aa0 <HAL_TIM_ConfigClockSource+0x480>)
 800899a:	f7f9 fd3d 	bl	8002418 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	2b0f      	cmp	r3, #15
 80089a4:	d904      	bls.n	80089b0 <HAL_TIM_ConfigClockSource+0x390>
 80089a6:	f241 5186 	movw	r1, #5510	@ 0x1586
 80089aa:	483d      	ldr	r0, [pc, #244]	@ (8008aa0 <HAL_TIM_ConfigClockSource+0x480>)
 80089ac:	f7f9 fd34 	bl	8002418 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80089c0:	f000 fe2a 	bl	8009618 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	689a      	ldr	r2, [r3, #8]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80089d2:	609a      	str	r2, [r3, #8]
      break;
 80089d4:	e153      	b.n	8008c7e <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a2c      	ldr	r2, [pc, #176]	@ (8008a8c <HAL_TIM_ConfigClockSource+0x46c>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d022      	beq.n	8008a26 <HAL_TIM_ConfigClockSource+0x406>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089e8:	d01d      	beq.n	8008a26 <HAL_TIM_ConfigClockSource+0x406>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a28      	ldr	r2, [pc, #160]	@ (8008a90 <HAL_TIM_ConfigClockSource+0x470>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d018      	beq.n	8008a26 <HAL_TIM_ConfigClockSource+0x406>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a26      	ldr	r2, [pc, #152]	@ (8008a94 <HAL_TIM_ConfigClockSource+0x474>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d013      	beq.n	8008a26 <HAL_TIM_ConfigClockSource+0x406>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a25      	ldr	r2, [pc, #148]	@ (8008a98 <HAL_TIM_ConfigClockSource+0x478>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d00e      	beq.n	8008a26 <HAL_TIM_ConfigClockSource+0x406>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a23      	ldr	r2, [pc, #140]	@ (8008a9c <HAL_TIM_ConfigClockSource+0x47c>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d009      	beq.n	8008a26 <HAL_TIM_ConfigClockSource+0x406>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a23      	ldr	r2, [pc, #140]	@ (8008aa4 <HAL_TIM_ConfigClockSource+0x484>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d004      	beq.n	8008a26 <HAL_TIM_ConfigClockSource+0x406>
 8008a1c:	f241 5195 	movw	r1, #5525	@ 0x1595
 8008a20:	481f      	ldr	r0, [pc, #124]	@ (8008aa0 <HAL_TIM_ConfigClockSource+0x480>)
 8008a22:	f7f9 fcf9 	bl	8002418 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a2e:	d014      	beq.n	8008a5a <HAL_TIM_ConfigClockSource+0x43a>
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d010      	beq.n	8008a5a <HAL_TIM_ConfigClockSource+0x43a>
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d00c      	beq.n	8008a5a <HAL_TIM_ConfigClockSource+0x43a>
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	2b02      	cmp	r3, #2
 8008a46:	d008      	beq.n	8008a5a <HAL_TIM_ConfigClockSource+0x43a>
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	2b0a      	cmp	r3, #10
 8008a4e:	d004      	beq.n	8008a5a <HAL_TIM_ConfigClockSource+0x43a>
 8008a50:	f241 5198 	movw	r1, #5528	@ 0x1598
 8008a54:	4812      	ldr	r0, [pc, #72]	@ (8008aa0 <HAL_TIM_ConfigClockSource+0x480>)
 8008a56:	f7f9 fcdf 	bl	8002418 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	68db      	ldr	r3, [r3, #12]
 8008a5e:	2b0f      	cmp	r3, #15
 8008a60:	d904      	bls.n	8008a6c <HAL_TIM_ConfigClockSource+0x44c>
 8008a62:	f241 5199 	movw	r1, #5529	@ 0x1599
 8008a66:	480e      	ldr	r0, [pc, #56]	@ (8008aa0 <HAL_TIM_ConfigClockSource+0x480>)
 8008a68:	f7f9 fcd6 	bl	8002418 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a78:	461a      	mov	r2, r3
 8008a7a:	f000 fd53 	bl	8009524 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	2150      	movs	r1, #80	@ 0x50
 8008a84:	4618      	mov	r0, r3
 8008a86:	f000 fdac 	bl	80095e2 <TIM_ITRx_SetConfig>
      break;
 8008a8a:	e0f8      	b.n	8008c7e <HAL_TIM_ConfigClockSource+0x65e>
 8008a8c:	40012c00 	.word	0x40012c00
 8008a90:	40000400 	.word	0x40000400
 8008a94:	40000800 	.word	0x40000800
 8008a98:	40000c00 	.word	0x40000c00
 8008a9c:	40013400 	.word	0x40013400
 8008aa0:	0800c40c 	.word	0x0800c40c
 8008aa4:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a7a      	ldr	r2, [pc, #488]	@ (8008c98 <HAL_TIM_ConfigClockSource+0x678>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d022      	beq.n	8008af8 <HAL_TIM_ConfigClockSource+0x4d8>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008aba:	d01d      	beq.n	8008af8 <HAL_TIM_ConfigClockSource+0x4d8>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a76      	ldr	r2, [pc, #472]	@ (8008c9c <HAL_TIM_ConfigClockSource+0x67c>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d018      	beq.n	8008af8 <HAL_TIM_ConfigClockSource+0x4d8>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4a75      	ldr	r2, [pc, #468]	@ (8008ca0 <HAL_TIM_ConfigClockSource+0x680>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d013      	beq.n	8008af8 <HAL_TIM_ConfigClockSource+0x4d8>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a73      	ldr	r2, [pc, #460]	@ (8008ca4 <HAL_TIM_ConfigClockSource+0x684>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d00e      	beq.n	8008af8 <HAL_TIM_ConfigClockSource+0x4d8>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	4a72      	ldr	r2, [pc, #456]	@ (8008ca8 <HAL_TIM_ConfigClockSource+0x688>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d009      	beq.n	8008af8 <HAL_TIM_ConfigClockSource+0x4d8>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4a70      	ldr	r2, [pc, #448]	@ (8008cac <HAL_TIM_ConfigClockSource+0x68c>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d004      	beq.n	8008af8 <HAL_TIM_ConfigClockSource+0x4d8>
 8008aee:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 8008af2:	486f      	ldr	r0, [pc, #444]	@ (8008cb0 <HAL_TIM_ConfigClockSource+0x690>)
 8008af4:	f7f9 fc90 	bl	8002418 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b00:	d014      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0x50c>
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d010      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0x50c>
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d00c      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0x50c>
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	2b02      	cmp	r3, #2
 8008b18:	d008      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0x50c>
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	2b0a      	cmp	r3, #10
 8008b20:	d004      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0x50c>
 8008b22:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 8008b26:	4862      	ldr	r0, [pc, #392]	@ (8008cb0 <HAL_TIM_ConfigClockSource+0x690>)
 8008b28:	f7f9 fc76 	bl	8002418 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	68db      	ldr	r3, [r3, #12]
 8008b30:	2b0f      	cmp	r3, #15
 8008b32:	d904      	bls.n	8008b3e <HAL_TIM_ConfigClockSource+0x51e>
 8008b34:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 8008b38:	485d      	ldr	r0, [pc, #372]	@ (8008cb0 <HAL_TIM_ConfigClockSource+0x690>)
 8008b3a:	f7f9 fc6d 	bl	8002418 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	f000 fd19 	bl	8009582 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	2160      	movs	r1, #96	@ 0x60
 8008b56:	4618      	mov	r0, r3
 8008b58:	f000 fd43 	bl	80095e2 <TIM_ITRx_SetConfig>
      break;
 8008b5c:	e08f      	b.n	8008c7e <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a4d      	ldr	r2, [pc, #308]	@ (8008c98 <HAL_TIM_ConfigClockSource+0x678>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d022      	beq.n	8008bae <HAL_TIM_ConfigClockSource+0x58e>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b70:	d01d      	beq.n	8008bae <HAL_TIM_ConfigClockSource+0x58e>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a49      	ldr	r2, [pc, #292]	@ (8008c9c <HAL_TIM_ConfigClockSource+0x67c>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d018      	beq.n	8008bae <HAL_TIM_ConfigClockSource+0x58e>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a47      	ldr	r2, [pc, #284]	@ (8008ca0 <HAL_TIM_ConfigClockSource+0x680>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d013      	beq.n	8008bae <HAL_TIM_ConfigClockSource+0x58e>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a46      	ldr	r2, [pc, #280]	@ (8008ca4 <HAL_TIM_ConfigClockSource+0x684>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d00e      	beq.n	8008bae <HAL_TIM_ConfigClockSource+0x58e>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a44      	ldr	r2, [pc, #272]	@ (8008ca8 <HAL_TIM_ConfigClockSource+0x688>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d009      	beq.n	8008bae <HAL_TIM_ConfigClockSource+0x58e>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a43      	ldr	r2, [pc, #268]	@ (8008cac <HAL_TIM_ConfigClockSource+0x68c>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d004      	beq.n	8008bae <HAL_TIM_ConfigClockSource+0x58e>
 8008ba4:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 8008ba8:	4841      	ldr	r0, [pc, #260]	@ (8008cb0 <HAL_TIM_ConfigClockSource+0x690>)
 8008baa:	f7f9 fc35 	bl	8002418 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008bb6:	d014      	beq.n	8008be2 <HAL_TIM_ConfigClockSource+0x5c2>
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d010      	beq.n	8008be2 <HAL_TIM_ConfigClockSource+0x5c2>
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d00c      	beq.n	8008be2 <HAL_TIM_ConfigClockSource+0x5c2>
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d008      	beq.n	8008be2 <HAL_TIM_ConfigClockSource+0x5c2>
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	2b0a      	cmp	r3, #10
 8008bd6:	d004      	beq.n	8008be2 <HAL_TIM_ConfigClockSource+0x5c2>
 8008bd8:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 8008bdc:	4834      	ldr	r0, [pc, #208]	@ (8008cb0 <HAL_TIM_ConfigClockSource+0x690>)
 8008bde:	f7f9 fc1b 	bl	8002418 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	68db      	ldr	r3, [r3, #12]
 8008be6:	2b0f      	cmp	r3, #15
 8008be8:	d904      	bls.n	8008bf4 <HAL_TIM_ConfigClockSource+0x5d4>
 8008bea:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 8008bee:	4830      	ldr	r0, [pc, #192]	@ (8008cb0 <HAL_TIM_ConfigClockSource+0x690>)
 8008bf0:	f7f9 fc12 	bl	8002418 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c00:	461a      	mov	r2, r3
 8008c02:	f000 fc8f 	bl	8009524 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	2140      	movs	r1, #64	@ 0x40
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f000 fce8 	bl	80095e2 <TIM_ITRx_SetConfig>
      break;
 8008c12:	e034      	b.n	8008c7e <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a1f      	ldr	r2, [pc, #124]	@ (8008c98 <HAL_TIM_ConfigClockSource+0x678>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d022      	beq.n	8008c64 <HAL_TIM_ConfigClockSource+0x644>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c26:	d01d      	beq.n	8008c64 <HAL_TIM_ConfigClockSource+0x644>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8008c9c <HAL_TIM_ConfigClockSource+0x67c>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d018      	beq.n	8008c64 <HAL_TIM_ConfigClockSource+0x644>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a1a      	ldr	r2, [pc, #104]	@ (8008ca0 <HAL_TIM_ConfigClockSource+0x680>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d013      	beq.n	8008c64 <HAL_TIM_ConfigClockSource+0x644>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a18      	ldr	r2, [pc, #96]	@ (8008ca4 <HAL_TIM_ConfigClockSource+0x684>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d00e      	beq.n	8008c64 <HAL_TIM_ConfigClockSource+0x644>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a17      	ldr	r2, [pc, #92]	@ (8008ca8 <HAL_TIM_ConfigClockSource+0x688>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d009      	beq.n	8008c64 <HAL_TIM_ConfigClockSource+0x644>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a15      	ldr	r2, [pc, #84]	@ (8008cac <HAL_TIM_ConfigClockSource+0x68c>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d004      	beq.n	8008c64 <HAL_TIM_ConfigClockSource+0x644>
 8008c5a:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 8008c5e:	4814      	ldr	r0, [pc, #80]	@ (8008cb0 <HAL_TIM_ConfigClockSource+0x690>)
 8008c60:	f7f9 fbda 	bl	8002418 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	4610      	mov	r0, r2
 8008c70:	f000 fcb7 	bl	80095e2 <TIM_ITRx_SetConfig>
      break;
 8008c74:	e003      	b.n	8008c7e <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 8008c76:	2301      	movs	r3, #1
 8008c78:	73fb      	strb	r3, [r7, #15]
      break;
 8008c7a:	e000      	b.n	8008c7e <HAL_TIM_ConfigClockSource+0x65e>
      break;
 8008c7c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2201      	movs	r2, #1
 8008c82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3710      	adds	r7, #16
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}
 8008c98:	40012c00 	.word	0x40012c00
 8008c9c:	40000400 	.word	0x40000400
 8008ca0:	40000800 	.word	0x40000800
 8008ca4:	40000c00 	.word	0x40000c00
 8008ca8:	40013400 	.word	0x40013400
 8008cac:	40014000 	.word	0x40014000
 8008cb0:	0800c40c 	.word	0x0800c40c

08008cb4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b083      	sub	sp, #12
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008cbc:	bf00      	nop
 8008cbe:	370c      	adds	r7, #12
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008cd0:	bf00      	nop
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d0c:	bf00      	nop
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b085      	sub	sp, #20
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	4a46      	ldr	r2, [pc, #280]	@ (8008e44 <TIM_Base_SetConfig+0x12c>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d013      	beq.n	8008d58 <TIM_Base_SetConfig+0x40>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d36:	d00f      	beq.n	8008d58 <TIM_Base_SetConfig+0x40>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a43      	ldr	r2, [pc, #268]	@ (8008e48 <TIM_Base_SetConfig+0x130>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d00b      	beq.n	8008d58 <TIM_Base_SetConfig+0x40>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a42      	ldr	r2, [pc, #264]	@ (8008e4c <TIM_Base_SetConfig+0x134>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d007      	beq.n	8008d58 <TIM_Base_SetConfig+0x40>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a41      	ldr	r2, [pc, #260]	@ (8008e50 <TIM_Base_SetConfig+0x138>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d003      	beq.n	8008d58 <TIM_Base_SetConfig+0x40>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	4a40      	ldr	r2, [pc, #256]	@ (8008e54 <TIM_Base_SetConfig+0x13c>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d108      	bne.n	8008d6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	4313      	orrs	r3, r2
 8008d68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	4a35      	ldr	r2, [pc, #212]	@ (8008e44 <TIM_Base_SetConfig+0x12c>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d01f      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d78:	d01b      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4a32      	ldr	r2, [pc, #200]	@ (8008e48 <TIM_Base_SetConfig+0x130>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d017      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a31      	ldr	r2, [pc, #196]	@ (8008e4c <TIM_Base_SetConfig+0x134>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d013      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a30      	ldr	r2, [pc, #192]	@ (8008e50 <TIM_Base_SetConfig+0x138>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d00f      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a2f      	ldr	r2, [pc, #188]	@ (8008e54 <TIM_Base_SetConfig+0x13c>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d00b      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a2e      	ldr	r2, [pc, #184]	@ (8008e58 <TIM_Base_SetConfig+0x140>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d007      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a2d      	ldr	r2, [pc, #180]	@ (8008e5c <TIM_Base_SetConfig+0x144>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d003      	beq.n	8008db2 <TIM_Base_SetConfig+0x9a>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a2c      	ldr	r2, [pc, #176]	@ (8008e60 <TIM_Base_SetConfig+0x148>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d108      	bne.n	8008dc4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	68db      	ldr	r3, [r3, #12]
 8008dbe:	68fa      	ldr	r2, [r7, #12]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	689a      	ldr	r2, [r3, #8]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	4a16      	ldr	r2, [pc, #88]	@ (8008e44 <TIM_Base_SetConfig+0x12c>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d00f      	beq.n	8008e10 <TIM_Base_SetConfig+0xf8>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	4a18      	ldr	r2, [pc, #96]	@ (8008e54 <TIM_Base_SetConfig+0x13c>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d00b      	beq.n	8008e10 <TIM_Base_SetConfig+0xf8>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a17      	ldr	r2, [pc, #92]	@ (8008e58 <TIM_Base_SetConfig+0x140>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d007      	beq.n	8008e10 <TIM_Base_SetConfig+0xf8>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a16      	ldr	r2, [pc, #88]	@ (8008e5c <TIM_Base_SetConfig+0x144>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d003      	beq.n	8008e10 <TIM_Base_SetConfig+0xf8>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a15      	ldr	r2, [pc, #84]	@ (8008e60 <TIM_Base_SetConfig+0x148>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d103      	bne.n	8008e18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	691a      	ldr	r2, [r3, #16]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	691b      	ldr	r3, [r3, #16]
 8008e22:	f003 0301 	and.w	r3, r3, #1
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d105      	bne.n	8008e36 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	691b      	ldr	r3, [r3, #16]
 8008e2e:	f023 0201 	bic.w	r2, r3, #1
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	611a      	str	r2, [r3, #16]
  }
}
 8008e36:	bf00      	nop
 8008e38:	3714      	adds	r7, #20
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	40012c00 	.word	0x40012c00
 8008e48:	40000400 	.word	0x40000400
 8008e4c:	40000800 	.word	0x40000800
 8008e50:	40000c00 	.word	0x40000c00
 8008e54:	40013400 	.word	0x40013400
 8008e58:	40014000 	.word	0x40014000
 8008e5c:	40014400 	.word	0x40014400
 8008e60:	40014800 	.word	0x40014800

08008e64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b086      	sub	sp, #24
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6a1b      	ldr	r3, [r3, #32]
 8008e72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6a1b      	ldr	r3, [r3, #32]
 8008e78:	f023 0201 	bic.w	r2, r3, #1
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	699b      	ldr	r3, [r3, #24]
 8008e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f023 0303 	bic.w	r3, r3, #3
 8008e9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	68fa      	ldr	r2, [r7, #12]
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	f023 0302 	bic.w	r3, r3, #2
 8008eb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	697a      	ldr	r2, [r7, #20]
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a40      	ldr	r2, [pc, #256]	@ (8008fc0 <TIM_OC1_SetConfig+0x15c>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d00f      	beq.n	8008ee4 <TIM_OC1_SetConfig+0x80>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a3f      	ldr	r2, [pc, #252]	@ (8008fc4 <TIM_OC1_SetConfig+0x160>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d00b      	beq.n	8008ee4 <TIM_OC1_SetConfig+0x80>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a3e      	ldr	r2, [pc, #248]	@ (8008fc8 <TIM_OC1_SetConfig+0x164>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d007      	beq.n	8008ee4 <TIM_OC1_SetConfig+0x80>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4a3d      	ldr	r2, [pc, #244]	@ (8008fcc <TIM_OC1_SetConfig+0x168>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d003      	beq.n	8008ee4 <TIM_OC1_SetConfig+0x80>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	4a3c      	ldr	r2, [pc, #240]	@ (8008fd0 <TIM_OC1_SetConfig+0x16c>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d119      	bne.n	8008f18 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	68db      	ldr	r3, [r3, #12]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d008      	beq.n	8008efe <TIM_OC1_SetConfig+0x9a>
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	2b08      	cmp	r3, #8
 8008ef2:	d004      	beq.n	8008efe <TIM_OC1_SetConfig+0x9a>
 8008ef4:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 8008ef8:	4836      	ldr	r0, [pc, #216]	@ (8008fd4 <TIM_OC1_SetConfig+0x170>)
 8008efa:	f7f9 fa8d 	bl	8002418 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	f023 0308 	bic.w	r3, r3, #8
 8008f04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	697a      	ldr	r2, [r7, #20]
 8008f0c:	4313      	orrs	r3, r2
 8008f0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	f023 0304 	bic.w	r3, r3, #4
 8008f16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	4a29      	ldr	r2, [pc, #164]	@ (8008fc0 <TIM_OC1_SetConfig+0x15c>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d00f      	beq.n	8008f40 <TIM_OC1_SetConfig+0xdc>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	4a28      	ldr	r2, [pc, #160]	@ (8008fc4 <TIM_OC1_SetConfig+0x160>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d00b      	beq.n	8008f40 <TIM_OC1_SetConfig+0xdc>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	4a27      	ldr	r2, [pc, #156]	@ (8008fc8 <TIM_OC1_SetConfig+0x164>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d007      	beq.n	8008f40 <TIM_OC1_SetConfig+0xdc>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	4a26      	ldr	r2, [pc, #152]	@ (8008fcc <TIM_OC1_SetConfig+0x168>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d003      	beq.n	8008f40 <TIM_OC1_SetConfig+0xdc>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4a25      	ldr	r2, [pc, #148]	@ (8008fd0 <TIM_OC1_SetConfig+0x16c>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d12d      	bne.n	8008f9c <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	699b      	ldr	r3, [r3, #24]
 8008f44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f48:	d008      	beq.n	8008f5c <TIM_OC1_SetConfig+0xf8>
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	699b      	ldr	r3, [r3, #24]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d004      	beq.n	8008f5c <TIM_OC1_SetConfig+0xf8>
 8008f52:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 8008f56:	481f      	ldr	r0, [pc, #124]	@ (8008fd4 <TIM_OC1_SetConfig+0x170>)
 8008f58:	f7f9 fa5e 	bl	8002418 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	695b      	ldr	r3, [r3, #20]
 8008f60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f64:	d008      	beq.n	8008f78 <TIM_OC1_SetConfig+0x114>
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	695b      	ldr	r3, [r3, #20]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d004      	beq.n	8008f78 <TIM_OC1_SetConfig+0x114>
 8008f6e:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 8008f72:	4818      	ldr	r0, [pc, #96]	@ (8008fd4 <TIM_OC1_SetConfig+0x170>)
 8008f74:	f7f9 fa50 	bl	8002418 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008f86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	695b      	ldr	r3, [r3, #20]
 8008f8c:	693a      	ldr	r2, [r7, #16]
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	699b      	ldr	r3, [r3, #24]
 8008f96:	693a      	ldr	r2, [r7, #16]
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	693a      	ldr	r2, [r7, #16]
 8008fa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	68fa      	ldr	r2, [r7, #12]
 8008fa6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	685a      	ldr	r2, [r3, #4]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	697a      	ldr	r2, [r7, #20]
 8008fb4:	621a      	str	r2, [r3, #32]
}
 8008fb6:	bf00      	nop
 8008fb8:	3718      	adds	r7, #24
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
 8008fbe:	bf00      	nop
 8008fc0:	40012c00 	.word	0x40012c00
 8008fc4:	40013400 	.word	0x40013400
 8008fc8:	40014000 	.word	0x40014000
 8008fcc:	40014400 	.word	0x40014400
 8008fd0:	40014800 	.word	0x40014800
 8008fd4:	0800c40c 	.word	0x0800c40c

08008fd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b086      	sub	sp, #24
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a1b      	ldr	r3, [r3, #32]
 8008fe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6a1b      	ldr	r3, [r3, #32]
 8008fec:	f023 0210 	bic.w	r2, r3, #16
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	685b      	ldr	r3, [r3, #4]
 8008ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	699b      	ldr	r3, [r3, #24]
 8008ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009006:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800900a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009012:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	021b      	lsls	r3, r3, #8
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	4313      	orrs	r3, r2
 800901e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	f023 0320 	bic.w	r3, r3, #32
 8009026:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	689b      	ldr	r3, [r3, #8]
 800902c:	011b      	lsls	r3, r3, #4
 800902e:	697a      	ldr	r2, [r7, #20]
 8009030:	4313      	orrs	r3, r2
 8009032:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	4a3b      	ldr	r2, [pc, #236]	@ (8009124 <TIM_OC2_SetConfig+0x14c>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d003      	beq.n	8009044 <TIM_OC2_SetConfig+0x6c>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	4a3a      	ldr	r2, [pc, #232]	@ (8009128 <TIM_OC2_SetConfig+0x150>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d11a      	bne.n	800907a <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d008      	beq.n	800905e <TIM_OC2_SetConfig+0x86>
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	68db      	ldr	r3, [r3, #12]
 8009050:	2b08      	cmp	r3, #8
 8009052:	d004      	beq.n	800905e <TIM_OC2_SetConfig+0x86>
 8009054:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 8009058:	4834      	ldr	r0, [pc, #208]	@ (800912c <TIM_OC2_SetConfig+0x154>)
 800905a:	f7f9 f9dd 	bl	8002418 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009064:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	011b      	lsls	r3, r3, #4
 800906c:	697a      	ldr	r2, [r7, #20]
 800906e:	4313      	orrs	r3, r2
 8009070:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009078:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4a29      	ldr	r2, [pc, #164]	@ (8009124 <TIM_OC2_SetConfig+0x14c>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d00f      	beq.n	80090a2 <TIM_OC2_SetConfig+0xca>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	4a28      	ldr	r2, [pc, #160]	@ (8009128 <TIM_OC2_SetConfig+0x150>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d00b      	beq.n	80090a2 <TIM_OC2_SetConfig+0xca>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4a28      	ldr	r2, [pc, #160]	@ (8009130 <TIM_OC2_SetConfig+0x158>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d007      	beq.n	80090a2 <TIM_OC2_SetConfig+0xca>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	4a27      	ldr	r2, [pc, #156]	@ (8009134 <TIM_OC2_SetConfig+0x15c>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d003      	beq.n	80090a2 <TIM_OC2_SetConfig+0xca>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	4a26      	ldr	r2, [pc, #152]	@ (8009138 <TIM_OC2_SetConfig+0x160>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d12f      	bne.n	8009102 <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	699b      	ldr	r3, [r3, #24]
 80090a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090aa:	d008      	beq.n	80090be <TIM_OC2_SetConfig+0xe6>
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	699b      	ldr	r3, [r3, #24]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d004      	beq.n	80090be <TIM_OC2_SetConfig+0xe6>
 80090b4:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 80090b8:	481c      	ldr	r0, [pc, #112]	@ (800912c <TIM_OC2_SetConfig+0x154>)
 80090ba:	f7f9 f9ad 	bl	8002418 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	695b      	ldr	r3, [r3, #20]
 80090c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090c6:	d008      	beq.n	80090da <TIM_OC2_SetConfig+0x102>
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	695b      	ldr	r3, [r3, #20]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d004      	beq.n	80090da <TIM_OC2_SetConfig+0x102>
 80090d0:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 80090d4:	4815      	ldr	r0, [pc, #84]	@ (800912c <TIM_OC2_SetConfig+0x154>)
 80090d6:	f7f9 f99f 	bl	8002418 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80090e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80090e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	695b      	ldr	r3, [r3, #20]
 80090ee:	009b      	lsls	r3, r3, #2
 80090f0:	693a      	ldr	r2, [r7, #16]
 80090f2:	4313      	orrs	r3, r2
 80090f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	699b      	ldr	r3, [r3, #24]
 80090fa:	009b      	lsls	r3, r3, #2
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	4313      	orrs	r3, r2
 8009100:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	693a      	ldr	r2, [r7, #16]
 8009106:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	68fa      	ldr	r2, [r7, #12]
 800910c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	685a      	ldr	r2, [r3, #4]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	697a      	ldr	r2, [r7, #20]
 800911a:	621a      	str	r2, [r3, #32]
}
 800911c:	bf00      	nop
 800911e:	3718      	adds	r7, #24
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}
 8009124:	40012c00 	.word	0x40012c00
 8009128:	40013400 	.word	0x40013400
 800912c:	0800c40c 	.word	0x0800c40c
 8009130:	40014000 	.word	0x40014000
 8009134:	40014400 	.word	0x40014400
 8009138:	40014800 	.word	0x40014800

0800913c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b086      	sub	sp, #24
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6a1b      	ldr	r3, [r3, #32]
 800914a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6a1b      	ldr	r3, [r3, #32]
 8009150:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	69db      	ldr	r3, [r3, #28]
 8009162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800916a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800916e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f023 0303 	bic.w	r3, r3, #3
 8009176:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	68fa      	ldr	r2, [r7, #12]
 800917e:	4313      	orrs	r3, r2
 8009180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009188:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	021b      	lsls	r3, r3, #8
 8009190:	697a      	ldr	r2, [r7, #20]
 8009192:	4313      	orrs	r3, r2
 8009194:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	4a3b      	ldr	r2, [pc, #236]	@ (8009288 <TIM_OC3_SetConfig+0x14c>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d003      	beq.n	80091a6 <TIM_OC3_SetConfig+0x6a>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	4a3a      	ldr	r2, [pc, #232]	@ (800928c <TIM_OC3_SetConfig+0x150>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d11a      	bne.n	80091dc <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d008      	beq.n	80091c0 <TIM_OC3_SetConfig+0x84>
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	2b08      	cmp	r3, #8
 80091b4:	d004      	beq.n	80091c0 <TIM_OC3_SetConfig+0x84>
 80091b6:	f641 4105 	movw	r1, #7173	@ 0x1c05
 80091ba:	4835      	ldr	r0, [pc, #212]	@ (8009290 <TIM_OC3_SetConfig+0x154>)
 80091bc:	f7f9 f92c 	bl	8002418 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80091c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	68db      	ldr	r3, [r3, #12]
 80091cc:	021b      	lsls	r3, r3, #8
 80091ce:	697a      	ldr	r2, [r7, #20]
 80091d0:	4313      	orrs	r3, r2
 80091d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80091da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	4a2a      	ldr	r2, [pc, #168]	@ (8009288 <TIM_OC3_SetConfig+0x14c>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d00f      	beq.n	8009204 <TIM_OC3_SetConfig+0xc8>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	4a29      	ldr	r2, [pc, #164]	@ (800928c <TIM_OC3_SetConfig+0x150>)
 80091e8:	4293      	cmp	r3, r2
 80091ea:	d00b      	beq.n	8009204 <TIM_OC3_SetConfig+0xc8>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	4a29      	ldr	r2, [pc, #164]	@ (8009294 <TIM_OC3_SetConfig+0x158>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d007      	beq.n	8009204 <TIM_OC3_SetConfig+0xc8>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	4a28      	ldr	r2, [pc, #160]	@ (8009298 <TIM_OC3_SetConfig+0x15c>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d003      	beq.n	8009204 <TIM_OC3_SetConfig+0xc8>
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	4a27      	ldr	r2, [pc, #156]	@ (800929c <TIM_OC3_SetConfig+0x160>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d12f      	bne.n	8009264 <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	699b      	ldr	r3, [r3, #24]
 8009208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800920c:	d008      	beq.n	8009220 <TIM_OC3_SetConfig+0xe4>
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	699b      	ldr	r3, [r3, #24]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d004      	beq.n	8009220 <TIM_OC3_SetConfig+0xe4>
 8009216:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800921a:	481d      	ldr	r0, [pc, #116]	@ (8009290 <TIM_OC3_SetConfig+0x154>)
 800921c:	f7f9 f8fc 	bl	8002418 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	695b      	ldr	r3, [r3, #20]
 8009224:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009228:	d008      	beq.n	800923c <TIM_OC3_SetConfig+0x100>
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	695b      	ldr	r3, [r3, #20]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d004      	beq.n	800923c <TIM_OC3_SetConfig+0x100>
 8009232:	f641 4113 	movw	r1, #7187	@ 0x1c13
 8009236:	4816      	ldr	r0, [pc, #88]	@ (8009290 <TIM_OC3_SetConfig+0x154>)
 8009238:	f7f9 f8ee 	bl	8002418 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009242:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009244:	693b      	ldr	r3, [r7, #16]
 8009246:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800924a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	695b      	ldr	r3, [r3, #20]
 8009250:	011b      	lsls	r3, r3, #4
 8009252:	693a      	ldr	r2, [r7, #16]
 8009254:	4313      	orrs	r3, r2
 8009256:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	699b      	ldr	r3, [r3, #24]
 800925c:	011b      	lsls	r3, r3, #4
 800925e:	693a      	ldr	r2, [r7, #16]
 8009260:	4313      	orrs	r3, r2
 8009262:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	693a      	ldr	r2, [r7, #16]
 8009268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	68fa      	ldr	r2, [r7, #12]
 800926e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	685a      	ldr	r2, [r3, #4]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	697a      	ldr	r2, [r7, #20]
 800927c:	621a      	str	r2, [r3, #32]
}
 800927e:	bf00      	nop
 8009280:	3718      	adds	r7, #24
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	40012c00 	.word	0x40012c00
 800928c:	40013400 	.word	0x40013400
 8009290:	0800c40c 	.word	0x0800c40c
 8009294:	40014000 	.word	0x40014000
 8009298:	40014400 	.word	0x40014400
 800929c:	40014800 	.word	0x40014800

080092a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b086      	sub	sp, #24
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
 80092a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6a1b      	ldr	r3, [r3, #32]
 80092ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6a1b      	ldr	r3, [r3, #32]
 80092b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	69db      	ldr	r3, [r3, #28]
 80092c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80092ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	021b      	lsls	r3, r3, #8
 80092e2:	68fa      	ldr	r2, [r7, #12]
 80092e4:	4313      	orrs	r3, r2
 80092e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80092ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	689b      	ldr	r3, [r3, #8]
 80092f4:	031b      	lsls	r3, r3, #12
 80092f6:	693a      	ldr	r2, [r7, #16]
 80092f8:	4313      	orrs	r3, r2
 80092fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4a1e      	ldr	r2, [pc, #120]	@ (8009378 <TIM_OC4_SetConfig+0xd8>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d00f      	beq.n	8009324 <TIM_OC4_SetConfig+0x84>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	4a1d      	ldr	r2, [pc, #116]	@ (800937c <TIM_OC4_SetConfig+0xdc>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d00b      	beq.n	8009324 <TIM_OC4_SetConfig+0x84>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	4a1c      	ldr	r2, [pc, #112]	@ (8009380 <TIM_OC4_SetConfig+0xe0>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d007      	beq.n	8009324 <TIM_OC4_SetConfig+0x84>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	4a1b      	ldr	r2, [pc, #108]	@ (8009384 <TIM_OC4_SetConfig+0xe4>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d003      	beq.n	8009324 <TIM_OC4_SetConfig+0x84>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	4a1a      	ldr	r2, [pc, #104]	@ (8009388 <TIM_OC4_SetConfig+0xe8>)
 8009320:	4293      	cmp	r3, r2
 8009322:	d117      	bne.n	8009354 <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	695b      	ldr	r3, [r3, #20]
 8009328:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800932c:	d008      	beq.n	8009340 <TIM_OC4_SetConfig+0xa0>
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	695b      	ldr	r3, [r3, #20]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d004      	beq.n	8009340 <TIM_OC4_SetConfig+0xa0>
 8009336:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800933a:	4814      	ldr	r0, [pc, #80]	@ (800938c <TIM_OC4_SetConfig+0xec>)
 800933c:	f7f9 f86c 	bl	8002418 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009346:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	695b      	ldr	r3, [r3, #20]
 800934c:	019b      	lsls	r3, r3, #6
 800934e:	697a      	ldr	r2, [r7, #20]
 8009350:	4313      	orrs	r3, r2
 8009352:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	697a      	ldr	r2, [r7, #20]
 8009358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	68fa      	ldr	r2, [r7, #12]
 800935e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	685a      	ldr	r2, [r3, #4]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	693a      	ldr	r2, [r7, #16]
 800936c:	621a      	str	r2, [r3, #32]
}
 800936e:	bf00      	nop
 8009370:	3718      	adds	r7, #24
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
 8009376:	bf00      	nop
 8009378:	40012c00 	.word	0x40012c00
 800937c:	40013400 	.word	0x40013400
 8009380:	40014000 	.word	0x40014000
 8009384:	40014400 	.word	0x40014400
 8009388:	40014800 	.word	0x40014800
 800938c:	0800c40c 	.word	0x0800c40c

08009390 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009390:	b480      	push	{r7}
 8009392:	b087      	sub	sp, #28
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6a1b      	ldr	r3, [r3, #32]
 800939e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6a1b      	ldr	r3, [r3, #32]
 80093a4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	68fa      	ldr	r2, [r7, #12]
 80093ca:	4313      	orrs	r3, r2
 80093cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80093d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	689b      	ldr	r3, [r3, #8]
 80093da:	041b      	lsls	r3, r3, #16
 80093dc:	693a      	ldr	r2, [r7, #16]
 80093de:	4313      	orrs	r3, r2
 80093e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	4a17      	ldr	r2, [pc, #92]	@ (8009444 <TIM_OC5_SetConfig+0xb4>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d00f      	beq.n	800940a <TIM_OC5_SetConfig+0x7a>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	4a16      	ldr	r2, [pc, #88]	@ (8009448 <TIM_OC5_SetConfig+0xb8>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d00b      	beq.n	800940a <TIM_OC5_SetConfig+0x7a>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4a15      	ldr	r2, [pc, #84]	@ (800944c <TIM_OC5_SetConfig+0xbc>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d007      	beq.n	800940a <TIM_OC5_SetConfig+0x7a>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a14      	ldr	r2, [pc, #80]	@ (8009450 <TIM_OC5_SetConfig+0xc0>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d003      	beq.n	800940a <TIM_OC5_SetConfig+0x7a>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a13      	ldr	r2, [pc, #76]	@ (8009454 <TIM_OC5_SetConfig+0xc4>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d109      	bne.n	800941e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009410:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	695b      	ldr	r3, [r3, #20]
 8009416:	021b      	lsls	r3, r3, #8
 8009418:	697a      	ldr	r2, [r7, #20]
 800941a:	4313      	orrs	r3, r2
 800941c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	697a      	ldr	r2, [r7, #20]
 8009422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	68fa      	ldr	r2, [r7, #12]
 8009428:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	685a      	ldr	r2, [r3, #4]
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	693a      	ldr	r2, [r7, #16]
 8009436:	621a      	str	r2, [r3, #32]
}
 8009438:	bf00      	nop
 800943a:	371c      	adds	r7, #28
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr
 8009444:	40012c00 	.word	0x40012c00
 8009448:	40013400 	.word	0x40013400
 800944c:	40014000 	.word	0x40014000
 8009450:	40014400 	.word	0x40014400
 8009454:	40014800 	.word	0x40014800

08009458 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009458:	b480      	push	{r7}
 800945a:	b087      	sub	sp, #28
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6a1b      	ldr	r3, [r3, #32]
 8009466:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6a1b      	ldr	r3, [r3, #32]
 800946c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800947e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009486:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800948a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	021b      	lsls	r3, r3, #8
 8009492:	68fa      	ldr	r2, [r7, #12]
 8009494:	4313      	orrs	r3, r2
 8009496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800949e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	051b      	lsls	r3, r3, #20
 80094a6:	693a      	ldr	r2, [r7, #16]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a18      	ldr	r2, [pc, #96]	@ (8009510 <TIM_OC6_SetConfig+0xb8>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d00f      	beq.n	80094d4 <TIM_OC6_SetConfig+0x7c>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a17      	ldr	r2, [pc, #92]	@ (8009514 <TIM_OC6_SetConfig+0xbc>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d00b      	beq.n	80094d4 <TIM_OC6_SetConfig+0x7c>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	4a16      	ldr	r2, [pc, #88]	@ (8009518 <TIM_OC6_SetConfig+0xc0>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d007      	beq.n	80094d4 <TIM_OC6_SetConfig+0x7c>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	4a15      	ldr	r2, [pc, #84]	@ (800951c <TIM_OC6_SetConfig+0xc4>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d003      	beq.n	80094d4 <TIM_OC6_SetConfig+0x7c>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	4a14      	ldr	r2, [pc, #80]	@ (8009520 <TIM_OC6_SetConfig+0xc8>)
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d109      	bne.n	80094e8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	695b      	ldr	r3, [r3, #20]
 80094e0:	029b      	lsls	r3, r3, #10
 80094e2:	697a      	ldr	r2, [r7, #20]
 80094e4:	4313      	orrs	r3, r2
 80094e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	697a      	ldr	r2, [r7, #20]
 80094ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	68fa      	ldr	r2, [r7, #12]
 80094f2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	685a      	ldr	r2, [r3, #4]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	693a      	ldr	r2, [r7, #16]
 8009500:	621a      	str	r2, [r3, #32]
}
 8009502:	bf00      	nop
 8009504:	371c      	adds	r7, #28
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr
 800950e:	bf00      	nop
 8009510:	40012c00 	.word	0x40012c00
 8009514:	40013400 	.word	0x40013400
 8009518:	40014000 	.word	0x40014000
 800951c:	40014400 	.word	0x40014400
 8009520:	40014800 	.word	0x40014800

08009524 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009524:	b480      	push	{r7}
 8009526:	b087      	sub	sp, #28
 8009528:	af00      	add	r7, sp, #0
 800952a:	60f8      	str	r0, [r7, #12]
 800952c:	60b9      	str	r1, [r7, #8]
 800952e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6a1b      	ldr	r3, [r3, #32]
 8009534:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	6a1b      	ldr	r3, [r3, #32]
 800953a:	f023 0201 	bic.w	r2, r3, #1
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	699b      	ldr	r3, [r3, #24]
 8009546:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800954e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	011b      	lsls	r3, r3, #4
 8009554:	693a      	ldr	r2, [r7, #16]
 8009556:	4313      	orrs	r3, r2
 8009558:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	f023 030a 	bic.w	r3, r3, #10
 8009560:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009562:	697a      	ldr	r2, [r7, #20]
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	4313      	orrs	r3, r2
 8009568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	693a      	ldr	r2, [r7, #16]
 800956e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	697a      	ldr	r2, [r7, #20]
 8009574:	621a      	str	r2, [r3, #32]
}
 8009576:	bf00      	nop
 8009578:	371c      	adds	r7, #28
 800957a:	46bd      	mov	sp, r7
 800957c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009580:	4770      	bx	lr

08009582 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009582:	b480      	push	{r7}
 8009584:	b087      	sub	sp, #28
 8009586:	af00      	add	r7, sp, #0
 8009588:	60f8      	str	r0, [r7, #12]
 800958a:	60b9      	str	r1, [r7, #8]
 800958c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	6a1b      	ldr	r3, [r3, #32]
 8009592:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	6a1b      	ldr	r3, [r3, #32]
 8009598:	f023 0210 	bic.w	r2, r3, #16
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	699b      	ldr	r3, [r3, #24]
 80095a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80095ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	031b      	lsls	r3, r3, #12
 80095b2:	693a      	ldr	r2, [r7, #16]
 80095b4:	4313      	orrs	r3, r2
 80095b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80095be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	011b      	lsls	r3, r3, #4
 80095c4:	697a      	ldr	r2, [r7, #20]
 80095c6:	4313      	orrs	r3, r2
 80095c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	697a      	ldr	r2, [r7, #20]
 80095d4:	621a      	str	r2, [r3, #32]
}
 80095d6:	bf00      	nop
 80095d8:	371c      	adds	r7, #28
 80095da:	46bd      	mov	sp, r7
 80095dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e0:	4770      	bx	lr

080095e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80095e2:	b480      	push	{r7}
 80095e4:	b085      	sub	sp, #20
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	6078      	str	r0, [r7, #4]
 80095ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80095fa:	683a      	ldr	r2, [r7, #0]
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	4313      	orrs	r3, r2
 8009600:	f043 0307 	orr.w	r3, r3, #7
 8009604:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	68fa      	ldr	r2, [r7, #12]
 800960a:	609a      	str	r2, [r3, #8]
}
 800960c:	bf00      	nop
 800960e:	3714      	adds	r7, #20
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr

08009618 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009618:	b480      	push	{r7}
 800961a:	b087      	sub	sp, #28
 800961c:	af00      	add	r7, sp, #0
 800961e:	60f8      	str	r0, [r7, #12]
 8009620:	60b9      	str	r1, [r7, #8]
 8009622:	607a      	str	r2, [r7, #4]
 8009624:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	689b      	ldr	r3, [r3, #8]
 800962a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009632:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	021a      	lsls	r2, r3, #8
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	431a      	orrs	r2, r3
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	4313      	orrs	r3, r2
 8009640:	697a      	ldr	r2, [r7, #20]
 8009642:	4313      	orrs	r3, r2
 8009644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	697a      	ldr	r2, [r7, #20]
 800964a:	609a      	str	r2, [r3, #8]
}
 800964c:	bf00      	nop
 800964e:	371c      	adds	r7, #28
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr

08009658 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af00      	add	r7, sp, #0
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	60b9      	str	r1, [r7, #8]
 8009662:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	4a2f      	ldr	r2, [pc, #188]	@ (8009724 <TIM_CCxChannelCmd+0xcc>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d024      	beq.n	80096b6 <TIM_CCxChannelCmd+0x5e>
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009672:	d020      	beq.n	80096b6 <TIM_CCxChannelCmd+0x5e>
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	4a2c      	ldr	r2, [pc, #176]	@ (8009728 <TIM_CCxChannelCmd+0xd0>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d01c      	beq.n	80096b6 <TIM_CCxChannelCmd+0x5e>
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	4a2b      	ldr	r2, [pc, #172]	@ (800972c <TIM_CCxChannelCmd+0xd4>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d018      	beq.n	80096b6 <TIM_CCxChannelCmd+0x5e>
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	4a2a      	ldr	r2, [pc, #168]	@ (8009730 <TIM_CCxChannelCmd+0xd8>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d014      	beq.n	80096b6 <TIM_CCxChannelCmd+0x5e>
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	4a29      	ldr	r2, [pc, #164]	@ (8009734 <TIM_CCxChannelCmd+0xdc>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d010      	beq.n	80096b6 <TIM_CCxChannelCmd+0x5e>
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	4a28      	ldr	r2, [pc, #160]	@ (8009738 <TIM_CCxChannelCmd+0xe0>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d00c      	beq.n	80096b6 <TIM_CCxChannelCmd+0x5e>
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	4a27      	ldr	r2, [pc, #156]	@ (800973c <TIM_CCxChannelCmd+0xe4>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d008      	beq.n	80096b6 <TIM_CCxChannelCmd+0x5e>
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	4a26      	ldr	r2, [pc, #152]	@ (8009740 <TIM_CCxChannelCmd+0xe8>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d004      	beq.n	80096b6 <TIM_CCxChannelCmd+0x5e>
 80096ac:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 80096b0:	4824      	ldr	r0, [pc, #144]	@ (8009744 <TIM_CCxChannelCmd+0xec>)
 80096b2:	f7f8 feb1 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d016      	beq.n	80096ea <TIM_CCxChannelCmd+0x92>
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	2b04      	cmp	r3, #4
 80096c0:	d013      	beq.n	80096ea <TIM_CCxChannelCmd+0x92>
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	2b08      	cmp	r3, #8
 80096c6:	d010      	beq.n	80096ea <TIM_CCxChannelCmd+0x92>
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	2b0c      	cmp	r3, #12
 80096cc:	d00d      	beq.n	80096ea <TIM_CCxChannelCmd+0x92>
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	2b10      	cmp	r3, #16
 80096d2:	d00a      	beq.n	80096ea <TIM_CCxChannelCmd+0x92>
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	2b14      	cmp	r3, #20
 80096d8:	d007      	beq.n	80096ea <TIM_CCxChannelCmd+0x92>
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	2b3c      	cmp	r3, #60	@ 0x3c
 80096de:	d004      	beq.n	80096ea <TIM_CCxChannelCmd+0x92>
 80096e0:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 80096e4:	4817      	ldr	r0, [pc, #92]	@ (8009744 <TIM_CCxChannelCmd+0xec>)
 80096e6:	f7f8 fe97 	bl	8002418 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	f003 031f 	and.w	r3, r3, #31
 80096f0:	2201      	movs	r2, #1
 80096f2:	fa02 f303 	lsl.w	r3, r2, r3
 80096f6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6a1a      	ldr	r2, [r3, #32]
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	43db      	mvns	r3, r3
 8009700:	401a      	ands	r2, r3
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	6a1a      	ldr	r2, [r3, #32]
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	f003 031f 	and.w	r3, r3, #31
 8009710:	6879      	ldr	r1, [r7, #4]
 8009712:	fa01 f303 	lsl.w	r3, r1, r3
 8009716:	431a      	orrs	r2, r3
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	621a      	str	r2, [r3, #32]
}
 800971c:	bf00      	nop
 800971e:	3718      	adds	r7, #24
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}
 8009724:	40012c00 	.word	0x40012c00
 8009728:	40000400 	.word	0x40000400
 800972c:	40000800 	.word	0x40000800
 8009730:	40000c00 	.word	0x40000c00
 8009734:	40013400 	.word	0x40013400
 8009738:	40014000 	.word	0x40014000
 800973c:	40014400 	.word	0x40014400
 8009740:	40014800 	.word	0x40014800
 8009744:	0800c40c 	.word	0x0800c40c

08009748 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	4a34      	ldr	r2, [pc, #208]	@ (8009828 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d02c      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009764:	d027      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a30      	ldr	r2, [pc, #192]	@ (800982c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d022      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a2e      	ldr	r2, [pc, #184]	@ (8009830 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d01d      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4a2d      	ldr	r2, [pc, #180]	@ (8009834 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d018      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	4a2b      	ldr	r2, [pc, #172]	@ (8009838 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d013      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	4a2a      	ldr	r2, [pc, #168]	@ (800983c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d00e      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a28      	ldr	r2, [pc, #160]	@ (8009840 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d009      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a27      	ldr	r2, [pc, #156]	@ (8009844 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d004      	beq.n	80097b6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80097ac:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 80097b0:	4825      	ldr	r0, [pc, #148]	@ (8009848 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80097b2:	f7f8 fe31 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d020      	beq.n	8009800 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2b10      	cmp	r3, #16
 80097c4:	d01c      	beq.n	8009800 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2b20      	cmp	r3, #32
 80097cc:	d018      	beq.n	8009800 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	2b30      	cmp	r3, #48	@ 0x30
 80097d4:	d014      	beq.n	8009800 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	2b40      	cmp	r3, #64	@ 0x40
 80097dc:	d010      	beq.n	8009800 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	2b50      	cmp	r3, #80	@ 0x50
 80097e4:	d00c      	beq.n	8009800 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	2b60      	cmp	r3, #96	@ 0x60
 80097ec:	d008      	beq.n	8009800 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2b70      	cmp	r3, #112	@ 0x70
 80097f4:	d004      	beq.n	8009800 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80097f6:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 80097fa:	4813      	ldr	r0, [pc, #76]	@ (8009848 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80097fc:	f7f8 fe0c 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	689b      	ldr	r3, [r3, #8]
 8009804:	2b80      	cmp	r3, #128	@ 0x80
 8009806:	d008      	beq.n	800981a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	689b      	ldr	r3, [r3, #8]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d004      	beq.n	800981a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 8009810:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 8009814:	480c      	ldr	r0, [pc, #48]	@ (8009848 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009816:	f7f8 fdff 	bl	8002418 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009820:	2b01      	cmp	r3, #1
 8009822:	d113      	bne.n	800984c <HAL_TIMEx_MasterConfigSynchronization+0x104>
 8009824:	2302      	movs	r3, #2
 8009826:	e0d3      	b.n	80099d0 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 8009828:	40012c00 	.word	0x40012c00
 800982c:	40000400 	.word	0x40000400
 8009830:	40000800 	.word	0x40000800
 8009834:	40000c00 	.word	0x40000c00
 8009838:	40001000 	.word	0x40001000
 800983c:	40001400 	.word	0x40001400
 8009840:	40013400 	.word	0x40013400
 8009844:	40014000 	.word	0x40014000
 8009848:	0800c444 	.word	0x0800c444
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2201      	movs	r2, #1
 8009850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2202      	movs	r2, #2
 8009858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	685b      	ldr	r3, [r3, #4]
 8009862:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a59      	ldr	r2, [pc, #356]	@ (80099d8 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d004      	beq.n	8009880 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a58      	ldr	r2, [pc, #352]	@ (80099dc <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d161      	bne.n	8009944 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d054      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009890:	d04f      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800989a:	d04a      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80098a4:	d045      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80098ae:	d040      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80098b8:	d03b      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	685b      	ldr	r3, [r3, #4]
 80098be:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80098c2:	d036      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80098cc:	d031      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 80098d6:	d02c      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80098e0:	d027      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	685b      	ldr	r3, [r3, #4]
 80098e6:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 80098ea:	d022      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80098f4:	d01d      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 80098fe:	d018      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009908:	d013      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 8009912:	d00e      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800991c:	d009      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 8009926:	d004      	beq.n	8009932 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8009928:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800992c:	482c      	ldr	r0, [pc, #176]	@ (80099e0 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800992e:	f7f8 fd73 	bl	8002418 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009938:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	685b      	ldr	r3, [r3, #4]
 800993e:	68fa      	ldr	r2, [r7, #12]
 8009940:	4313      	orrs	r3, r2
 8009942:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800994a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	68fa      	ldr	r2, [r7, #12]
 8009952:	4313      	orrs	r3, r2
 8009954:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	68fa      	ldr	r2, [r7, #12]
 800995c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4a1d      	ldr	r2, [pc, #116]	@ (80099d8 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d01d      	beq.n	80099a4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009970:	d018      	beq.n	80099a4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a1b      	ldr	r2, [pc, #108]	@ (80099e4 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d013      	beq.n	80099a4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a19      	ldr	r2, [pc, #100]	@ (80099e8 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d00e      	beq.n	80099a4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a18      	ldr	r2, [pc, #96]	@ (80099ec <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d009      	beq.n	80099a4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a11      	ldr	r2, [pc, #68]	@ (80099dc <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d004      	beq.n	80099a4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a14      	ldr	r2, [pc, #80]	@ (80099f0 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d10c      	bne.n	80099be <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80099aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	689b      	ldr	r3, [r3, #8]
 80099b0:	68ba      	ldr	r2, [r7, #8]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	68ba      	ldr	r2, [r7, #8]
 80099bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2201      	movs	r2, #1
 80099c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3710      	adds	r7, #16
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}
 80099d8:	40012c00 	.word	0x40012c00
 80099dc:	40013400 	.word	0x40013400
 80099e0:	0800c444 	.word	0x0800c444
 80099e4:	40000400 	.word	0x40000400
 80099e8:	40000800 	.word	0x40000800
 80099ec:	40000c00 	.word	0x40000c00
 80099f0:	40014000 	.word	0x40014000

080099f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80099fe:	2300      	movs	r3, #0
 8009a00:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4a91      	ldr	r2, [pc, #580]	@ (8009c4c <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d018      	beq.n	8009a3e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a8f      	ldr	r2, [pc, #572]	@ (8009c50 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d013      	beq.n	8009a3e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a8e      	ldr	r2, [pc, #568]	@ (8009c54 <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d00e      	beq.n	8009a3e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4a8c      	ldr	r2, [pc, #560]	@ (8009c58 <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d009      	beq.n	8009a3e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a8b      	ldr	r2, [pc, #556]	@ (8009c5c <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d004      	beq.n	8009a3e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 8009a34:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 8009a38:	4889      	ldr	r0, [pc, #548]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009a3a:	f7f8 fced 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a46:	d008      	beq.n	8009a5a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d004      	beq.n	8009a5a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 8009a50:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 8009a54:	4882      	ldr	r0, [pc, #520]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009a56:	f7f8 fcdf 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	685b      	ldr	r3, [r3, #4]
 8009a5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a62:	d008      	beq.n	8009a76 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d004      	beq.n	8009a76 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8009a6c:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 8009a70:	487b      	ldr	r0, [pc, #492]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009a72:	f7f8 fcd1 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d013      	beq.n	8009aa6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a86:	d00e      	beq.n	8009aa6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	689b      	ldr	r3, [r3, #8]
 8009a8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a90:	d009      	beq.n	8009aa6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	689b      	ldr	r3, [r3, #8]
 8009a96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a9a:	d004      	beq.n	8009aa6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8009a9c:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 8009aa0:	486f      	ldr	r0, [pc, #444]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009aa2:	f7f8 fcb9 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	68db      	ldr	r3, [r3, #12]
 8009aaa:	2bff      	cmp	r3, #255	@ 0xff
 8009aac:	d904      	bls.n	8009ab8 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 8009aae:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 8009ab2:	486b      	ldr	r0, [pc, #428]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009ab4:	f7f8 fcb0 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	691b      	ldr	r3, [r3, #16]
 8009abc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ac0:	d008      	beq.n	8009ad4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	691b      	ldr	r3, [r3, #16]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d004      	beq.n	8009ad4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8009aca:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 8009ace:	4864      	ldr	r0, [pc, #400]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009ad0:	f7f8 fca2 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	695b      	ldr	r3, [r3, #20]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d009      	beq.n	8009af0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	695b      	ldr	r3, [r3, #20]
 8009ae0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ae4:	d004      	beq.n	8009af0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8009ae6:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 8009aea:	485d      	ldr	r0, [pc, #372]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009aec:	f7f8 fc94 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	699b      	ldr	r3, [r3, #24]
 8009af4:	2b0f      	cmp	r3, #15
 8009af6:	d904      	bls.n	8009b02 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8009af8:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 8009afc:	4858      	ldr	r0, [pc, #352]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009afe:	f7f8 fc8b 	bl	8002418 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009b0a:	d008      	beq.n	8009b1e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d004      	beq.n	8009b1e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8009b14:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 8009b18:	4851      	ldr	r0, [pc, #324]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009b1a:	f7f8 fc7d 	bl	8002418 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b24:	2b01      	cmp	r3, #1
 8009b26:	d101      	bne.n	8009b2c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 8009b28:	2302      	movs	r3, #2
 8009b2a:	e08a      	b.n	8009c42 <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2201      	movs	r2, #1
 8009b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	68db      	ldr	r3, [r3, #12]
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	689b      	ldr	r3, [r3, #8]
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	685b      	ldr	r3, [r3, #4]
 8009b5a:	4313      	orrs	r3, r2
 8009b5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	691b      	ldr	r3, [r3, #16]
 8009b76:	4313      	orrs	r3, r2
 8009b78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	695b      	ldr	r3, [r3, #20]
 8009b84:	4313      	orrs	r3, r2
 8009b86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b92:	4313      	orrs	r3, r2
 8009b94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	699b      	ldr	r3, [r3, #24]
 8009ba0:	041b      	lsls	r3, r3, #16
 8009ba2:	4313      	orrs	r3, r2
 8009ba4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4a28      	ldr	r2, [pc, #160]	@ (8009c4c <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d004      	beq.n	8009bba <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4a26      	ldr	r2, [pc, #152]	@ (8009c50 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d13a      	bne.n	8009c30 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	69db      	ldr	r3, [r3, #28]
 8009bbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009bc2:	d008      	beq.n	8009bd6 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	69db      	ldr	r3, [r3, #28]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d004      	beq.n	8009bd6 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 8009bcc:	f640 0112 	movw	r1, #2066	@ 0x812
 8009bd0:	4823      	ldr	r0, [pc, #140]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009bd2:	f7f8 fc21 	bl	8002418 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	6a1b      	ldr	r3, [r3, #32]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d009      	beq.n	8009bf2 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	6a1b      	ldr	r3, [r3, #32]
 8009be2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009be6:	d004      	beq.n	8009bf2 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 8009be8:	f640 0113 	movw	r1, #2067	@ 0x813
 8009bec:	481c      	ldr	r0, [pc, #112]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009bee:	f7f8 fc13 	bl	8002418 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bf6:	2b0f      	cmp	r3, #15
 8009bf8:	d904      	bls.n	8009c04 <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 8009bfa:	f640 0114 	movw	r1, #2068	@ 0x814
 8009bfe:	4818      	ldr	r0, [pc, #96]	@ (8009c60 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8009c00:	f7f8 fc0a 	bl	8002418 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c0e:	051b      	lsls	r3, r3, #20
 8009c10:	4313      	orrs	r3, r2
 8009c12:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	69db      	ldr	r3, [r3, #28]
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	6a1b      	ldr	r3, [r3, #32]
 8009c2c:	4313      	orrs	r3, r2
 8009c2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	68fa      	ldr	r2, [r7, #12]
 8009c36:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009c40:	2300      	movs	r3, #0
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3710      	adds	r7, #16
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}
 8009c4a:	bf00      	nop
 8009c4c:	40012c00 	.word	0x40012c00
 8009c50:	40013400 	.word	0x40013400
 8009c54:	40014000 	.word	0x40014000
 8009c58:	40014400 	.word	0x40014400
 8009c5c:	40014800 	.word	0x40014800
 8009c60:	0800c444 	.word	0x0800c444

08009c64 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009c64:	b480      	push	{r7}
 8009c66:	b083      	sub	sp, #12
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009c6c:	bf00      	nop
 8009c6e:	370c      	adds	r7, #12
 8009c70:	46bd      	mov	sp, r7
 8009c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c76:	4770      	bx	lr

08009c78 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b083      	sub	sp, #12
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009c80:	bf00      	nop
 8009c82:	370c      	adds	r7, #12
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr

08009c8c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b083      	sub	sp, #12
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009c94:	bf00      	nop
 8009c96:	370c      	adds	r7, #12
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9e:	4770      	bx	lr

08009ca0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b082      	sub	sp, #8
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d101      	bne.n	8009cb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	e08b      	b.n	8009dca <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	699b      	ldr	r3, [r3, #24]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d023      	beq.n	8009d02 <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a45      	ldr	r2, [pc, #276]	@ (8009dd4 <HAL_UART_Init+0x134>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d041      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a43      	ldr	r2, [pc, #268]	@ (8009dd8 <HAL_UART_Init+0x138>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d03c      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a42      	ldr	r2, [pc, #264]	@ (8009ddc <HAL_UART_Init+0x13c>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d037      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a40      	ldr	r2, [pc, #256]	@ (8009de0 <HAL_UART_Init+0x140>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d032      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a3f      	ldr	r2, [pc, #252]	@ (8009de4 <HAL_UART_Init+0x144>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d02d      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a3d      	ldr	r2, [pc, #244]	@ (8009de8 <HAL_UART_Init+0x148>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d028      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009cf6:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8009cfa:	483c      	ldr	r0, [pc, #240]	@ (8009dec <HAL_UART_Init+0x14c>)
 8009cfc:	f7f8 fb8c 	bl	8002418 <assert_failed>
 8009d00:	e022      	b.n	8009d48 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a33      	ldr	r2, [pc, #204]	@ (8009dd4 <HAL_UART_Init+0x134>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d01d      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a31      	ldr	r2, [pc, #196]	@ (8009dd8 <HAL_UART_Init+0x138>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d018      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4a30      	ldr	r2, [pc, #192]	@ (8009ddc <HAL_UART_Init+0x13c>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d013      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	4a2e      	ldr	r2, [pc, #184]	@ (8009de0 <HAL_UART_Init+0x140>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d00e      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	4a2d      	ldr	r2, [pc, #180]	@ (8009de4 <HAL_UART_Init+0x144>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d009      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4a2b      	ldr	r2, [pc, #172]	@ (8009de8 <HAL_UART_Init+0x148>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d004      	beq.n	8009d48 <HAL_UART_Init+0xa8>
 8009d3e:	f240 1157 	movw	r1, #343	@ 0x157
 8009d42:	482a      	ldr	r0, [pc, #168]	@ (8009dec <HAL_UART_Init+0x14c>)
 8009d44:	f7f8 fb68 	bl	8002418 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d106      	bne.n	8009d5e <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	f7f9 f92f 	bl	8002fbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2224      	movs	r2, #36	@ 0x24
 8009d62:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	681a      	ldr	r2, [r3, #0]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f022 0201 	bic.w	r2, r2, #1
 8009d72:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d002      	beq.n	8009d82 <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 fc1f 	bl	800a5c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 f8be 	bl	8009f04 <UART_SetConfig>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b01      	cmp	r3, #1
 8009d8c:	d101      	bne.n	8009d92 <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	e01b      	b.n	8009dca <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	685a      	ldr	r2, [r3, #4]
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009da0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	689a      	ldr	r2, [r3, #8]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009db0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	681a      	ldr	r2, [r3, #0]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f042 0201 	orr.w	r2, r2, #1
 8009dc0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 fd5c 	bl	800a880 <UART_CheckIdleState>
 8009dc8:	4603      	mov	r3, r0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3708      	adds	r7, #8
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	40013800 	.word	0x40013800
 8009dd8:	40004400 	.word	0x40004400
 8009ddc:	40004800 	.word	0x40004800
 8009de0:	40004c00 	.word	0x40004c00
 8009de4:	40005000 	.word	0x40005000
 8009de8:	40008000 	.word	0x40008000
 8009dec:	0800c480 	.word	0x0800c480

08009df0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b08a      	sub	sp, #40	@ 0x28
 8009df4:	af02      	add	r7, sp, #8
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	60b9      	str	r1, [r7, #8]
 8009dfa:	603b      	str	r3, [r7, #0]
 8009dfc:	4613      	mov	r3, r2
 8009dfe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009e04:	2b20      	cmp	r3, #32
 8009e06:	d177      	bne.n	8009ef8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d002      	beq.n	8009e14 <HAL_UART_Transmit+0x24>
 8009e0e:	88fb      	ldrh	r3, [r7, #6]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d101      	bne.n	8009e18 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009e14:	2301      	movs	r3, #1
 8009e16:	e070      	b.n	8009efa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	2221      	movs	r2, #33	@ 0x21
 8009e24:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009e26:	f7f9 f9b9 	bl	800319c <HAL_GetTick>
 8009e2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	88fa      	ldrh	r2, [r7, #6]
 8009e30:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	88fa      	ldrh	r2, [r7, #6]
 8009e38:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	689b      	ldr	r3, [r3, #8]
 8009e40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e44:	d108      	bne.n	8009e58 <HAL_UART_Transmit+0x68>
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	691b      	ldr	r3, [r3, #16]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d104      	bne.n	8009e58 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	61bb      	str	r3, [r7, #24]
 8009e56:	e003      	b.n	8009e60 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009e60:	e02f      	b.n	8009ec2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	9300      	str	r3, [sp, #0]
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	2180      	movs	r1, #128	@ 0x80
 8009e6c:	68f8      	ldr	r0, [r7, #12]
 8009e6e:	f000 fdaf 	bl	800a9d0 <UART_WaitOnFlagUntilTimeout>
 8009e72:	4603      	mov	r3, r0
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d004      	beq.n	8009e82 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2220      	movs	r2, #32
 8009e7c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009e7e:	2303      	movs	r3, #3
 8009e80:	e03b      	b.n	8009efa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8009e82:	69fb      	ldr	r3, [r7, #28]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d10b      	bne.n	8009ea0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	881a      	ldrh	r2, [r3, #0]
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e94:	b292      	uxth	r2, r2
 8009e96:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009e98:	69bb      	ldr	r3, [r7, #24]
 8009e9a:	3302      	adds	r3, #2
 8009e9c:	61bb      	str	r3, [r7, #24]
 8009e9e:	e007      	b.n	8009eb0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ea0:	69fb      	ldr	r3, [r7, #28]
 8009ea2:	781a      	ldrb	r2, [r3, #0]
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009eaa:	69fb      	ldr	r3, [r7, #28]
 8009eac:	3301      	adds	r3, #1
 8009eae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	3b01      	subs	r3, #1
 8009eba:	b29a      	uxth	r2, r3
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d1c9      	bne.n	8009e62 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	9300      	str	r3, [sp, #0]
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	2140      	movs	r1, #64	@ 0x40
 8009ed8:	68f8      	ldr	r0, [r7, #12]
 8009eda:	f000 fd79 	bl	800a9d0 <UART_WaitOnFlagUntilTimeout>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d004      	beq.n	8009eee <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2220      	movs	r2, #32
 8009ee8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009eea:	2303      	movs	r3, #3
 8009eec:	e005      	b.n	8009efa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	2220      	movs	r2, #32
 8009ef2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	e000      	b.n	8009efa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009ef8:	2302      	movs	r3, #2
  }
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3720      	adds	r7, #32
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}
	...

08009f04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009f08:	b08a      	sub	sp, #40	@ 0x28
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009f0e:	2300      	movs	r3, #0
 8009f10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	685b      	ldr	r3, [r3, #4]
 8009f18:	4a9e      	ldr	r2, [pc, #632]	@ (800a194 <UART_SetConfig+0x290>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d904      	bls.n	8009f28 <UART_SetConfig+0x24>
 8009f1e:	f640 4158 	movw	r1, #3160	@ 0xc58
 8009f22:	489d      	ldr	r0, [pc, #628]	@ (800a198 <UART_SetConfig+0x294>)
 8009f24:	f7f8 fa78 	bl	8002418 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f30:	d00d      	beq.n	8009f4e <UART_SetConfig+0x4a>
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	689b      	ldr	r3, [r3, #8]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d009      	beq.n	8009f4e <UART_SetConfig+0x4a>
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f42:	d004      	beq.n	8009f4e <UART_SetConfig+0x4a>
 8009f44:	f640 4159 	movw	r1, #3161	@ 0xc59
 8009f48:	4893      	ldr	r0, [pc, #588]	@ (800a198 <UART_SetConfig+0x294>)
 8009f4a:	f7f8 fa65 	bl	8002418 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	4a92      	ldr	r2, [pc, #584]	@ (800a19c <UART_SetConfig+0x298>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d10e      	bne.n	8009f76 <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	68db      	ldr	r3, [r3, #12]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d030      	beq.n	8009fc2 <UART_SetConfig+0xbe>
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	68db      	ldr	r3, [r3, #12]
 8009f64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f68:	d02b      	beq.n	8009fc2 <UART_SetConfig+0xbe>
 8009f6a:	f640 415c 	movw	r1, #3164	@ 0xc5c
 8009f6e:	488a      	ldr	r0, [pc, #552]	@ (800a198 <UART_SetConfig+0x294>)
 8009f70:	f7f8 fa52 	bl	8002418 <assert_failed>
 8009f74:	e025      	b.n	8009fc2 <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	68db      	ldr	r3, [r3, #12]
 8009f7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f7e:	d012      	beq.n	8009fa6 <UART_SetConfig+0xa2>
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d00e      	beq.n	8009fa6 <UART_SetConfig+0xa2>
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	68db      	ldr	r3, [r3, #12]
 8009f8c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009f90:	d009      	beq.n	8009fa6 <UART_SetConfig+0xa2>
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	68db      	ldr	r3, [r3, #12]
 8009f96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f9a:	d004      	beq.n	8009fa6 <UART_SetConfig+0xa2>
 8009f9c:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 8009fa0:	487d      	ldr	r0, [pc, #500]	@ (800a198 <UART_SetConfig+0x294>)
 8009fa2:	f7f8 fa39 	bl	8002418 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	6a1b      	ldr	r3, [r3, #32]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d009      	beq.n	8009fc2 <UART_SetConfig+0xbe>
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	6a1b      	ldr	r3, [r3, #32]
 8009fb2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fb6:	d004      	beq.n	8009fc2 <UART_SetConfig+0xbe>
 8009fb8:	f640 4161 	movw	r1, #3169	@ 0xc61
 8009fbc:	4876      	ldr	r0, [pc, #472]	@ (800a198 <UART_SetConfig+0x294>)
 8009fbe:	f7f8 fa2b 	bl	8002418 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	691b      	ldr	r3, [r3, #16]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d00e      	beq.n	8009fe8 <UART_SetConfig+0xe4>
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	691b      	ldr	r3, [r3, #16]
 8009fce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009fd2:	d009      	beq.n	8009fe8 <UART_SetConfig+0xe4>
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	691b      	ldr	r3, [r3, #16]
 8009fd8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009fdc:	d004      	beq.n	8009fe8 <UART_SetConfig+0xe4>
 8009fde:	f640 4164 	movw	r1, #3172	@ 0xc64
 8009fe2:	486d      	ldr	r0, [pc, #436]	@ (800a198 <UART_SetConfig+0x294>)
 8009fe4:	f7f8 fa18 	bl	8002418 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	695b      	ldr	r3, [r3, #20]
 8009fec:	f023 030c 	bic.w	r3, r3, #12
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d103      	bne.n	8009ffc <UART_SetConfig+0xf8>
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	695b      	ldr	r3, [r3, #20]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d104      	bne.n	800a006 <UART_SetConfig+0x102>
 8009ffc:	f640 4165 	movw	r1, #3173	@ 0xc65
 800a000:	4865      	ldr	r0, [pc, #404]	@ (800a198 <UART_SetConfig+0x294>)
 800a002:	f7f8 fa09 	bl	8002418 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	699b      	ldr	r3, [r3, #24]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d013      	beq.n	800a036 <UART_SetConfig+0x132>
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	699b      	ldr	r3, [r3, #24]
 800a012:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a016:	d00e      	beq.n	800a036 <UART_SetConfig+0x132>
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	699b      	ldr	r3, [r3, #24]
 800a01c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a020:	d009      	beq.n	800a036 <UART_SetConfig+0x132>
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	699b      	ldr	r3, [r3, #24]
 800a026:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a02a:	d004      	beq.n	800a036 <UART_SetConfig+0x132>
 800a02c:	f640 4166 	movw	r1, #3174	@ 0xc66
 800a030:	4859      	ldr	r0, [pc, #356]	@ (800a198 <UART_SetConfig+0x294>)
 800a032:	f7f8 f9f1 	bl	8002418 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	69db      	ldr	r3, [r3, #28]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d009      	beq.n	800a052 <UART_SetConfig+0x14e>
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	69db      	ldr	r3, [r3, #28]
 800a042:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a046:	d004      	beq.n	800a052 <UART_SetConfig+0x14e>
 800a048:	f640 4167 	movw	r1, #3175	@ 0xc67
 800a04c:	4852      	ldr	r0, [pc, #328]	@ (800a198 <UART_SetConfig+0x294>)
 800a04e:	f7f8 f9e3 	bl	8002418 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	689a      	ldr	r2, [r3, #8]
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	691b      	ldr	r3, [r3, #16]
 800a05a:	431a      	orrs	r2, r3
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	695b      	ldr	r3, [r3, #20]
 800a060:	431a      	orrs	r2, r3
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	69db      	ldr	r3, [r3, #28]
 800a066:	4313      	orrs	r3, r2
 800a068:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	681a      	ldr	r2, [r3, #0]
 800a070:	4b4b      	ldr	r3, [pc, #300]	@ (800a1a0 <UART_SetConfig+0x29c>)
 800a072:	4013      	ands	r3, r2
 800a074:	68fa      	ldr	r2, [r7, #12]
 800a076:	6812      	ldr	r2, [r2, #0]
 800a078:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a07a:	430b      	orrs	r3, r1
 800a07c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	68da      	ldr	r2, [r3, #12]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	430a      	orrs	r2, r1
 800a092:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	699b      	ldr	r3, [r3, #24]
 800a098:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	4a3f      	ldr	r2, [pc, #252]	@ (800a19c <UART_SetConfig+0x298>)
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d004      	beq.n	800a0ae <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	6a1b      	ldr	r3, [r3, #32]
 800a0a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0aa:	4313      	orrs	r3, r2
 800a0ac:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	689b      	ldr	r3, [r3, #8]
 800a0b4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0be:	430a      	orrs	r2, r1
 800a0c0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a37      	ldr	r2, [pc, #220]	@ (800a1a4 <UART_SetConfig+0x2a0>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d125      	bne.n	800a118 <UART_SetConfig+0x214>
 800a0cc:	4b36      	ldr	r3, [pc, #216]	@ (800a1a8 <UART_SetConfig+0x2a4>)
 800a0ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0d2:	f003 0303 	and.w	r3, r3, #3
 800a0d6:	2b03      	cmp	r3, #3
 800a0d8:	d81a      	bhi.n	800a110 <UART_SetConfig+0x20c>
 800a0da:	a201      	add	r2, pc, #4	@ (adr r2, 800a0e0 <UART_SetConfig+0x1dc>)
 800a0dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0e0:	0800a0f1 	.word	0x0800a0f1
 800a0e4:	0800a101 	.word	0x0800a101
 800a0e8:	0800a0f9 	.word	0x0800a0f9
 800a0ec:	0800a109 	.word	0x0800a109
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0f6:	e114      	b.n	800a322 <UART_SetConfig+0x41e>
 800a0f8:	2302      	movs	r3, #2
 800a0fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0fe:	e110      	b.n	800a322 <UART_SetConfig+0x41e>
 800a100:	2304      	movs	r3, #4
 800a102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a106:	e10c      	b.n	800a322 <UART_SetConfig+0x41e>
 800a108:	2308      	movs	r3, #8
 800a10a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a10e:	e108      	b.n	800a322 <UART_SetConfig+0x41e>
 800a110:	2310      	movs	r3, #16
 800a112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a116:	e104      	b.n	800a322 <UART_SetConfig+0x41e>
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a23      	ldr	r2, [pc, #140]	@ (800a1ac <UART_SetConfig+0x2a8>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d146      	bne.n	800a1b0 <UART_SetConfig+0x2ac>
 800a122:	4b21      	ldr	r3, [pc, #132]	@ (800a1a8 <UART_SetConfig+0x2a4>)
 800a124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a128:	f003 030c 	and.w	r3, r3, #12
 800a12c:	2b0c      	cmp	r3, #12
 800a12e:	d82d      	bhi.n	800a18c <UART_SetConfig+0x288>
 800a130:	a201      	add	r2, pc, #4	@ (adr r2, 800a138 <UART_SetConfig+0x234>)
 800a132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a136:	bf00      	nop
 800a138:	0800a16d 	.word	0x0800a16d
 800a13c:	0800a18d 	.word	0x0800a18d
 800a140:	0800a18d 	.word	0x0800a18d
 800a144:	0800a18d 	.word	0x0800a18d
 800a148:	0800a17d 	.word	0x0800a17d
 800a14c:	0800a18d 	.word	0x0800a18d
 800a150:	0800a18d 	.word	0x0800a18d
 800a154:	0800a18d 	.word	0x0800a18d
 800a158:	0800a175 	.word	0x0800a175
 800a15c:	0800a18d 	.word	0x0800a18d
 800a160:	0800a18d 	.word	0x0800a18d
 800a164:	0800a18d 	.word	0x0800a18d
 800a168:	0800a185 	.word	0x0800a185
 800a16c:	2300      	movs	r3, #0
 800a16e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a172:	e0d6      	b.n	800a322 <UART_SetConfig+0x41e>
 800a174:	2302      	movs	r3, #2
 800a176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a17a:	e0d2      	b.n	800a322 <UART_SetConfig+0x41e>
 800a17c:	2304      	movs	r3, #4
 800a17e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a182:	e0ce      	b.n	800a322 <UART_SetConfig+0x41e>
 800a184:	2308      	movs	r3, #8
 800a186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a18a:	e0ca      	b.n	800a322 <UART_SetConfig+0x41e>
 800a18c:	2310      	movs	r3, #16
 800a18e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a192:	e0c6      	b.n	800a322 <UART_SetConfig+0x41e>
 800a194:	00989680 	.word	0x00989680
 800a198:	0800c480 	.word	0x0800c480
 800a19c:	40008000 	.word	0x40008000
 800a1a0:	efff69f3 	.word	0xefff69f3
 800a1a4:	40013800 	.word	0x40013800
 800a1a8:	40021000 	.word	0x40021000
 800a1ac:	40004400 	.word	0x40004400
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	4aae      	ldr	r2, [pc, #696]	@ (800a470 <UART_SetConfig+0x56c>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d125      	bne.n	800a206 <UART_SetConfig+0x302>
 800a1ba:	4bae      	ldr	r3, [pc, #696]	@ (800a474 <UART_SetConfig+0x570>)
 800a1bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1c0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a1c4:	2b30      	cmp	r3, #48	@ 0x30
 800a1c6:	d016      	beq.n	800a1f6 <UART_SetConfig+0x2f2>
 800a1c8:	2b30      	cmp	r3, #48	@ 0x30
 800a1ca:	d818      	bhi.n	800a1fe <UART_SetConfig+0x2fa>
 800a1cc:	2b20      	cmp	r3, #32
 800a1ce:	d00a      	beq.n	800a1e6 <UART_SetConfig+0x2e2>
 800a1d0:	2b20      	cmp	r3, #32
 800a1d2:	d814      	bhi.n	800a1fe <UART_SetConfig+0x2fa>
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d002      	beq.n	800a1de <UART_SetConfig+0x2da>
 800a1d8:	2b10      	cmp	r3, #16
 800a1da:	d008      	beq.n	800a1ee <UART_SetConfig+0x2ea>
 800a1dc:	e00f      	b.n	800a1fe <UART_SetConfig+0x2fa>
 800a1de:	2300      	movs	r3, #0
 800a1e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a1e4:	e09d      	b.n	800a322 <UART_SetConfig+0x41e>
 800a1e6:	2302      	movs	r3, #2
 800a1e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a1ec:	e099      	b.n	800a322 <UART_SetConfig+0x41e>
 800a1ee:	2304      	movs	r3, #4
 800a1f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a1f4:	e095      	b.n	800a322 <UART_SetConfig+0x41e>
 800a1f6:	2308      	movs	r3, #8
 800a1f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a1fc:	e091      	b.n	800a322 <UART_SetConfig+0x41e>
 800a1fe:	2310      	movs	r3, #16
 800a200:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a204:	e08d      	b.n	800a322 <UART_SetConfig+0x41e>
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a9b      	ldr	r2, [pc, #620]	@ (800a478 <UART_SetConfig+0x574>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d125      	bne.n	800a25c <UART_SetConfig+0x358>
 800a210:	4b98      	ldr	r3, [pc, #608]	@ (800a474 <UART_SetConfig+0x570>)
 800a212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a216:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a21a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a21c:	d016      	beq.n	800a24c <UART_SetConfig+0x348>
 800a21e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a220:	d818      	bhi.n	800a254 <UART_SetConfig+0x350>
 800a222:	2b80      	cmp	r3, #128	@ 0x80
 800a224:	d00a      	beq.n	800a23c <UART_SetConfig+0x338>
 800a226:	2b80      	cmp	r3, #128	@ 0x80
 800a228:	d814      	bhi.n	800a254 <UART_SetConfig+0x350>
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d002      	beq.n	800a234 <UART_SetConfig+0x330>
 800a22e:	2b40      	cmp	r3, #64	@ 0x40
 800a230:	d008      	beq.n	800a244 <UART_SetConfig+0x340>
 800a232:	e00f      	b.n	800a254 <UART_SetConfig+0x350>
 800a234:	2300      	movs	r3, #0
 800a236:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a23a:	e072      	b.n	800a322 <UART_SetConfig+0x41e>
 800a23c:	2302      	movs	r3, #2
 800a23e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a242:	e06e      	b.n	800a322 <UART_SetConfig+0x41e>
 800a244:	2304      	movs	r3, #4
 800a246:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a24a:	e06a      	b.n	800a322 <UART_SetConfig+0x41e>
 800a24c:	2308      	movs	r3, #8
 800a24e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a252:	e066      	b.n	800a322 <UART_SetConfig+0x41e>
 800a254:	2310      	movs	r3, #16
 800a256:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a25a:	e062      	b.n	800a322 <UART_SetConfig+0x41e>
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4a86      	ldr	r2, [pc, #536]	@ (800a47c <UART_SetConfig+0x578>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d12a      	bne.n	800a2bc <UART_SetConfig+0x3b8>
 800a266:	4b83      	ldr	r3, [pc, #524]	@ (800a474 <UART_SetConfig+0x570>)
 800a268:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a26c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a270:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a274:	d01a      	beq.n	800a2ac <UART_SetConfig+0x3a8>
 800a276:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a27a:	d81b      	bhi.n	800a2b4 <UART_SetConfig+0x3b0>
 800a27c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a280:	d00c      	beq.n	800a29c <UART_SetConfig+0x398>
 800a282:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a286:	d815      	bhi.n	800a2b4 <UART_SetConfig+0x3b0>
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d003      	beq.n	800a294 <UART_SetConfig+0x390>
 800a28c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a290:	d008      	beq.n	800a2a4 <UART_SetConfig+0x3a0>
 800a292:	e00f      	b.n	800a2b4 <UART_SetConfig+0x3b0>
 800a294:	2300      	movs	r3, #0
 800a296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a29a:	e042      	b.n	800a322 <UART_SetConfig+0x41e>
 800a29c:	2302      	movs	r3, #2
 800a29e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2a2:	e03e      	b.n	800a322 <UART_SetConfig+0x41e>
 800a2a4:	2304      	movs	r3, #4
 800a2a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2aa:	e03a      	b.n	800a322 <UART_SetConfig+0x41e>
 800a2ac:	2308      	movs	r3, #8
 800a2ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2b2:	e036      	b.n	800a322 <UART_SetConfig+0x41e>
 800a2b4:	2310      	movs	r3, #16
 800a2b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2ba:	e032      	b.n	800a322 <UART_SetConfig+0x41e>
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	4a6f      	ldr	r2, [pc, #444]	@ (800a480 <UART_SetConfig+0x57c>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d12a      	bne.n	800a31c <UART_SetConfig+0x418>
 800a2c6:	4b6b      	ldr	r3, [pc, #428]	@ (800a474 <UART_SetConfig+0x570>)
 800a2c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2cc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a2d0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a2d4:	d01a      	beq.n	800a30c <UART_SetConfig+0x408>
 800a2d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a2da:	d81b      	bhi.n	800a314 <UART_SetConfig+0x410>
 800a2dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2e0:	d00c      	beq.n	800a2fc <UART_SetConfig+0x3f8>
 800a2e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2e6:	d815      	bhi.n	800a314 <UART_SetConfig+0x410>
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d003      	beq.n	800a2f4 <UART_SetConfig+0x3f0>
 800a2ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2f0:	d008      	beq.n	800a304 <UART_SetConfig+0x400>
 800a2f2:	e00f      	b.n	800a314 <UART_SetConfig+0x410>
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2fa:	e012      	b.n	800a322 <UART_SetConfig+0x41e>
 800a2fc:	2302      	movs	r3, #2
 800a2fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a302:	e00e      	b.n	800a322 <UART_SetConfig+0x41e>
 800a304:	2304      	movs	r3, #4
 800a306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a30a:	e00a      	b.n	800a322 <UART_SetConfig+0x41e>
 800a30c:	2308      	movs	r3, #8
 800a30e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a312:	e006      	b.n	800a322 <UART_SetConfig+0x41e>
 800a314:	2310      	movs	r3, #16
 800a316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a31a:	e002      	b.n	800a322 <UART_SetConfig+0x41e>
 800a31c:	2310      	movs	r3, #16
 800a31e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4a56      	ldr	r2, [pc, #344]	@ (800a480 <UART_SetConfig+0x57c>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d17a      	bne.n	800a422 <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a32c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a330:	2b08      	cmp	r3, #8
 800a332:	d824      	bhi.n	800a37e <UART_SetConfig+0x47a>
 800a334:	a201      	add	r2, pc, #4	@ (adr r2, 800a33c <UART_SetConfig+0x438>)
 800a336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a33a:	bf00      	nop
 800a33c:	0800a361 	.word	0x0800a361
 800a340:	0800a37f 	.word	0x0800a37f
 800a344:	0800a369 	.word	0x0800a369
 800a348:	0800a37f 	.word	0x0800a37f
 800a34c:	0800a36f 	.word	0x0800a36f
 800a350:	0800a37f 	.word	0x0800a37f
 800a354:	0800a37f 	.word	0x0800a37f
 800a358:	0800a37f 	.word	0x0800a37f
 800a35c:	0800a377 	.word	0x0800a377
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a360:	f7fa ff5e 	bl	8005220 <HAL_RCC_GetPCLK1Freq>
 800a364:	61f8      	str	r0, [r7, #28]
        break;
 800a366:	e010      	b.n	800a38a <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a368:	4b46      	ldr	r3, [pc, #280]	@ (800a484 <UART_SetConfig+0x580>)
 800a36a:	61fb      	str	r3, [r7, #28]
        break;
 800a36c:	e00d      	b.n	800a38a <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a36e:	f7fa febf 	bl	80050f0 <HAL_RCC_GetSysClockFreq>
 800a372:	61f8      	str	r0, [r7, #28]
        break;
 800a374:	e009      	b.n	800a38a <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a376:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a37a:	61fb      	str	r3, [r7, #28]
        break;
 800a37c:	e005      	b.n	800a38a <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 800a37e:	2300      	movs	r3, #0
 800a380:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a382:	2301      	movs	r3, #1
 800a384:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a388:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a38a:	69fb      	ldr	r3, [r7, #28]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	f000 8107 	beq.w	800a5a0 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	685a      	ldr	r2, [r3, #4]
 800a396:	4613      	mov	r3, r2
 800a398:	005b      	lsls	r3, r3, #1
 800a39a:	4413      	add	r3, r2
 800a39c:	69fa      	ldr	r2, [r7, #28]
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	d305      	bcc.n	800a3ae <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	685b      	ldr	r3, [r3, #4]
 800a3a6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a3a8:	69fa      	ldr	r2, [r7, #28]
 800a3aa:	429a      	cmp	r2, r3
 800a3ac:	d903      	bls.n	800a3b6 <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a3b4:	e0f4      	b.n	800a5a0 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a3b6:	69fb      	ldr	r3, [r7, #28]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	461c      	mov	r4, r3
 800a3bc:	4615      	mov	r5, r2
 800a3be:	f04f 0200 	mov.w	r2, #0
 800a3c2:	f04f 0300 	mov.w	r3, #0
 800a3c6:	022b      	lsls	r3, r5, #8
 800a3c8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a3cc:	0222      	lsls	r2, r4, #8
 800a3ce:	68f9      	ldr	r1, [r7, #12]
 800a3d0:	6849      	ldr	r1, [r1, #4]
 800a3d2:	0849      	lsrs	r1, r1, #1
 800a3d4:	2000      	movs	r0, #0
 800a3d6:	4688      	mov	r8, r1
 800a3d8:	4681      	mov	r9, r0
 800a3da:	eb12 0a08 	adds.w	sl, r2, r8
 800a3de:	eb43 0b09 	adc.w	fp, r3, r9
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	603b      	str	r3, [r7, #0]
 800a3ea:	607a      	str	r2, [r7, #4]
 800a3ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3f0:	4650      	mov	r0, sl
 800a3f2:	4659      	mov	r1, fp
 800a3f4:	f7f5 ff3c 	bl	8000270 <__aeabi_uldivmod>
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	460b      	mov	r3, r1
 800a3fc:	4613      	mov	r3, r2
 800a3fe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a400:	69bb      	ldr	r3, [r7, #24]
 800a402:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a406:	d308      	bcc.n	800a41a <UART_SetConfig+0x516>
 800a408:	69bb      	ldr	r3, [r7, #24]
 800a40a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a40e:	d204      	bcs.n	800a41a <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	69ba      	ldr	r2, [r7, #24]
 800a416:	60da      	str	r2, [r3, #12]
 800a418:	e0c2      	b.n	800a5a0 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 800a41a:	2301      	movs	r3, #1
 800a41c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a420:	e0be      	b.n	800a5a0 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	69db      	ldr	r3, [r3, #28]
 800a426:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a42a:	d16a      	bne.n	800a502 <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 800a42c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a430:	2b08      	cmp	r3, #8
 800a432:	d834      	bhi.n	800a49e <UART_SetConfig+0x59a>
 800a434:	a201      	add	r2, pc, #4	@ (adr r2, 800a43c <UART_SetConfig+0x538>)
 800a436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a43a:	bf00      	nop
 800a43c:	0800a461 	.word	0x0800a461
 800a440:	0800a469 	.word	0x0800a469
 800a444:	0800a489 	.word	0x0800a489
 800a448:	0800a49f 	.word	0x0800a49f
 800a44c:	0800a48f 	.word	0x0800a48f
 800a450:	0800a49f 	.word	0x0800a49f
 800a454:	0800a49f 	.word	0x0800a49f
 800a458:	0800a49f 	.word	0x0800a49f
 800a45c:	0800a497 	.word	0x0800a497
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a460:	f7fa fede 	bl	8005220 <HAL_RCC_GetPCLK1Freq>
 800a464:	61f8      	str	r0, [r7, #28]
        break;
 800a466:	e020      	b.n	800a4aa <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a468:	f7fa fef0 	bl	800524c <HAL_RCC_GetPCLK2Freq>
 800a46c:	61f8      	str	r0, [r7, #28]
        break;
 800a46e:	e01c      	b.n	800a4aa <UART_SetConfig+0x5a6>
 800a470:	40004800 	.word	0x40004800
 800a474:	40021000 	.word	0x40021000
 800a478:	40004c00 	.word	0x40004c00
 800a47c:	40005000 	.word	0x40005000
 800a480:	40008000 	.word	0x40008000
 800a484:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a488:	4b4c      	ldr	r3, [pc, #304]	@ (800a5bc <UART_SetConfig+0x6b8>)
 800a48a:	61fb      	str	r3, [r7, #28]
        break;
 800a48c:	e00d      	b.n	800a4aa <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a48e:	f7fa fe2f 	bl	80050f0 <HAL_RCC_GetSysClockFreq>
 800a492:	61f8      	str	r0, [r7, #28]
        break;
 800a494:	e009      	b.n	800a4aa <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a49a:	61fb      	str	r3, [r7, #28]
        break;
 800a49c:	e005      	b.n	800a4aa <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a4a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a4aa:	69fb      	ldr	r3, [r7, #28]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d077      	beq.n	800a5a0 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a4b0:	69fb      	ldr	r3, [r7, #28]
 800a4b2:	005a      	lsls	r2, r3, #1
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	685b      	ldr	r3, [r3, #4]
 800a4b8:	085b      	lsrs	r3, r3, #1
 800a4ba:	441a      	add	r2, r3
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4c4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a4c6:	69bb      	ldr	r3, [r7, #24]
 800a4c8:	2b0f      	cmp	r3, #15
 800a4ca:	d916      	bls.n	800a4fa <UART_SetConfig+0x5f6>
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4d2:	d212      	bcs.n	800a4fa <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a4d4:	69bb      	ldr	r3, [r7, #24]
 800a4d6:	b29b      	uxth	r3, r3
 800a4d8:	f023 030f 	bic.w	r3, r3, #15
 800a4dc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a4de:	69bb      	ldr	r3, [r7, #24]
 800a4e0:	085b      	lsrs	r3, r3, #1
 800a4e2:	b29b      	uxth	r3, r3
 800a4e4:	f003 0307 	and.w	r3, r3, #7
 800a4e8:	b29a      	uxth	r2, r3
 800a4ea:	8afb      	ldrh	r3, [r7, #22]
 800a4ec:	4313      	orrs	r3, r2
 800a4ee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	8afa      	ldrh	r2, [r7, #22]
 800a4f6:	60da      	str	r2, [r3, #12]
 800a4f8:	e052      	b.n	800a5a0 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a500:	e04e      	b.n	800a5a0 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a502:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a506:	2b08      	cmp	r3, #8
 800a508:	d827      	bhi.n	800a55a <UART_SetConfig+0x656>
 800a50a:	a201      	add	r2, pc, #4	@ (adr r2, 800a510 <UART_SetConfig+0x60c>)
 800a50c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a510:	0800a535 	.word	0x0800a535
 800a514:	0800a53d 	.word	0x0800a53d
 800a518:	0800a545 	.word	0x0800a545
 800a51c:	0800a55b 	.word	0x0800a55b
 800a520:	0800a54b 	.word	0x0800a54b
 800a524:	0800a55b 	.word	0x0800a55b
 800a528:	0800a55b 	.word	0x0800a55b
 800a52c:	0800a55b 	.word	0x0800a55b
 800a530:	0800a553 	.word	0x0800a553
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a534:	f7fa fe74 	bl	8005220 <HAL_RCC_GetPCLK1Freq>
 800a538:	61f8      	str	r0, [r7, #28]
        break;
 800a53a:	e014      	b.n	800a566 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a53c:	f7fa fe86 	bl	800524c <HAL_RCC_GetPCLK2Freq>
 800a540:	61f8      	str	r0, [r7, #28]
        break;
 800a542:	e010      	b.n	800a566 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a544:	4b1d      	ldr	r3, [pc, #116]	@ (800a5bc <UART_SetConfig+0x6b8>)
 800a546:	61fb      	str	r3, [r7, #28]
        break;
 800a548:	e00d      	b.n	800a566 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a54a:	f7fa fdd1 	bl	80050f0 <HAL_RCC_GetSysClockFreq>
 800a54e:	61f8      	str	r0, [r7, #28]
        break;
 800a550:	e009      	b.n	800a566 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a556:	61fb      	str	r3, [r7, #28]
        break;
 800a558:	e005      	b.n	800a566 <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 800a55a:	2300      	movs	r3, #0
 800a55c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a55e:	2301      	movs	r3, #1
 800a560:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a564:	bf00      	nop
    }

    if (pclk != 0U)
 800a566:	69fb      	ldr	r3, [r7, #28]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d019      	beq.n	800a5a0 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	685b      	ldr	r3, [r3, #4]
 800a570:	085a      	lsrs	r2, r3, #1
 800a572:	69fb      	ldr	r3, [r7, #28]
 800a574:	441a      	add	r2, r3
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a57e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a580:	69bb      	ldr	r3, [r7, #24]
 800a582:	2b0f      	cmp	r3, #15
 800a584:	d909      	bls.n	800a59a <UART_SetConfig+0x696>
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a58c:	d205      	bcs.n	800a59a <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a58e:	69bb      	ldr	r3, [r7, #24]
 800a590:	b29a      	uxth	r2, r3
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	60da      	str	r2, [r3, #12]
 800a598:	e002      	b.n	800a5a0 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800a59a:	2301      	movs	r3, #1
 800a59c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a5ac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3728      	adds	r7, #40	@ 0x28
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a5ba:	bf00      	nop
 800a5bc:	00f42400 	.word	0x00f42400

0800a5c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b082      	sub	sp, #8
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5cc:	2bff      	cmp	r3, #255	@ 0xff
 800a5ce:	d904      	bls.n	800a5da <UART_AdvFeatureConfig+0x1a>
 800a5d0:	f640 514d 	movw	r1, #3405	@ 0xd4d
 800a5d4:	4891      	ldr	r0, [pc, #580]	@ (800a81c <UART_AdvFeatureConfig+0x25c>)
 800a5d6:	f7f7 ff1f 	bl	8002418 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5de:	f003 0308 	and.w	r3, r3, #8
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d018      	beq.n	800a618 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d009      	beq.n	800a602 <UART_AdvFeatureConfig+0x42>
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a5f6:	d004      	beq.n	800a602 <UART_AdvFeatureConfig+0x42>
 800a5f8:	f640 5152 	movw	r1, #3410	@ 0xd52
 800a5fc:	4887      	ldr	r0, [pc, #540]	@ (800a81c <UART_AdvFeatureConfig+0x25c>)
 800a5fe:	f7f7 ff0b 	bl	8002418 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	430a      	orrs	r2, r1
 800a616:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a61c:	f003 0301 	and.w	r3, r3, #1
 800a620:	2b00      	cmp	r3, #0
 800a622:	d018      	beq.n	800a656 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d009      	beq.n	800a640 <UART_AdvFeatureConfig+0x80>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a630:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a634:	d004      	beq.n	800a640 <UART_AdvFeatureConfig+0x80>
 800a636:	f640 5159 	movw	r1, #3417	@ 0xd59
 800a63a:	4878      	ldr	r0, [pc, #480]	@ (800a81c <UART_AdvFeatureConfig+0x25c>)
 800a63c:	f7f7 feec 	bl	8002418 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	685b      	ldr	r3, [r3, #4]
 800a646:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	430a      	orrs	r2, r1
 800a654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a65a:	f003 0302 	and.w	r3, r3, #2
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d018      	beq.n	800a694 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a666:	2b00      	cmp	r3, #0
 800a668:	d009      	beq.n	800a67e <UART_AdvFeatureConfig+0xbe>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a66e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a672:	d004      	beq.n	800a67e <UART_AdvFeatureConfig+0xbe>
 800a674:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 800a678:	4868      	ldr	r0, [pc, #416]	@ (800a81c <UART_AdvFeatureConfig+0x25c>)
 800a67a:	f7f7 fecd 	bl	8002418 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	685b      	ldr	r3, [r3, #4]
 800a684:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	430a      	orrs	r2, r1
 800a692:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a698:	f003 0304 	and.w	r3, r3, #4
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d018      	beq.n	800a6d2 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d009      	beq.n	800a6bc <UART_AdvFeatureConfig+0xfc>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6ac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a6b0:	d004      	beq.n	800a6bc <UART_AdvFeatureConfig+0xfc>
 800a6b2:	f640 5167 	movw	r1, #3431	@ 0xd67
 800a6b6:	4859      	ldr	r0, [pc, #356]	@ (800a81c <UART_AdvFeatureConfig+0x25c>)
 800a6b8:	f7f7 feae 	bl	8002418 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	685b      	ldr	r3, [r3, #4]
 800a6c2:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	430a      	orrs	r2, r1
 800a6d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6d6:	f003 0310 	and.w	r3, r3, #16
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d018      	beq.n	800a710 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d009      	beq.n	800a6fa <UART_AdvFeatureConfig+0x13a>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6ee:	d004      	beq.n	800a6fa <UART_AdvFeatureConfig+0x13a>
 800a6f0:	f640 516e 	movw	r1, #3438	@ 0xd6e
 800a6f4:	4849      	ldr	r0, [pc, #292]	@ (800a81c <UART_AdvFeatureConfig+0x25c>)
 800a6f6:	f7f7 fe8f 	bl	8002418 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	430a      	orrs	r2, r1
 800a70e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a714:	f003 0320 	and.w	r3, r3, #32
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d018      	beq.n	800a74e <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a720:	2b00      	cmp	r3, #0
 800a722:	d009      	beq.n	800a738 <UART_AdvFeatureConfig+0x178>
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a728:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a72c:	d004      	beq.n	800a738 <UART_AdvFeatureConfig+0x178>
 800a72e:	f640 5175 	movw	r1, #3445	@ 0xd75
 800a732:	483a      	ldr	r0, [pc, #232]	@ (800a81c <UART_AdvFeatureConfig+0x25c>)
 800a734:	f7f7 fe70 	bl	8002418 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	689b      	ldr	r3, [r3, #8]
 800a73e:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	430a      	orrs	r2, r1
 800a74c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a756:	2b00      	cmp	r3, #0
 800a758:	d06c      	beq.n	800a834 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4a30      	ldr	r2, [pc, #192]	@ (800a820 <UART_AdvFeatureConfig+0x260>)
 800a760:	4293      	cmp	r3, r2
 800a762:	d018      	beq.n	800a796 <UART_AdvFeatureConfig+0x1d6>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	4a2e      	ldr	r2, [pc, #184]	@ (800a824 <UART_AdvFeatureConfig+0x264>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d013      	beq.n	800a796 <UART_AdvFeatureConfig+0x1d6>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	4a2d      	ldr	r2, [pc, #180]	@ (800a828 <UART_AdvFeatureConfig+0x268>)
 800a774:	4293      	cmp	r3, r2
 800a776:	d00e      	beq.n	800a796 <UART_AdvFeatureConfig+0x1d6>
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	4a2b      	ldr	r2, [pc, #172]	@ (800a82c <UART_AdvFeatureConfig+0x26c>)
 800a77e:	4293      	cmp	r3, r2
 800a780:	d009      	beq.n	800a796 <UART_AdvFeatureConfig+0x1d6>
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	4a2a      	ldr	r2, [pc, #168]	@ (800a830 <UART_AdvFeatureConfig+0x270>)
 800a788:	4293      	cmp	r3, r2
 800a78a:	d004      	beq.n	800a796 <UART_AdvFeatureConfig+0x1d6>
 800a78c:	f640 517c 	movw	r1, #3452	@ 0xd7c
 800a790:	4822      	ldr	r0, [pc, #136]	@ (800a81c <UART_AdvFeatureConfig+0x25c>)
 800a792:	f7f7 fe41 	bl	8002418 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d009      	beq.n	800a7b2 <UART_AdvFeatureConfig+0x1f2>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7a6:	d004      	beq.n	800a7b2 <UART_AdvFeatureConfig+0x1f2>
 800a7a8:	f640 517d 	movw	r1, #3453	@ 0xd7d
 800a7ac:	481b      	ldr	r0, [pc, #108]	@ (800a81c <UART_AdvFeatureConfig+0x25c>)
 800a7ae:	f7f7 fe33 	bl	8002418 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	685b      	ldr	r3, [r3, #4]
 800a7b8:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	430a      	orrs	r2, r1
 800a7c6:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7d0:	d130      	bne.n	800a834 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d013      	beq.n	800a802 <UART_AdvFeatureConfig+0x242>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a7e2:	d00e      	beq.n	800a802 <UART_AdvFeatureConfig+0x242>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a7ec:	d009      	beq.n	800a802 <UART_AdvFeatureConfig+0x242>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7f2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a7f6:	d004      	beq.n	800a802 <UART_AdvFeatureConfig+0x242>
 800a7f8:	f640 5182 	movw	r1, #3458	@ 0xd82
 800a7fc:	4807      	ldr	r0, [pc, #28]	@ (800a81c <UART_AdvFeatureConfig+0x25c>)
 800a7fe:	f7f7 fe0b 	bl	8002418 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	685b      	ldr	r3, [r3, #4]
 800a808:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	430a      	orrs	r2, r1
 800a816:	605a      	str	r2, [r3, #4]
 800a818:	e00c      	b.n	800a834 <UART_AdvFeatureConfig+0x274>
 800a81a:	bf00      	nop
 800a81c:	0800c480 	.word	0x0800c480
 800a820:	40013800 	.word	0x40013800
 800a824:	40004400 	.word	0x40004400
 800a828:	40004800 	.word	0x40004800
 800a82c:	40004c00 	.word	0x40004c00
 800a830:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a838:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d018      	beq.n	800a872 <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a844:	2b00      	cmp	r3, #0
 800a846:	d009      	beq.n	800a85c <UART_AdvFeatureConfig+0x29c>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a84c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a850:	d004      	beq.n	800a85c <UART_AdvFeatureConfig+0x29c>
 800a852:	f640 518a 	movw	r1, #3466	@ 0xd8a
 800a856:	4809      	ldr	r0, [pc, #36]	@ (800a87c <UART_AdvFeatureConfig+0x2bc>)
 800a858:	f7f7 fdde 	bl	8002418 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	685b      	ldr	r3, [r3, #4]
 800a862:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	430a      	orrs	r2, r1
 800a870:	605a      	str	r2, [r3, #4]
  }
}
 800a872:	bf00      	nop
 800a874:	3708      	adds	r7, #8
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}
 800a87a:	bf00      	nop
 800a87c:	0800c480 	.word	0x0800c480

0800a880 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b098      	sub	sp, #96	@ 0x60
 800a884:	af02      	add	r7, sp, #8
 800a886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2200      	movs	r2, #0
 800a88c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a890:	f7f8 fc84 	bl	800319c <HAL_GetTick>
 800a894:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f003 0308 	and.w	r3, r3, #8
 800a8a0:	2b08      	cmp	r3, #8
 800a8a2:	d12e      	bne.n	800a902 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a8a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a8a8:	9300      	str	r3, [sp, #0]
 800a8aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f000 f88c 	bl	800a9d0 <UART_WaitOnFlagUntilTimeout>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d021      	beq.n	800a902 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c6:	e853 3f00 	ldrex	r3, [r3]
 800a8ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a8cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a8d2:	653b      	str	r3, [r7, #80]	@ 0x50
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	461a      	mov	r2, r3
 800a8da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a8e4:	e841 2300 	strex	r3, r2, [r1]
 800a8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a8ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d1e6      	bne.n	800a8be <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2220      	movs	r2, #32
 800a8f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a8fe:	2303      	movs	r3, #3
 800a900:	e062      	b.n	800a9c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	f003 0304 	and.w	r3, r3, #4
 800a90c:	2b04      	cmp	r3, #4
 800a90e:	d149      	bne.n	800a9a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a910:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a914:	9300      	str	r3, [sp, #0]
 800a916:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a918:	2200      	movs	r2, #0
 800a91a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f000 f856 	bl	800a9d0 <UART_WaitOnFlagUntilTimeout>
 800a924:	4603      	mov	r3, r0
 800a926:	2b00      	cmp	r3, #0
 800a928:	d03c      	beq.n	800a9a4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a932:	e853 3f00 	ldrex	r3, [r3]
 800a936:	623b      	str	r3, [r7, #32]
   return(result);
 800a938:	6a3b      	ldr	r3, [r7, #32]
 800a93a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a93e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	461a      	mov	r2, r3
 800a946:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a948:	633b      	str	r3, [r7, #48]	@ 0x30
 800a94a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a94c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a94e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a950:	e841 2300 	strex	r3, r2, [r1]
 800a954:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d1e6      	bne.n	800a92a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	3308      	adds	r3, #8
 800a962:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	e853 3f00 	ldrex	r3, [r3]
 800a96a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	f023 0301 	bic.w	r3, r3, #1
 800a972:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	3308      	adds	r3, #8
 800a97a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a97c:	61fa      	str	r2, [r7, #28]
 800a97e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a980:	69b9      	ldr	r1, [r7, #24]
 800a982:	69fa      	ldr	r2, [r7, #28]
 800a984:	e841 2300 	strex	r3, r2, [r1]
 800a988:	617b      	str	r3, [r7, #20]
   return(result);
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d1e5      	bne.n	800a95c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2220      	movs	r2, #32
 800a994:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2200      	movs	r2, #0
 800a99c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9a0:	2303      	movs	r3, #3
 800a9a2:	e011      	b.n	800a9c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2220      	movs	r2, #32
 800a9a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2220      	movs	r2, #32
 800a9ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a9c6:	2300      	movs	r3, #0
}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	3758      	adds	r7, #88	@ 0x58
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}

0800a9d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b084      	sub	sp, #16
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	60f8      	str	r0, [r7, #12]
 800a9d8:	60b9      	str	r1, [r7, #8]
 800a9da:	603b      	str	r3, [r7, #0]
 800a9dc:	4613      	mov	r3, r2
 800a9de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9e0:	e04f      	b.n	800aa82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9e2:	69bb      	ldr	r3, [r7, #24]
 800a9e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9e8:	d04b      	beq.n	800aa82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a9ea:	f7f8 fbd7 	bl	800319c <HAL_GetTick>
 800a9ee:	4602      	mov	r2, r0
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	1ad3      	subs	r3, r2, r3
 800a9f4:	69ba      	ldr	r2, [r7, #24]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d302      	bcc.n	800aa00 <UART_WaitOnFlagUntilTimeout+0x30>
 800a9fa:	69bb      	ldr	r3, [r7, #24]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d101      	bne.n	800aa04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aa00:	2303      	movs	r3, #3
 800aa02:	e04e      	b.n	800aaa2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f003 0304 	and.w	r3, r3, #4
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d037      	beq.n	800aa82 <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	2b80      	cmp	r3, #128	@ 0x80
 800aa16:	d034      	beq.n	800aa82 <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	2b40      	cmp	r3, #64	@ 0x40
 800aa1c:	d031      	beq.n	800aa82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	69db      	ldr	r3, [r3, #28]
 800aa24:	f003 0308 	and.w	r3, r3, #8
 800aa28:	2b08      	cmp	r3, #8
 800aa2a:	d110      	bne.n	800aa4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	2208      	movs	r2, #8
 800aa32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa34:	68f8      	ldr	r0, [r7, #12]
 800aa36:	f000 f838 	bl	800aaaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2208      	movs	r2, #8
 800aa3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	2200      	movs	r2, #0
 800aa46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	e029      	b.n	800aaa2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	69db      	ldr	r3, [r3, #28]
 800aa54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa5c:	d111      	bne.n	800aa82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa68:	68f8      	ldr	r0, [r7, #12]
 800aa6a:	f000 f81e 	bl	800aaaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2220      	movs	r2, #32
 800aa72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800aa7e:	2303      	movs	r3, #3
 800aa80:	e00f      	b.n	800aaa2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	69da      	ldr	r2, [r3, #28]
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	4013      	ands	r3, r2
 800aa8c:	68ba      	ldr	r2, [r7, #8]
 800aa8e:	429a      	cmp	r2, r3
 800aa90:	bf0c      	ite	eq
 800aa92:	2301      	moveq	r3, #1
 800aa94:	2300      	movne	r3, #0
 800aa96:	b2db      	uxtb	r3, r3
 800aa98:	461a      	mov	r2, r3
 800aa9a:	79fb      	ldrb	r3, [r7, #7]
 800aa9c:	429a      	cmp	r2, r3
 800aa9e:	d0a0      	beq.n	800a9e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aaa0:	2300      	movs	r3, #0
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3710      	adds	r7, #16
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aaaa:	b480      	push	{r7}
 800aaac:	b095      	sub	sp, #84	@ 0x54
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaba:	e853 3f00 	ldrex	r3, [r3]
 800aabe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	461a      	mov	r2, r3
 800aace:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aad0:	643b      	str	r3, [r7, #64]	@ 0x40
 800aad2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aad4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aad6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aad8:	e841 2300 	strex	r3, r2, [r1]
 800aadc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d1e6      	bne.n	800aab2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	3308      	adds	r3, #8
 800aaea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaec:	6a3b      	ldr	r3, [r7, #32]
 800aaee:	e853 3f00 	ldrex	r3, [r3]
 800aaf2:	61fb      	str	r3, [r7, #28]
   return(result);
 800aaf4:	69fb      	ldr	r3, [r7, #28]
 800aaf6:	f023 0301 	bic.w	r3, r3, #1
 800aafa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	3308      	adds	r3, #8
 800ab02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ab06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab0c:	e841 2300 	strex	r3, r2, [r1]
 800ab10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d1e5      	bne.n	800aae4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d118      	bne.n	800ab52 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	e853 3f00 	ldrex	r3, [r3]
 800ab2c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	f023 0310 	bic.w	r3, r3, #16
 800ab34:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	461a      	mov	r2, r3
 800ab3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab3e:	61bb      	str	r3, [r7, #24]
 800ab40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab42:	6979      	ldr	r1, [r7, #20]
 800ab44:	69ba      	ldr	r2, [r7, #24]
 800ab46:	e841 2300 	strex	r3, r2, [r1]
 800ab4a:	613b      	str	r3, [r7, #16]
   return(result);
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1e6      	bne.n	800ab20 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2220      	movs	r2, #32
 800ab56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2200      	movs	r2, #0
 800ab64:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ab66:	bf00      	nop
 800ab68:	3754      	adds	r7, #84	@ 0x54
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr
	...

0800ab74 <calloc>:
 800ab74:	4b02      	ldr	r3, [pc, #8]	@ (800ab80 <calloc+0xc>)
 800ab76:	460a      	mov	r2, r1
 800ab78:	4601      	mov	r1, r0
 800ab7a:	6818      	ldr	r0, [r3, #0]
 800ab7c:	f000 b802 	b.w	800ab84 <_calloc_r>
 800ab80:	20000028 	.word	0x20000028

0800ab84 <_calloc_r>:
 800ab84:	b570      	push	{r4, r5, r6, lr}
 800ab86:	fba1 5402 	umull	r5, r4, r1, r2
 800ab8a:	b934      	cbnz	r4, 800ab9a <_calloc_r+0x16>
 800ab8c:	4629      	mov	r1, r5
 800ab8e:	f000 f83f 	bl	800ac10 <_malloc_r>
 800ab92:	4606      	mov	r6, r0
 800ab94:	b928      	cbnz	r0, 800aba2 <_calloc_r+0x1e>
 800ab96:	4630      	mov	r0, r6
 800ab98:	bd70      	pop	{r4, r5, r6, pc}
 800ab9a:	220c      	movs	r2, #12
 800ab9c:	6002      	str	r2, [r0, #0]
 800ab9e:	2600      	movs	r6, #0
 800aba0:	e7f9      	b.n	800ab96 <_calloc_r+0x12>
 800aba2:	462a      	mov	r2, r5
 800aba4:	4621      	mov	r1, r4
 800aba6:	f000 fac7 	bl	800b138 <memset>
 800abaa:	e7f4      	b.n	800ab96 <_calloc_r+0x12>

0800abac <malloc>:
 800abac:	4b02      	ldr	r3, [pc, #8]	@ (800abb8 <malloc+0xc>)
 800abae:	4601      	mov	r1, r0
 800abb0:	6818      	ldr	r0, [r3, #0]
 800abb2:	f000 b82d 	b.w	800ac10 <_malloc_r>
 800abb6:	bf00      	nop
 800abb8:	20000028 	.word	0x20000028

0800abbc <free>:
 800abbc:	4b02      	ldr	r3, [pc, #8]	@ (800abc8 <free+0xc>)
 800abbe:	4601      	mov	r1, r0
 800abc0:	6818      	ldr	r0, [r3, #0]
 800abc2:	f000 bb53 	b.w	800b26c <_free_r>
 800abc6:	bf00      	nop
 800abc8:	20000028 	.word	0x20000028

0800abcc <sbrk_aligned>:
 800abcc:	b570      	push	{r4, r5, r6, lr}
 800abce:	4e0f      	ldr	r6, [pc, #60]	@ (800ac0c <sbrk_aligned+0x40>)
 800abd0:	460c      	mov	r4, r1
 800abd2:	6831      	ldr	r1, [r6, #0]
 800abd4:	4605      	mov	r5, r0
 800abd6:	b911      	cbnz	r1, 800abde <sbrk_aligned+0x12>
 800abd8:	f000 faea 	bl	800b1b0 <_sbrk_r>
 800abdc:	6030      	str	r0, [r6, #0]
 800abde:	4621      	mov	r1, r4
 800abe0:	4628      	mov	r0, r5
 800abe2:	f000 fae5 	bl	800b1b0 <_sbrk_r>
 800abe6:	1c43      	adds	r3, r0, #1
 800abe8:	d103      	bne.n	800abf2 <sbrk_aligned+0x26>
 800abea:	f04f 34ff 	mov.w	r4, #4294967295
 800abee:	4620      	mov	r0, r4
 800abf0:	bd70      	pop	{r4, r5, r6, pc}
 800abf2:	1cc4      	adds	r4, r0, #3
 800abf4:	f024 0403 	bic.w	r4, r4, #3
 800abf8:	42a0      	cmp	r0, r4
 800abfa:	d0f8      	beq.n	800abee <sbrk_aligned+0x22>
 800abfc:	1a21      	subs	r1, r4, r0
 800abfe:	4628      	mov	r0, r5
 800ac00:	f000 fad6 	bl	800b1b0 <_sbrk_r>
 800ac04:	3001      	adds	r0, #1
 800ac06:	d1f2      	bne.n	800abee <sbrk_aligned+0x22>
 800ac08:	e7ef      	b.n	800abea <sbrk_aligned+0x1e>
 800ac0a:	bf00      	nop
 800ac0c:	20000c10 	.word	0x20000c10

0800ac10 <_malloc_r>:
 800ac10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac14:	1ccd      	adds	r5, r1, #3
 800ac16:	f025 0503 	bic.w	r5, r5, #3
 800ac1a:	3508      	adds	r5, #8
 800ac1c:	2d0c      	cmp	r5, #12
 800ac1e:	bf38      	it	cc
 800ac20:	250c      	movcc	r5, #12
 800ac22:	2d00      	cmp	r5, #0
 800ac24:	4606      	mov	r6, r0
 800ac26:	db01      	blt.n	800ac2c <_malloc_r+0x1c>
 800ac28:	42a9      	cmp	r1, r5
 800ac2a:	d904      	bls.n	800ac36 <_malloc_r+0x26>
 800ac2c:	230c      	movs	r3, #12
 800ac2e:	6033      	str	r3, [r6, #0]
 800ac30:	2000      	movs	r0, #0
 800ac32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ad0c <_malloc_r+0xfc>
 800ac3a:	f000 f869 	bl	800ad10 <__malloc_lock>
 800ac3e:	f8d8 3000 	ldr.w	r3, [r8]
 800ac42:	461c      	mov	r4, r3
 800ac44:	bb44      	cbnz	r4, 800ac98 <_malloc_r+0x88>
 800ac46:	4629      	mov	r1, r5
 800ac48:	4630      	mov	r0, r6
 800ac4a:	f7ff ffbf 	bl	800abcc <sbrk_aligned>
 800ac4e:	1c43      	adds	r3, r0, #1
 800ac50:	4604      	mov	r4, r0
 800ac52:	d158      	bne.n	800ad06 <_malloc_r+0xf6>
 800ac54:	f8d8 4000 	ldr.w	r4, [r8]
 800ac58:	4627      	mov	r7, r4
 800ac5a:	2f00      	cmp	r7, #0
 800ac5c:	d143      	bne.n	800ace6 <_malloc_r+0xd6>
 800ac5e:	2c00      	cmp	r4, #0
 800ac60:	d04b      	beq.n	800acfa <_malloc_r+0xea>
 800ac62:	6823      	ldr	r3, [r4, #0]
 800ac64:	4639      	mov	r1, r7
 800ac66:	4630      	mov	r0, r6
 800ac68:	eb04 0903 	add.w	r9, r4, r3
 800ac6c:	f000 faa0 	bl	800b1b0 <_sbrk_r>
 800ac70:	4581      	cmp	r9, r0
 800ac72:	d142      	bne.n	800acfa <_malloc_r+0xea>
 800ac74:	6821      	ldr	r1, [r4, #0]
 800ac76:	1a6d      	subs	r5, r5, r1
 800ac78:	4629      	mov	r1, r5
 800ac7a:	4630      	mov	r0, r6
 800ac7c:	f7ff ffa6 	bl	800abcc <sbrk_aligned>
 800ac80:	3001      	adds	r0, #1
 800ac82:	d03a      	beq.n	800acfa <_malloc_r+0xea>
 800ac84:	6823      	ldr	r3, [r4, #0]
 800ac86:	442b      	add	r3, r5
 800ac88:	6023      	str	r3, [r4, #0]
 800ac8a:	f8d8 3000 	ldr.w	r3, [r8]
 800ac8e:	685a      	ldr	r2, [r3, #4]
 800ac90:	bb62      	cbnz	r2, 800acec <_malloc_r+0xdc>
 800ac92:	f8c8 7000 	str.w	r7, [r8]
 800ac96:	e00f      	b.n	800acb8 <_malloc_r+0xa8>
 800ac98:	6822      	ldr	r2, [r4, #0]
 800ac9a:	1b52      	subs	r2, r2, r5
 800ac9c:	d420      	bmi.n	800ace0 <_malloc_r+0xd0>
 800ac9e:	2a0b      	cmp	r2, #11
 800aca0:	d917      	bls.n	800acd2 <_malloc_r+0xc2>
 800aca2:	1961      	adds	r1, r4, r5
 800aca4:	42a3      	cmp	r3, r4
 800aca6:	6025      	str	r5, [r4, #0]
 800aca8:	bf18      	it	ne
 800acaa:	6059      	strne	r1, [r3, #4]
 800acac:	6863      	ldr	r3, [r4, #4]
 800acae:	bf08      	it	eq
 800acb0:	f8c8 1000 	streq.w	r1, [r8]
 800acb4:	5162      	str	r2, [r4, r5]
 800acb6:	604b      	str	r3, [r1, #4]
 800acb8:	4630      	mov	r0, r6
 800acba:	f000 f82f 	bl	800ad1c <__malloc_unlock>
 800acbe:	f104 000b 	add.w	r0, r4, #11
 800acc2:	1d23      	adds	r3, r4, #4
 800acc4:	f020 0007 	bic.w	r0, r0, #7
 800acc8:	1ac2      	subs	r2, r0, r3
 800acca:	bf1c      	itt	ne
 800accc:	1a1b      	subne	r3, r3, r0
 800acce:	50a3      	strne	r3, [r4, r2]
 800acd0:	e7af      	b.n	800ac32 <_malloc_r+0x22>
 800acd2:	6862      	ldr	r2, [r4, #4]
 800acd4:	42a3      	cmp	r3, r4
 800acd6:	bf0c      	ite	eq
 800acd8:	f8c8 2000 	streq.w	r2, [r8]
 800acdc:	605a      	strne	r2, [r3, #4]
 800acde:	e7eb      	b.n	800acb8 <_malloc_r+0xa8>
 800ace0:	4623      	mov	r3, r4
 800ace2:	6864      	ldr	r4, [r4, #4]
 800ace4:	e7ae      	b.n	800ac44 <_malloc_r+0x34>
 800ace6:	463c      	mov	r4, r7
 800ace8:	687f      	ldr	r7, [r7, #4]
 800acea:	e7b6      	b.n	800ac5a <_malloc_r+0x4a>
 800acec:	461a      	mov	r2, r3
 800acee:	685b      	ldr	r3, [r3, #4]
 800acf0:	42a3      	cmp	r3, r4
 800acf2:	d1fb      	bne.n	800acec <_malloc_r+0xdc>
 800acf4:	2300      	movs	r3, #0
 800acf6:	6053      	str	r3, [r2, #4]
 800acf8:	e7de      	b.n	800acb8 <_malloc_r+0xa8>
 800acfa:	230c      	movs	r3, #12
 800acfc:	6033      	str	r3, [r6, #0]
 800acfe:	4630      	mov	r0, r6
 800ad00:	f000 f80c 	bl	800ad1c <__malloc_unlock>
 800ad04:	e794      	b.n	800ac30 <_malloc_r+0x20>
 800ad06:	6005      	str	r5, [r0, #0]
 800ad08:	e7d6      	b.n	800acb8 <_malloc_r+0xa8>
 800ad0a:	bf00      	nop
 800ad0c:	20000c14 	.word	0x20000c14

0800ad10 <__malloc_lock>:
 800ad10:	4801      	ldr	r0, [pc, #4]	@ (800ad18 <__malloc_lock+0x8>)
 800ad12:	f000 ba9a 	b.w	800b24a <__retarget_lock_acquire_recursive>
 800ad16:	bf00      	nop
 800ad18:	20000d58 	.word	0x20000d58

0800ad1c <__malloc_unlock>:
 800ad1c:	4801      	ldr	r0, [pc, #4]	@ (800ad24 <__malloc_unlock+0x8>)
 800ad1e:	f000 ba95 	b.w	800b24c <__retarget_lock_release_recursive>
 800ad22:	bf00      	nop
 800ad24:	20000d58 	.word	0x20000d58

0800ad28 <std>:
 800ad28:	2300      	movs	r3, #0
 800ad2a:	b510      	push	{r4, lr}
 800ad2c:	4604      	mov	r4, r0
 800ad2e:	e9c0 3300 	strd	r3, r3, [r0]
 800ad32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad36:	6083      	str	r3, [r0, #8]
 800ad38:	8181      	strh	r1, [r0, #12]
 800ad3a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ad3c:	81c2      	strh	r2, [r0, #14]
 800ad3e:	6183      	str	r3, [r0, #24]
 800ad40:	4619      	mov	r1, r3
 800ad42:	2208      	movs	r2, #8
 800ad44:	305c      	adds	r0, #92	@ 0x5c
 800ad46:	f000 f9f7 	bl	800b138 <memset>
 800ad4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ad80 <std+0x58>)
 800ad4c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ad4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ad84 <std+0x5c>)
 800ad50:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ad52:	4b0d      	ldr	r3, [pc, #52]	@ (800ad88 <std+0x60>)
 800ad54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ad56:	4b0d      	ldr	r3, [pc, #52]	@ (800ad8c <std+0x64>)
 800ad58:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ad90 <std+0x68>)
 800ad5c:	6224      	str	r4, [r4, #32]
 800ad5e:	429c      	cmp	r4, r3
 800ad60:	d006      	beq.n	800ad70 <std+0x48>
 800ad62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ad66:	4294      	cmp	r4, r2
 800ad68:	d002      	beq.n	800ad70 <std+0x48>
 800ad6a:	33d0      	adds	r3, #208	@ 0xd0
 800ad6c:	429c      	cmp	r4, r3
 800ad6e:	d105      	bne.n	800ad7c <std+0x54>
 800ad70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ad74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad78:	f000 ba66 	b.w	800b248 <__retarget_lock_init_recursive>
 800ad7c:	bd10      	pop	{r4, pc}
 800ad7e:	bf00      	nop
 800ad80:	0800b039 	.word	0x0800b039
 800ad84:	0800b05b 	.word	0x0800b05b
 800ad88:	0800b093 	.word	0x0800b093
 800ad8c:	0800b0b7 	.word	0x0800b0b7
 800ad90:	20000c18 	.word	0x20000c18

0800ad94 <stdio_exit_handler>:
 800ad94:	4a02      	ldr	r2, [pc, #8]	@ (800ada0 <stdio_exit_handler+0xc>)
 800ad96:	4903      	ldr	r1, [pc, #12]	@ (800ada4 <stdio_exit_handler+0x10>)
 800ad98:	4803      	ldr	r0, [pc, #12]	@ (800ada8 <stdio_exit_handler+0x14>)
 800ad9a:	f000 b869 	b.w	800ae70 <_fwalk_sglue>
 800ad9e:	bf00      	nop
 800ada0:	2000001c 	.word	0x2000001c
 800ada4:	0800bc55 	.word	0x0800bc55
 800ada8:	2000002c 	.word	0x2000002c

0800adac <cleanup_stdio>:
 800adac:	6841      	ldr	r1, [r0, #4]
 800adae:	4b0c      	ldr	r3, [pc, #48]	@ (800ade0 <cleanup_stdio+0x34>)
 800adb0:	4299      	cmp	r1, r3
 800adb2:	b510      	push	{r4, lr}
 800adb4:	4604      	mov	r4, r0
 800adb6:	d001      	beq.n	800adbc <cleanup_stdio+0x10>
 800adb8:	f000 ff4c 	bl	800bc54 <_fflush_r>
 800adbc:	68a1      	ldr	r1, [r4, #8]
 800adbe:	4b09      	ldr	r3, [pc, #36]	@ (800ade4 <cleanup_stdio+0x38>)
 800adc0:	4299      	cmp	r1, r3
 800adc2:	d002      	beq.n	800adca <cleanup_stdio+0x1e>
 800adc4:	4620      	mov	r0, r4
 800adc6:	f000 ff45 	bl	800bc54 <_fflush_r>
 800adca:	68e1      	ldr	r1, [r4, #12]
 800adcc:	4b06      	ldr	r3, [pc, #24]	@ (800ade8 <cleanup_stdio+0x3c>)
 800adce:	4299      	cmp	r1, r3
 800add0:	d004      	beq.n	800addc <cleanup_stdio+0x30>
 800add2:	4620      	mov	r0, r4
 800add4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800add8:	f000 bf3c 	b.w	800bc54 <_fflush_r>
 800addc:	bd10      	pop	{r4, pc}
 800adde:	bf00      	nop
 800ade0:	20000c18 	.word	0x20000c18
 800ade4:	20000c80 	.word	0x20000c80
 800ade8:	20000ce8 	.word	0x20000ce8

0800adec <global_stdio_init.part.0>:
 800adec:	b510      	push	{r4, lr}
 800adee:	4b0b      	ldr	r3, [pc, #44]	@ (800ae1c <global_stdio_init.part.0+0x30>)
 800adf0:	4c0b      	ldr	r4, [pc, #44]	@ (800ae20 <global_stdio_init.part.0+0x34>)
 800adf2:	4a0c      	ldr	r2, [pc, #48]	@ (800ae24 <global_stdio_init.part.0+0x38>)
 800adf4:	601a      	str	r2, [r3, #0]
 800adf6:	4620      	mov	r0, r4
 800adf8:	2200      	movs	r2, #0
 800adfa:	2104      	movs	r1, #4
 800adfc:	f7ff ff94 	bl	800ad28 <std>
 800ae00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ae04:	2201      	movs	r2, #1
 800ae06:	2109      	movs	r1, #9
 800ae08:	f7ff ff8e 	bl	800ad28 <std>
 800ae0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ae10:	2202      	movs	r2, #2
 800ae12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae16:	2112      	movs	r1, #18
 800ae18:	f7ff bf86 	b.w	800ad28 <std>
 800ae1c:	20000d50 	.word	0x20000d50
 800ae20:	20000c18 	.word	0x20000c18
 800ae24:	0800ad95 	.word	0x0800ad95

0800ae28 <__sfp_lock_acquire>:
 800ae28:	4801      	ldr	r0, [pc, #4]	@ (800ae30 <__sfp_lock_acquire+0x8>)
 800ae2a:	f000 ba0e 	b.w	800b24a <__retarget_lock_acquire_recursive>
 800ae2e:	bf00      	nop
 800ae30:	20000d59 	.word	0x20000d59

0800ae34 <__sfp_lock_release>:
 800ae34:	4801      	ldr	r0, [pc, #4]	@ (800ae3c <__sfp_lock_release+0x8>)
 800ae36:	f000 ba09 	b.w	800b24c <__retarget_lock_release_recursive>
 800ae3a:	bf00      	nop
 800ae3c:	20000d59 	.word	0x20000d59

0800ae40 <__sinit>:
 800ae40:	b510      	push	{r4, lr}
 800ae42:	4604      	mov	r4, r0
 800ae44:	f7ff fff0 	bl	800ae28 <__sfp_lock_acquire>
 800ae48:	6a23      	ldr	r3, [r4, #32]
 800ae4a:	b11b      	cbz	r3, 800ae54 <__sinit+0x14>
 800ae4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae50:	f7ff bff0 	b.w	800ae34 <__sfp_lock_release>
 800ae54:	4b04      	ldr	r3, [pc, #16]	@ (800ae68 <__sinit+0x28>)
 800ae56:	6223      	str	r3, [r4, #32]
 800ae58:	4b04      	ldr	r3, [pc, #16]	@ (800ae6c <__sinit+0x2c>)
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d1f5      	bne.n	800ae4c <__sinit+0xc>
 800ae60:	f7ff ffc4 	bl	800adec <global_stdio_init.part.0>
 800ae64:	e7f2      	b.n	800ae4c <__sinit+0xc>
 800ae66:	bf00      	nop
 800ae68:	0800adad 	.word	0x0800adad
 800ae6c:	20000d50 	.word	0x20000d50

0800ae70 <_fwalk_sglue>:
 800ae70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae74:	4607      	mov	r7, r0
 800ae76:	4688      	mov	r8, r1
 800ae78:	4614      	mov	r4, r2
 800ae7a:	2600      	movs	r6, #0
 800ae7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ae80:	f1b9 0901 	subs.w	r9, r9, #1
 800ae84:	d505      	bpl.n	800ae92 <_fwalk_sglue+0x22>
 800ae86:	6824      	ldr	r4, [r4, #0]
 800ae88:	2c00      	cmp	r4, #0
 800ae8a:	d1f7      	bne.n	800ae7c <_fwalk_sglue+0xc>
 800ae8c:	4630      	mov	r0, r6
 800ae8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae92:	89ab      	ldrh	r3, [r5, #12]
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d907      	bls.n	800aea8 <_fwalk_sglue+0x38>
 800ae98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae9c:	3301      	adds	r3, #1
 800ae9e:	d003      	beq.n	800aea8 <_fwalk_sglue+0x38>
 800aea0:	4629      	mov	r1, r5
 800aea2:	4638      	mov	r0, r7
 800aea4:	47c0      	blx	r8
 800aea6:	4306      	orrs	r6, r0
 800aea8:	3568      	adds	r5, #104	@ 0x68
 800aeaa:	e7e9      	b.n	800ae80 <_fwalk_sglue+0x10>

0800aeac <iprintf>:
 800aeac:	b40f      	push	{r0, r1, r2, r3}
 800aeae:	b507      	push	{r0, r1, r2, lr}
 800aeb0:	4906      	ldr	r1, [pc, #24]	@ (800aecc <iprintf+0x20>)
 800aeb2:	ab04      	add	r3, sp, #16
 800aeb4:	6808      	ldr	r0, [r1, #0]
 800aeb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800aeba:	6881      	ldr	r1, [r0, #8]
 800aebc:	9301      	str	r3, [sp, #4]
 800aebe:	f000 fba1 	bl	800b604 <_vfiprintf_r>
 800aec2:	b003      	add	sp, #12
 800aec4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aec8:	b004      	add	sp, #16
 800aeca:	4770      	bx	lr
 800aecc:	20000028 	.word	0x20000028

0800aed0 <setvbuf>:
 800aed0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aed4:	461d      	mov	r5, r3
 800aed6:	4b57      	ldr	r3, [pc, #348]	@ (800b034 <setvbuf+0x164>)
 800aed8:	681f      	ldr	r7, [r3, #0]
 800aeda:	4604      	mov	r4, r0
 800aedc:	460e      	mov	r6, r1
 800aede:	4690      	mov	r8, r2
 800aee0:	b127      	cbz	r7, 800aeec <setvbuf+0x1c>
 800aee2:	6a3b      	ldr	r3, [r7, #32]
 800aee4:	b913      	cbnz	r3, 800aeec <setvbuf+0x1c>
 800aee6:	4638      	mov	r0, r7
 800aee8:	f7ff ffaa 	bl	800ae40 <__sinit>
 800aeec:	f1b8 0f02 	cmp.w	r8, #2
 800aef0:	d006      	beq.n	800af00 <setvbuf+0x30>
 800aef2:	f1b8 0f01 	cmp.w	r8, #1
 800aef6:	f200 809a 	bhi.w	800b02e <setvbuf+0x15e>
 800aefa:	2d00      	cmp	r5, #0
 800aefc:	f2c0 8097 	blt.w	800b02e <setvbuf+0x15e>
 800af00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af02:	07d9      	lsls	r1, r3, #31
 800af04:	d405      	bmi.n	800af12 <setvbuf+0x42>
 800af06:	89a3      	ldrh	r3, [r4, #12]
 800af08:	059a      	lsls	r2, r3, #22
 800af0a:	d402      	bmi.n	800af12 <setvbuf+0x42>
 800af0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af0e:	f000 f99c 	bl	800b24a <__retarget_lock_acquire_recursive>
 800af12:	4621      	mov	r1, r4
 800af14:	4638      	mov	r0, r7
 800af16:	f000 fe9d 	bl	800bc54 <_fflush_r>
 800af1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af1c:	b141      	cbz	r1, 800af30 <setvbuf+0x60>
 800af1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af22:	4299      	cmp	r1, r3
 800af24:	d002      	beq.n	800af2c <setvbuf+0x5c>
 800af26:	4638      	mov	r0, r7
 800af28:	f000 f9a0 	bl	800b26c <_free_r>
 800af2c:	2300      	movs	r3, #0
 800af2e:	6363      	str	r3, [r4, #52]	@ 0x34
 800af30:	2300      	movs	r3, #0
 800af32:	61a3      	str	r3, [r4, #24]
 800af34:	6063      	str	r3, [r4, #4]
 800af36:	89a3      	ldrh	r3, [r4, #12]
 800af38:	061b      	lsls	r3, r3, #24
 800af3a:	d503      	bpl.n	800af44 <setvbuf+0x74>
 800af3c:	6921      	ldr	r1, [r4, #16]
 800af3e:	4638      	mov	r0, r7
 800af40:	f000 f994 	bl	800b26c <_free_r>
 800af44:	89a3      	ldrh	r3, [r4, #12]
 800af46:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800af4a:	f023 0303 	bic.w	r3, r3, #3
 800af4e:	f1b8 0f02 	cmp.w	r8, #2
 800af52:	81a3      	strh	r3, [r4, #12]
 800af54:	d061      	beq.n	800b01a <setvbuf+0x14a>
 800af56:	ab01      	add	r3, sp, #4
 800af58:	466a      	mov	r2, sp
 800af5a:	4621      	mov	r1, r4
 800af5c:	4638      	mov	r0, r7
 800af5e:	f000 fea1 	bl	800bca4 <__swhatbuf_r>
 800af62:	89a3      	ldrh	r3, [r4, #12]
 800af64:	4318      	orrs	r0, r3
 800af66:	81a0      	strh	r0, [r4, #12]
 800af68:	bb2d      	cbnz	r5, 800afb6 <setvbuf+0xe6>
 800af6a:	9d00      	ldr	r5, [sp, #0]
 800af6c:	4628      	mov	r0, r5
 800af6e:	f7ff fe1d 	bl	800abac <malloc>
 800af72:	4606      	mov	r6, r0
 800af74:	2800      	cmp	r0, #0
 800af76:	d152      	bne.n	800b01e <setvbuf+0x14e>
 800af78:	f8dd 9000 	ldr.w	r9, [sp]
 800af7c:	45a9      	cmp	r9, r5
 800af7e:	d140      	bne.n	800b002 <setvbuf+0x132>
 800af80:	f04f 35ff 	mov.w	r5, #4294967295
 800af84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af88:	f043 0202 	orr.w	r2, r3, #2
 800af8c:	81a2      	strh	r2, [r4, #12]
 800af8e:	2200      	movs	r2, #0
 800af90:	60a2      	str	r2, [r4, #8]
 800af92:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800af96:	6022      	str	r2, [r4, #0]
 800af98:	6122      	str	r2, [r4, #16]
 800af9a:	2201      	movs	r2, #1
 800af9c:	6162      	str	r2, [r4, #20]
 800af9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800afa0:	07d6      	lsls	r6, r2, #31
 800afa2:	d404      	bmi.n	800afae <setvbuf+0xde>
 800afa4:	0598      	lsls	r0, r3, #22
 800afa6:	d402      	bmi.n	800afae <setvbuf+0xde>
 800afa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800afaa:	f000 f94f 	bl	800b24c <__retarget_lock_release_recursive>
 800afae:	4628      	mov	r0, r5
 800afb0:	b003      	add	sp, #12
 800afb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afb6:	2e00      	cmp	r6, #0
 800afb8:	d0d8      	beq.n	800af6c <setvbuf+0x9c>
 800afba:	6a3b      	ldr	r3, [r7, #32]
 800afbc:	b913      	cbnz	r3, 800afc4 <setvbuf+0xf4>
 800afbe:	4638      	mov	r0, r7
 800afc0:	f7ff ff3e 	bl	800ae40 <__sinit>
 800afc4:	f1b8 0f01 	cmp.w	r8, #1
 800afc8:	bf08      	it	eq
 800afca:	89a3      	ldrheq	r3, [r4, #12]
 800afcc:	6026      	str	r6, [r4, #0]
 800afce:	bf04      	itt	eq
 800afd0:	f043 0301 	orreq.w	r3, r3, #1
 800afd4:	81a3      	strheq	r3, [r4, #12]
 800afd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afda:	f013 0208 	ands.w	r2, r3, #8
 800afde:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800afe2:	d01e      	beq.n	800b022 <setvbuf+0x152>
 800afe4:	07d9      	lsls	r1, r3, #31
 800afe6:	bf41      	itttt	mi
 800afe8:	2200      	movmi	r2, #0
 800afea:	426d      	negmi	r5, r5
 800afec:	60a2      	strmi	r2, [r4, #8]
 800afee:	61a5      	strmi	r5, [r4, #24]
 800aff0:	bf58      	it	pl
 800aff2:	60a5      	strpl	r5, [r4, #8]
 800aff4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aff6:	07d2      	lsls	r2, r2, #31
 800aff8:	d401      	bmi.n	800affe <setvbuf+0x12e>
 800affa:	059b      	lsls	r3, r3, #22
 800affc:	d513      	bpl.n	800b026 <setvbuf+0x156>
 800affe:	2500      	movs	r5, #0
 800b000:	e7d5      	b.n	800afae <setvbuf+0xde>
 800b002:	4648      	mov	r0, r9
 800b004:	f7ff fdd2 	bl	800abac <malloc>
 800b008:	4606      	mov	r6, r0
 800b00a:	2800      	cmp	r0, #0
 800b00c:	d0b8      	beq.n	800af80 <setvbuf+0xb0>
 800b00e:	89a3      	ldrh	r3, [r4, #12]
 800b010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b014:	81a3      	strh	r3, [r4, #12]
 800b016:	464d      	mov	r5, r9
 800b018:	e7cf      	b.n	800afba <setvbuf+0xea>
 800b01a:	2500      	movs	r5, #0
 800b01c:	e7b2      	b.n	800af84 <setvbuf+0xb4>
 800b01e:	46a9      	mov	r9, r5
 800b020:	e7f5      	b.n	800b00e <setvbuf+0x13e>
 800b022:	60a2      	str	r2, [r4, #8]
 800b024:	e7e6      	b.n	800aff4 <setvbuf+0x124>
 800b026:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b028:	f000 f910 	bl	800b24c <__retarget_lock_release_recursive>
 800b02c:	e7e7      	b.n	800affe <setvbuf+0x12e>
 800b02e:	f04f 35ff 	mov.w	r5, #4294967295
 800b032:	e7bc      	b.n	800afae <setvbuf+0xde>
 800b034:	20000028 	.word	0x20000028

0800b038 <__sread>:
 800b038:	b510      	push	{r4, lr}
 800b03a:	460c      	mov	r4, r1
 800b03c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b040:	f000 f8a4 	bl	800b18c <_read_r>
 800b044:	2800      	cmp	r0, #0
 800b046:	bfab      	itete	ge
 800b048:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b04a:	89a3      	ldrhlt	r3, [r4, #12]
 800b04c:	181b      	addge	r3, r3, r0
 800b04e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b052:	bfac      	ite	ge
 800b054:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b056:	81a3      	strhlt	r3, [r4, #12]
 800b058:	bd10      	pop	{r4, pc}

0800b05a <__swrite>:
 800b05a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b05e:	461f      	mov	r7, r3
 800b060:	898b      	ldrh	r3, [r1, #12]
 800b062:	05db      	lsls	r3, r3, #23
 800b064:	4605      	mov	r5, r0
 800b066:	460c      	mov	r4, r1
 800b068:	4616      	mov	r6, r2
 800b06a:	d505      	bpl.n	800b078 <__swrite+0x1e>
 800b06c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b070:	2302      	movs	r3, #2
 800b072:	2200      	movs	r2, #0
 800b074:	f000 f878 	bl	800b168 <_lseek_r>
 800b078:	89a3      	ldrh	r3, [r4, #12]
 800b07a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b07e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b082:	81a3      	strh	r3, [r4, #12]
 800b084:	4632      	mov	r2, r6
 800b086:	463b      	mov	r3, r7
 800b088:	4628      	mov	r0, r5
 800b08a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b08e:	f000 b89f 	b.w	800b1d0 <_write_r>

0800b092 <__sseek>:
 800b092:	b510      	push	{r4, lr}
 800b094:	460c      	mov	r4, r1
 800b096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b09a:	f000 f865 	bl	800b168 <_lseek_r>
 800b09e:	1c43      	adds	r3, r0, #1
 800b0a0:	89a3      	ldrh	r3, [r4, #12]
 800b0a2:	bf15      	itete	ne
 800b0a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b0a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b0aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b0ae:	81a3      	strheq	r3, [r4, #12]
 800b0b0:	bf18      	it	ne
 800b0b2:	81a3      	strhne	r3, [r4, #12]
 800b0b4:	bd10      	pop	{r4, pc}

0800b0b6 <__sclose>:
 800b0b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0ba:	f000 b845 	b.w	800b148 <_close_r>

0800b0be <_vsniprintf_r>:
 800b0be:	b530      	push	{r4, r5, lr}
 800b0c0:	4614      	mov	r4, r2
 800b0c2:	2c00      	cmp	r4, #0
 800b0c4:	b09b      	sub	sp, #108	@ 0x6c
 800b0c6:	4605      	mov	r5, r0
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	da05      	bge.n	800b0d8 <_vsniprintf_r+0x1a>
 800b0cc:	238b      	movs	r3, #139	@ 0x8b
 800b0ce:	6003      	str	r3, [r0, #0]
 800b0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b0d4:	b01b      	add	sp, #108	@ 0x6c
 800b0d6:	bd30      	pop	{r4, r5, pc}
 800b0d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b0dc:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b0e0:	f04f 0300 	mov.w	r3, #0
 800b0e4:	9319      	str	r3, [sp, #100]	@ 0x64
 800b0e6:	bf14      	ite	ne
 800b0e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b0ec:	4623      	moveq	r3, r4
 800b0ee:	9302      	str	r3, [sp, #8]
 800b0f0:	9305      	str	r3, [sp, #20]
 800b0f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b0f6:	9100      	str	r1, [sp, #0]
 800b0f8:	9104      	str	r1, [sp, #16]
 800b0fa:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b0fe:	4669      	mov	r1, sp
 800b100:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b102:	f000 f959 	bl	800b3b8 <_svfiprintf_r>
 800b106:	1c43      	adds	r3, r0, #1
 800b108:	bfbc      	itt	lt
 800b10a:	238b      	movlt	r3, #139	@ 0x8b
 800b10c:	602b      	strlt	r3, [r5, #0]
 800b10e:	2c00      	cmp	r4, #0
 800b110:	d0e0      	beq.n	800b0d4 <_vsniprintf_r+0x16>
 800b112:	9b00      	ldr	r3, [sp, #0]
 800b114:	2200      	movs	r2, #0
 800b116:	701a      	strb	r2, [r3, #0]
 800b118:	e7dc      	b.n	800b0d4 <_vsniprintf_r+0x16>
	...

0800b11c <vsniprintf>:
 800b11c:	b507      	push	{r0, r1, r2, lr}
 800b11e:	9300      	str	r3, [sp, #0]
 800b120:	4613      	mov	r3, r2
 800b122:	460a      	mov	r2, r1
 800b124:	4601      	mov	r1, r0
 800b126:	4803      	ldr	r0, [pc, #12]	@ (800b134 <vsniprintf+0x18>)
 800b128:	6800      	ldr	r0, [r0, #0]
 800b12a:	f7ff ffc8 	bl	800b0be <_vsniprintf_r>
 800b12e:	b003      	add	sp, #12
 800b130:	f85d fb04 	ldr.w	pc, [sp], #4
 800b134:	20000028 	.word	0x20000028

0800b138 <memset>:
 800b138:	4402      	add	r2, r0
 800b13a:	4603      	mov	r3, r0
 800b13c:	4293      	cmp	r3, r2
 800b13e:	d100      	bne.n	800b142 <memset+0xa>
 800b140:	4770      	bx	lr
 800b142:	f803 1b01 	strb.w	r1, [r3], #1
 800b146:	e7f9      	b.n	800b13c <memset+0x4>

0800b148 <_close_r>:
 800b148:	b538      	push	{r3, r4, r5, lr}
 800b14a:	4d06      	ldr	r5, [pc, #24]	@ (800b164 <_close_r+0x1c>)
 800b14c:	2300      	movs	r3, #0
 800b14e:	4604      	mov	r4, r0
 800b150:	4608      	mov	r0, r1
 800b152:	602b      	str	r3, [r5, #0]
 800b154:	f7f7 fb0a 	bl	800276c <_close>
 800b158:	1c43      	adds	r3, r0, #1
 800b15a:	d102      	bne.n	800b162 <_close_r+0x1a>
 800b15c:	682b      	ldr	r3, [r5, #0]
 800b15e:	b103      	cbz	r3, 800b162 <_close_r+0x1a>
 800b160:	6023      	str	r3, [r4, #0]
 800b162:	bd38      	pop	{r3, r4, r5, pc}
 800b164:	20000d54 	.word	0x20000d54

0800b168 <_lseek_r>:
 800b168:	b538      	push	{r3, r4, r5, lr}
 800b16a:	4d07      	ldr	r5, [pc, #28]	@ (800b188 <_lseek_r+0x20>)
 800b16c:	4604      	mov	r4, r0
 800b16e:	4608      	mov	r0, r1
 800b170:	4611      	mov	r1, r2
 800b172:	2200      	movs	r2, #0
 800b174:	602a      	str	r2, [r5, #0]
 800b176:	461a      	mov	r2, r3
 800b178:	f7f7 fb1f 	bl	80027ba <_lseek>
 800b17c:	1c43      	adds	r3, r0, #1
 800b17e:	d102      	bne.n	800b186 <_lseek_r+0x1e>
 800b180:	682b      	ldr	r3, [r5, #0]
 800b182:	b103      	cbz	r3, 800b186 <_lseek_r+0x1e>
 800b184:	6023      	str	r3, [r4, #0]
 800b186:	bd38      	pop	{r3, r4, r5, pc}
 800b188:	20000d54 	.word	0x20000d54

0800b18c <_read_r>:
 800b18c:	b538      	push	{r3, r4, r5, lr}
 800b18e:	4d07      	ldr	r5, [pc, #28]	@ (800b1ac <_read_r+0x20>)
 800b190:	4604      	mov	r4, r0
 800b192:	4608      	mov	r0, r1
 800b194:	4611      	mov	r1, r2
 800b196:	2200      	movs	r2, #0
 800b198:	602a      	str	r2, [r5, #0]
 800b19a:	461a      	mov	r2, r3
 800b19c:	f7f7 fac9 	bl	8002732 <_read>
 800b1a0:	1c43      	adds	r3, r0, #1
 800b1a2:	d102      	bne.n	800b1aa <_read_r+0x1e>
 800b1a4:	682b      	ldr	r3, [r5, #0]
 800b1a6:	b103      	cbz	r3, 800b1aa <_read_r+0x1e>
 800b1a8:	6023      	str	r3, [r4, #0]
 800b1aa:	bd38      	pop	{r3, r4, r5, pc}
 800b1ac:	20000d54 	.word	0x20000d54

0800b1b0 <_sbrk_r>:
 800b1b0:	b538      	push	{r3, r4, r5, lr}
 800b1b2:	4d06      	ldr	r5, [pc, #24]	@ (800b1cc <_sbrk_r+0x1c>)
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	4604      	mov	r4, r0
 800b1b8:	4608      	mov	r0, r1
 800b1ba:	602b      	str	r3, [r5, #0]
 800b1bc:	f7f7 fb0a 	bl	80027d4 <_sbrk>
 800b1c0:	1c43      	adds	r3, r0, #1
 800b1c2:	d102      	bne.n	800b1ca <_sbrk_r+0x1a>
 800b1c4:	682b      	ldr	r3, [r5, #0]
 800b1c6:	b103      	cbz	r3, 800b1ca <_sbrk_r+0x1a>
 800b1c8:	6023      	str	r3, [r4, #0]
 800b1ca:	bd38      	pop	{r3, r4, r5, pc}
 800b1cc:	20000d54 	.word	0x20000d54

0800b1d0 <_write_r>:
 800b1d0:	b538      	push	{r3, r4, r5, lr}
 800b1d2:	4d07      	ldr	r5, [pc, #28]	@ (800b1f0 <_write_r+0x20>)
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	4608      	mov	r0, r1
 800b1d8:	4611      	mov	r1, r2
 800b1da:	2200      	movs	r2, #0
 800b1dc:	602a      	str	r2, [r5, #0]
 800b1de:	461a      	mov	r2, r3
 800b1e0:	f7f6 f90e 	bl	8001400 <_write>
 800b1e4:	1c43      	adds	r3, r0, #1
 800b1e6:	d102      	bne.n	800b1ee <_write_r+0x1e>
 800b1e8:	682b      	ldr	r3, [r5, #0]
 800b1ea:	b103      	cbz	r3, 800b1ee <_write_r+0x1e>
 800b1ec:	6023      	str	r3, [r4, #0]
 800b1ee:	bd38      	pop	{r3, r4, r5, pc}
 800b1f0:	20000d54 	.word	0x20000d54

0800b1f4 <__errno>:
 800b1f4:	4b01      	ldr	r3, [pc, #4]	@ (800b1fc <__errno+0x8>)
 800b1f6:	6818      	ldr	r0, [r3, #0]
 800b1f8:	4770      	bx	lr
 800b1fa:	bf00      	nop
 800b1fc:	20000028 	.word	0x20000028

0800b200 <__libc_init_array>:
 800b200:	b570      	push	{r4, r5, r6, lr}
 800b202:	4d0d      	ldr	r5, [pc, #52]	@ (800b238 <__libc_init_array+0x38>)
 800b204:	4c0d      	ldr	r4, [pc, #52]	@ (800b23c <__libc_init_array+0x3c>)
 800b206:	1b64      	subs	r4, r4, r5
 800b208:	10a4      	asrs	r4, r4, #2
 800b20a:	2600      	movs	r6, #0
 800b20c:	42a6      	cmp	r6, r4
 800b20e:	d109      	bne.n	800b224 <__libc_init_array+0x24>
 800b210:	4d0b      	ldr	r5, [pc, #44]	@ (800b240 <__libc_init_array+0x40>)
 800b212:	4c0c      	ldr	r4, [pc, #48]	@ (800b244 <__libc_init_array+0x44>)
 800b214:	f000 feae 	bl	800bf74 <_init>
 800b218:	1b64      	subs	r4, r4, r5
 800b21a:	10a4      	asrs	r4, r4, #2
 800b21c:	2600      	movs	r6, #0
 800b21e:	42a6      	cmp	r6, r4
 800b220:	d105      	bne.n	800b22e <__libc_init_array+0x2e>
 800b222:	bd70      	pop	{r4, r5, r6, pc}
 800b224:	f855 3b04 	ldr.w	r3, [r5], #4
 800b228:	4798      	blx	r3
 800b22a:	3601      	adds	r6, #1
 800b22c:	e7ee      	b.n	800b20c <__libc_init_array+0xc>
 800b22e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b232:	4798      	blx	r3
 800b234:	3601      	adds	r6, #1
 800b236:	e7f2      	b.n	800b21e <__libc_init_array+0x1e>
 800b238:	0800c540 	.word	0x0800c540
 800b23c:	0800c540 	.word	0x0800c540
 800b240:	0800c540 	.word	0x0800c540
 800b244:	0800c544 	.word	0x0800c544

0800b248 <__retarget_lock_init_recursive>:
 800b248:	4770      	bx	lr

0800b24a <__retarget_lock_acquire_recursive>:
 800b24a:	4770      	bx	lr

0800b24c <__retarget_lock_release_recursive>:
 800b24c:	4770      	bx	lr

0800b24e <memcpy>:
 800b24e:	440a      	add	r2, r1
 800b250:	4291      	cmp	r1, r2
 800b252:	f100 33ff 	add.w	r3, r0, #4294967295
 800b256:	d100      	bne.n	800b25a <memcpy+0xc>
 800b258:	4770      	bx	lr
 800b25a:	b510      	push	{r4, lr}
 800b25c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b260:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b264:	4291      	cmp	r1, r2
 800b266:	d1f9      	bne.n	800b25c <memcpy+0xe>
 800b268:	bd10      	pop	{r4, pc}
	...

0800b26c <_free_r>:
 800b26c:	b538      	push	{r3, r4, r5, lr}
 800b26e:	4605      	mov	r5, r0
 800b270:	2900      	cmp	r1, #0
 800b272:	d041      	beq.n	800b2f8 <_free_r+0x8c>
 800b274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b278:	1f0c      	subs	r4, r1, #4
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	bfb8      	it	lt
 800b27e:	18e4      	addlt	r4, r4, r3
 800b280:	f7ff fd46 	bl	800ad10 <__malloc_lock>
 800b284:	4a1d      	ldr	r2, [pc, #116]	@ (800b2fc <_free_r+0x90>)
 800b286:	6813      	ldr	r3, [r2, #0]
 800b288:	b933      	cbnz	r3, 800b298 <_free_r+0x2c>
 800b28a:	6063      	str	r3, [r4, #4]
 800b28c:	6014      	str	r4, [r2, #0]
 800b28e:	4628      	mov	r0, r5
 800b290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b294:	f7ff bd42 	b.w	800ad1c <__malloc_unlock>
 800b298:	42a3      	cmp	r3, r4
 800b29a:	d908      	bls.n	800b2ae <_free_r+0x42>
 800b29c:	6820      	ldr	r0, [r4, #0]
 800b29e:	1821      	adds	r1, r4, r0
 800b2a0:	428b      	cmp	r3, r1
 800b2a2:	bf01      	itttt	eq
 800b2a4:	6819      	ldreq	r1, [r3, #0]
 800b2a6:	685b      	ldreq	r3, [r3, #4]
 800b2a8:	1809      	addeq	r1, r1, r0
 800b2aa:	6021      	streq	r1, [r4, #0]
 800b2ac:	e7ed      	b.n	800b28a <_free_r+0x1e>
 800b2ae:	461a      	mov	r2, r3
 800b2b0:	685b      	ldr	r3, [r3, #4]
 800b2b2:	b10b      	cbz	r3, 800b2b8 <_free_r+0x4c>
 800b2b4:	42a3      	cmp	r3, r4
 800b2b6:	d9fa      	bls.n	800b2ae <_free_r+0x42>
 800b2b8:	6811      	ldr	r1, [r2, #0]
 800b2ba:	1850      	adds	r0, r2, r1
 800b2bc:	42a0      	cmp	r0, r4
 800b2be:	d10b      	bne.n	800b2d8 <_free_r+0x6c>
 800b2c0:	6820      	ldr	r0, [r4, #0]
 800b2c2:	4401      	add	r1, r0
 800b2c4:	1850      	adds	r0, r2, r1
 800b2c6:	4283      	cmp	r3, r0
 800b2c8:	6011      	str	r1, [r2, #0]
 800b2ca:	d1e0      	bne.n	800b28e <_free_r+0x22>
 800b2cc:	6818      	ldr	r0, [r3, #0]
 800b2ce:	685b      	ldr	r3, [r3, #4]
 800b2d0:	6053      	str	r3, [r2, #4]
 800b2d2:	4408      	add	r0, r1
 800b2d4:	6010      	str	r0, [r2, #0]
 800b2d6:	e7da      	b.n	800b28e <_free_r+0x22>
 800b2d8:	d902      	bls.n	800b2e0 <_free_r+0x74>
 800b2da:	230c      	movs	r3, #12
 800b2dc:	602b      	str	r3, [r5, #0]
 800b2de:	e7d6      	b.n	800b28e <_free_r+0x22>
 800b2e0:	6820      	ldr	r0, [r4, #0]
 800b2e2:	1821      	adds	r1, r4, r0
 800b2e4:	428b      	cmp	r3, r1
 800b2e6:	bf04      	itt	eq
 800b2e8:	6819      	ldreq	r1, [r3, #0]
 800b2ea:	685b      	ldreq	r3, [r3, #4]
 800b2ec:	6063      	str	r3, [r4, #4]
 800b2ee:	bf04      	itt	eq
 800b2f0:	1809      	addeq	r1, r1, r0
 800b2f2:	6021      	streq	r1, [r4, #0]
 800b2f4:	6054      	str	r4, [r2, #4]
 800b2f6:	e7ca      	b.n	800b28e <_free_r+0x22>
 800b2f8:	bd38      	pop	{r3, r4, r5, pc}
 800b2fa:	bf00      	nop
 800b2fc:	20000c14 	.word	0x20000c14

0800b300 <__ssputs_r>:
 800b300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b304:	688e      	ldr	r6, [r1, #8]
 800b306:	461f      	mov	r7, r3
 800b308:	42be      	cmp	r6, r7
 800b30a:	680b      	ldr	r3, [r1, #0]
 800b30c:	4682      	mov	sl, r0
 800b30e:	460c      	mov	r4, r1
 800b310:	4690      	mov	r8, r2
 800b312:	d82d      	bhi.n	800b370 <__ssputs_r+0x70>
 800b314:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b318:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b31c:	d026      	beq.n	800b36c <__ssputs_r+0x6c>
 800b31e:	6965      	ldr	r5, [r4, #20]
 800b320:	6909      	ldr	r1, [r1, #16]
 800b322:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b326:	eba3 0901 	sub.w	r9, r3, r1
 800b32a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b32e:	1c7b      	adds	r3, r7, #1
 800b330:	444b      	add	r3, r9
 800b332:	106d      	asrs	r5, r5, #1
 800b334:	429d      	cmp	r5, r3
 800b336:	bf38      	it	cc
 800b338:	461d      	movcc	r5, r3
 800b33a:	0553      	lsls	r3, r2, #21
 800b33c:	d527      	bpl.n	800b38e <__ssputs_r+0x8e>
 800b33e:	4629      	mov	r1, r5
 800b340:	f7ff fc66 	bl	800ac10 <_malloc_r>
 800b344:	4606      	mov	r6, r0
 800b346:	b360      	cbz	r0, 800b3a2 <__ssputs_r+0xa2>
 800b348:	6921      	ldr	r1, [r4, #16]
 800b34a:	464a      	mov	r2, r9
 800b34c:	f7ff ff7f 	bl	800b24e <memcpy>
 800b350:	89a3      	ldrh	r3, [r4, #12]
 800b352:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b35a:	81a3      	strh	r3, [r4, #12]
 800b35c:	6126      	str	r6, [r4, #16]
 800b35e:	6165      	str	r5, [r4, #20]
 800b360:	444e      	add	r6, r9
 800b362:	eba5 0509 	sub.w	r5, r5, r9
 800b366:	6026      	str	r6, [r4, #0]
 800b368:	60a5      	str	r5, [r4, #8]
 800b36a:	463e      	mov	r6, r7
 800b36c:	42be      	cmp	r6, r7
 800b36e:	d900      	bls.n	800b372 <__ssputs_r+0x72>
 800b370:	463e      	mov	r6, r7
 800b372:	6820      	ldr	r0, [r4, #0]
 800b374:	4632      	mov	r2, r6
 800b376:	4641      	mov	r1, r8
 800b378:	f000 fd8a 	bl	800be90 <memmove>
 800b37c:	68a3      	ldr	r3, [r4, #8]
 800b37e:	1b9b      	subs	r3, r3, r6
 800b380:	60a3      	str	r3, [r4, #8]
 800b382:	6823      	ldr	r3, [r4, #0]
 800b384:	4433      	add	r3, r6
 800b386:	6023      	str	r3, [r4, #0]
 800b388:	2000      	movs	r0, #0
 800b38a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b38e:	462a      	mov	r2, r5
 800b390:	f000 fdba 	bl	800bf08 <_realloc_r>
 800b394:	4606      	mov	r6, r0
 800b396:	2800      	cmp	r0, #0
 800b398:	d1e0      	bne.n	800b35c <__ssputs_r+0x5c>
 800b39a:	6921      	ldr	r1, [r4, #16]
 800b39c:	4650      	mov	r0, sl
 800b39e:	f7ff ff65 	bl	800b26c <_free_r>
 800b3a2:	230c      	movs	r3, #12
 800b3a4:	f8ca 3000 	str.w	r3, [sl]
 800b3a8:	89a3      	ldrh	r3, [r4, #12]
 800b3aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3ae:	81a3      	strh	r3, [r4, #12]
 800b3b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b4:	e7e9      	b.n	800b38a <__ssputs_r+0x8a>
	...

0800b3b8 <_svfiprintf_r>:
 800b3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3bc:	4698      	mov	r8, r3
 800b3be:	898b      	ldrh	r3, [r1, #12]
 800b3c0:	061b      	lsls	r3, r3, #24
 800b3c2:	b09d      	sub	sp, #116	@ 0x74
 800b3c4:	4607      	mov	r7, r0
 800b3c6:	460d      	mov	r5, r1
 800b3c8:	4614      	mov	r4, r2
 800b3ca:	d510      	bpl.n	800b3ee <_svfiprintf_r+0x36>
 800b3cc:	690b      	ldr	r3, [r1, #16]
 800b3ce:	b973      	cbnz	r3, 800b3ee <_svfiprintf_r+0x36>
 800b3d0:	2140      	movs	r1, #64	@ 0x40
 800b3d2:	f7ff fc1d 	bl	800ac10 <_malloc_r>
 800b3d6:	6028      	str	r0, [r5, #0]
 800b3d8:	6128      	str	r0, [r5, #16]
 800b3da:	b930      	cbnz	r0, 800b3ea <_svfiprintf_r+0x32>
 800b3dc:	230c      	movs	r3, #12
 800b3de:	603b      	str	r3, [r7, #0]
 800b3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e4:	b01d      	add	sp, #116	@ 0x74
 800b3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ea:	2340      	movs	r3, #64	@ 0x40
 800b3ec:	616b      	str	r3, [r5, #20]
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3f2:	2320      	movs	r3, #32
 800b3f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3fc:	2330      	movs	r3, #48	@ 0x30
 800b3fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b59c <_svfiprintf_r+0x1e4>
 800b402:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b406:	f04f 0901 	mov.w	r9, #1
 800b40a:	4623      	mov	r3, r4
 800b40c:	469a      	mov	sl, r3
 800b40e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b412:	b10a      	cbz	r2, 800b418 <_svfiprintf_r+0x60>
 800b414:	2a25      	cmp	r2, #37	@ 0x25
 800b416:	d1f9      	bne.n	800b40c <_svfiprintf_r+0x54>
 800b418:	ebba 0b04 	subs.w	fp, sl, r4
 800b41c:	d00b      	beq.n	800b436 <_svfiprintf_r+0x7e>
 800b41e:	465b      	mov	r3, fp
 800b420:	4622      	mov	r2, r4
 800b422:	4629      	mov	r1, r5
 800b424:	4638      	mov	r0, r7
 800b426:	f7ff ff6b 	bl	800b300 <__ssputs_r>
 800b42a:	3001      	adds	r0, #1
 800b42c:	f000 80a7 	beq.w	800b57e <_svfiprintf_r+0x1c6>
 800b430:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b432:	445a      	add	r2, fp
 800b434:	9209      	str	r2, [sp, #36]	@ 0x24
 800b436:	f89a 3000 	ldrb.w	r3, [sl]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	f000 809f 	beq.w	800b57e <_svfiprintf_r+0x1c6>
 800b440:	2300      	movs	r3, #0
 800b442:	f04f 32ff 	mov.w	r2, #4294967295
 800b446:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b44a:	f10a 0a01 	add.w	sl, sl, #1
 800b44e:	9304      	str	r3, [sp, #16]
 800b450:	9307      	str	r3, [sp, #28]
 800b452:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b456:	931a      	str	r3, [sp, #104]	@ 0x68
 800b458:	4654      	mov	r4, sl
 800b45a:	2205      	movs	r2, #5
 800b45c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b460:	484e      	ldr	r0, [pc, #312]	@ (800b59c <_svfiprintf_r+0x1e4>)
 800b462:	f7f4 feb5 	bl	80001d0 <memchr>
 800b466:	9a04      	ldr	r2, [sp, #16]
 800b468:	b9d8      	cbnz	r0, 800b4a2 <_svfiprintf_r+0xea>
 800b46a:	06d0      	lsls	r0, r2, #27
 800b46c:	bf44      	itt	mi
 800b46e:	2320      	movmi	r3, #32
 800b470:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b474:	0711      	lsls	r1, r2, #28
 800b476:	bf44      	itt	mi
 800b478:	232b      	movmi	r3, #43	@ 0x2b
 800b47a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b47e:	f89a 3000 	ldrb.w	r3, [sl]
 800b482:	2b2a      	cmp	r3, #42	@ 0x2a
 800b484:	d015      	beq.n	800b4b2 <_svfiprintf_r+0xfa>
 800b486:	9a07      	ldr	r2, [sp, #28]
 800b488:	4654      	mov	r4, sl
 800b48a:	2000      	movs	r0, #0
 800b48c:	f04f 0c0a 	mov.w	ip, #10
 800b490:	4621      	mov	r1, r4
 800b492:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b496:	3b30      	subs	r3, #48	@ 0x30
 800b498:	2b09      	cmp	r3, #9
 800b49a:	d94b      	bls.n	800b534 <_svfiprintf_r+0x17c>
 800b49c:	b1b0      	cbz	r0, 800b4cc <_svfiprintf_r+0x114>
 800b49e:	9207      	str	r2, [sp, #28]
 800b4a0:	e014      	b.n	800b4cc <_svfiprintf_r+0x114>
 800b4a2:	eba0 0308 	sub.w	r3, r0, r8
 800b4a6:	fa09 f303 	lsl.w	r3, r9, r3
 800b4aa:	4313      	orrs	r3, r2
 800b4ac:	9304      	str	r3, [sp, #16]
 800b4ae:	46a2      	mov	sl, r4
 800b4b0:	e7d2      	b.n	800b458 <_svfiprintf_r+0xa0>
 800b4b2:	9b03      	ldr	r3, [sp, #12]
 800b4b4:	1d19      	adds	r1, r3, #4
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	9103      	str	r1, [sp, #12]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	bfbb      	ittet	lt
 800b4be:	425b      	neglt	r3, r3
 800b4c0:	f042 0202 	orrlt.w	r2, r2, #2
 800b4c4:	9307      	strge	r3, [sp, #28]
 800b4c6:	9307      	strlt	r3, [sp, #28]
 800b4c8:	bfb8      	it	lt
 800b4ca:	9204      	strlt	r2, [sp, #16]
 800b4cc:	7823      	ldrb	r3, [r4, #0]
 800b4ce:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4d0:	d10a      	bne.n	800b4e8 <_svfiprintf_r+0x130>
 800b4d2:	7863      	ldrb	r3, [r4, #1]
 800b4d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4d6:	d132      	bne.n	800b53e <_svfiprintf_r+0x186>
 800b4d8:	9b03      	ldr	r3, [sp, #12]
 800b4da:	1d1a      	adds	r2, r3, #4
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	9203      	str	r2, [sp, #12]
 800b4e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b4e4:	3402      	adds	r4, #2
 800b4e6:	9305      	str	r3, [sp, #20]
 800b4e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b5ac <_svfiprintf_r+0x1f4>
 800b4ec:	7821      	ldrb	r1, [r4, #0]
 800b4ee:	2203      	movs	r2, #3
 800b4f0:	4650      	mov	r0, sl
 800b4f2:	f7f4 fe6d 	bl	80001d0 <memchr>
 800b4f6:	b138      	cbz	r0, 800b508 <_svfiprintf_r+0x150>
 800b4f8:	9b04      	ldr	r3, [sp, #16]
 800b4fa:	eba0 000a 	sub.w	r0, r0, sl
 800b4fe:	2240      	movs	r2, #64	@ 0x40
 800b500:	4082      	lsls	r2, r0
 800b502:	4313      	orrs	r3, r2
 800b504:	3401      	adds	r4, #1
 800b506:	9304      	str	r3, [sp, #16]
 800b508:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b50c:	4824      	ldr	r0, [pc, #144]	@ (800b5a0 <_svfiprintf_r+0x1e8>)
 800b50e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b512:	2206      	movs	r2, #6
 800b514:	f7f4 fe5c 	bl	80001d0 <memchr>
 800b518:	2800      	cmp	r0, #0
 800b51a:	d036      	beq.n	800b58a <_svfiprintf_r+0x1d2>
 800b51c:	4b21      	ldr	r3, [pc, #132]	@ (800b5a4 <_svfiprintf_r+0x1ec>)
 800b51e:	bb1b      	cbnz	r3, 800b568 <_svfiprintf_r+0x1b0>
 800b520:	9b03      	ldr	r3, [sp, #12]
 800b522:	3307      	adds	r3, #7
 800b524:	f023 0307 	bic.w	r3, r3, #7
 800b528:	3308      	adds	r3, #8
 800b52a:	9303      	str	r3, [sp, #12]
 800b52c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b52e:	4433      	add	r3, r6
 800b530:	9309      	str	r3, [sp, #36]	@ 0x24
 800b532:	e76a      	b.n	800b40a <_svfiprintf_r+0x52>
 800b534:	fb0c 3202 	mla	r2, ip, r2, r3
 800b538:	460c      	mov	r4, r1
 800b53a:	2001      	movs	r0, #1
 800b53c:	e7a8      	b.n	800b490 <_svfiprintf_r+0xd8>
 800b53e:	2300      	movs	r3, #0
 800b540:	3401      	adds	r4, #1
 800b542:	9305      	str	r3, [sp, #20]
 800b544:	4619      	mov	r1, r3
 800b546:	f04f 0c0a 	mov.w	ip, #10
 800b54a:	4620      	mov	r0, r4
 800b54c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b550:	3a30      	subs	r2, #48	@ 0x30
 800b552:	2a09      	cmp	r2, #9
 800b554:	d903      	bls.n	800b55e <_svfiprintf_r+0x1a6>
 800b556:	2b00      	cmp	r3, #0
 800b558:	d0c6      	beq.n	800b4e8 <_svfiprintf_r+0x130>
 800b55a:	9105      	str	r1, [sp, #20]
 800b55c:	e7c4      	b.n	800b4e8 <_svfiprintf_r+0x130>
 800b55e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b562:	4604      	mov	r4, r0
 800b564:	2301      	movs	r3, #1
 800b566:	e7f0      	b.n	800b54a <_svfiprintf_r+0x192>
 800b568:	ab03      	add	r3, sp, #12
 800b56a:	9300      	str	r3, [sp, #0]
 800b56c:	462a      	mov	r2, r5
 800b56e:	4b0e      	ldr	r3, [pc, #56]	@ (800b5a8 <_svfiprintf_r+0x1f0>)
 800b570:	a904      	add	r1, sp, #16
 800b572:	4638      	mov	r0, r7
 800b574:	f3af 8000 	nop.w
 800b578:	1c42      	adds	r2, r0, #1
 800b57a:	4606      	mov	r6, r0
 800b57c:	d1d6      	bne.n	800b52c <_svfiprintf_r+0x174>
 800b57e:	89ab      	ldrh	r3, [r5, #12]
 800b580:	065b      	lsls	r3, r3, #25
 800b582:	f53f af2d 	bmi.w	800b3e0 <_svfiprintf_r+0x28>
 800b586:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b588:	e72c      	b.n	800b3e4 <_svfiprintf_r+0x2c>
 800b58a:	ab03      	add	r3, sp, #12
 800b58c:	9300      	str	r3, [sp, #0]
 800b58e:	462a      	mov	r2, r5
 800b590:	4b05      	ldr	r3, [pc, #20]	@ (800b5a8 <_svfiprintf_r+0x1f0>)
 800b592:	a904      	add	r1, sp, #16
 800b594:	4638      	mov	r0, r7
 800b596:	f000 f9bb 	bl	800b910 <_printf_i>
 800b59a:	e7ed      	b.n	800b578 <_svfiprintf_r+0x1c0>
 800b59c:	0800c504 	.word	0x0800c504
 800b5a0:	0800c50e 	.word	0x0800c50e
 800b5a4:	00000000 	.word	0x00000000
 800b5a8:	0800b301 	.word	0x0800b301
 800b5ac:	0800c50a 	.word	0x0800c50a

0800b5b0 <__sfputc_r>:
 800b5b0:	6893      	ldr	r3, [r2, #8]
 800b5b2:	3b01      	subs	r3, #1
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	b410      	push	{r4}
 800b5b8:	6093      	str	r3, [r2, #8]
 800b5ba:	da08      	bge.n	800b5ce <__sfputc_r+0x1e>
 800b5bc:	6994      	ldr	r4, [r2, #24]
 800b5be:	42a3      	cmp	r3, r4
 800b5c0:	db01      	blt.n	800b5c6 <__sfputc_r+0x16>
 800b5c2:	290a      	cmp	r1, #10
 800b5c4:	d103      	bne.n	800b5ce <__sfputc_r+0x1e>
 800b5c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5ca:	f000 bbcd 	b.w	800bd68 <__swbuf_r>
 800b5ce:	6813      	ldr	r3, [r2, #0]
 800b5d0:	1c58      	adds	r0, r3, #1
 800b5d2:	6010      	str	r0, [r2, #0]
 800b5d4:	7019      	strb	r1, [r3, #0]
 800b5d6:	4608      	mov	r0, r1
 800b5d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5dc:	4770      	bx	lr

0800b5de <__sfputs_r>:
 800b5de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5e0:	4606      	mov	r6, r0
 800b5e2:	460f      	mov	r7, r1
 800b5e4:	4614      	mov	r4, r2
 800b5e6:	18d5      	adds	r5, r2, r3
 800b5e8:	42ac      	cmp	r4, r5
 800b5ea:	d101      	bne.n	800b5f0 <__sfputs_r+0x12>
 800b5ec:	2000      	movs	r0, #0
 800b5ee:	e007      	b.n	800b600 <__sfputs_r+0x22>
 800b5f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5f4:	463a      	mov	r2, r7
 800b5f6:	4630      	mov	r0, r6
 800b5f8:	f7ff ffda 	bl	800b5b0 <__sfputc_r>
 800b5fc:	1c43      	adds	r3, r0, #1
 800b5fe:	d1f3      	bne.n	800b5e8 <__sfputs_r+0xa>
 800b600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b604 <_vfiprintf_r>:
 800b604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b608:	460d      	mov	r5, r1
 800b60a:	b09d      	sub	sp, #116	@ 0x74
 800b60c:	4614      	mov	r4, r2
 800b60e:	4698      	mov	r8, r3
 800b610:	4606      	mov	r6, r0
 800b612:	b118      	cbz	r0, 800b61c <_vfiprintf_r+0x18>
 800b614:	6a03      	ldr	r3, [r0, #32]
 800b616:	b90b      	cbnz	r3, 800b61c <_vfiprintf_r+0x18>
 800b618:	f7ff fc12 	bl	800ae40 <__sinit>
 800b61c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b61e:	07d9      	lsls	r1, r3, #31
 800b620:	d405      	bmi.n	800b62e <_vfiprintf_r+0x2a>
 800b622:	89ab      	ldrh	r3, [r5, #12]
 800b624:	059a      	lsls	r2, r3, #22
 800b626:	d402      	bmi.n	800b62e <_vfiprintf_r+0x2a>
 800b628:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b62a:	f7ff fe0e 	bl	800b24a <__retarget_lock_acquire_recursive>
 800b62e:	89ab      	ldrh	r3, [r5, #12]
 800b630:	071b      	lsls	r3, r3, #28
 800b632:	d501      	bpl.n	800b638 <_vfiprintf_r+0x34>
 800b634:	692b      	ldr	r3, [r5, #16]
 800b636:	b99b      	cbnz	r3, 800b660 <_vfiprintf_r+0x5c>
 800b638:	4629      	mov	r1, r5
 800b63a:	4630      	mov	r0, r6
 800b63c:	f000 fbd2 	bl	800bde4 <__swsetup_r>
 800b640:	b170      	cbz	r0, 800b660 <_vfiprintf_r+0x5c>
 800b642:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b644:	07dc      	lsls	r4, r3, #31
 800b646:	d504      	bpl.n	800b652 <_vfiprintf_r+0x4e>
 800b648:	f04f 30ff 	mov.w	r0, #4294967295
 800b64c:	b01d      	add	sp, #116	@ 0x74
 800b64e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b652:	89ab      	ldrh	r3, [r5, #12]
 800b654:	0598      	lsls	r0, r3, #22
 800b656:	d4f7      	bmi.n	800b648 <_vfiprintf_r+0x44>
 800b658:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b65a:	f7ff fdf7 	bl	800b24c <__retarget_lock_release_recursive>
 800b65e:	e7f3      	b.n	800b648 <_vfiprintf_r+0x44>
 800b660:	2300      	movs	r3, #0
 800b662:	9309      	str	r3, [sp, #36]	@ 0x24
 800b664:	2320      	movs	r3, #32
 800b666:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b66a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b66e:	2330      	movs	r3, #48	@ 0x30
 800b670:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b820 <_vfiprintf_r+0x21c>
 800b674:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b678:	f04f 0901 	mov.w	r9, #1
 800b67c:	4623      	mov	r3, r4
 800b67e:	469a      	mov	sl, r3
 800b680:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b684:	b10a      	cbz	r2, 800b68a <_vfiprintf_r+0x86>
 800b686:	2a25      	cmp	r2, #37	@ 0x25
 800b688:	d1f9      	bne.n	800b67e <_vfiprintf_r+0x7a>
 800b68a:	ebba 0b04 	subs.w	fp, sl, r4
 800b68e:	d00b      	beq.n	800b6a8 <_vfiprintf_r+0xa4>
 800b690:	465b      	mov	r3, fp
 800b692:	4622      	mov	r2, r4
 800b694:	4629      	mov	r1, r5
 800b696:	4630      	mov	r0, r6
 800b698:	f7ff ffa1 	bl	800b5de <__sfputs_r>
 800b69c:	3001      	adds	r0, #1
 800b69e:	f000 80a7 	beq.w	800b7f0 <_vfiprintf_r+0x1ec>
 800b6a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6a4:	445a      	add	r2, fp
 800b6a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6a8:	f89a 3000 	ldrb.w	r3, [sl]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	f000 809f 	beq.w	800b7f0 <_vfiprintf_r+0x1ec>
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b6b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6bc:	f10a 0a01 	add.w	sl, sl, #1
 800b6c0:	9304      	str	r3, [sp, #16]
 800b6c2:	9307      	str	r3, [sp, #28]
 800b6c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6ca:	4654      	mov	r4, sl
 800b6cc:	2205      	movs	r2, #5
 800b6ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6d2:	4853      	ldr	r0, [pc, #332]	@ (800b820 <_vfiprintf_r+0x21c>)
 800b6d4:	f7f4 fd7c 	bl	80001d0 <memchr>
 800b6d8:	9a04      	ldr	r2, [sp, #16]
 800b6da:	b9d8      	cbnz	r0, 800b714 <_vfiprintf_r+0x110>
 800b6dc:	06d1      	lsls	r1, r2, #27
 800b6de:	bf44      	itt	mi
 800b6e0:	2320      	movmi	r3, #32
 800b6e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6e6:	0713      	lsls	r3, r2, #28
 800b6e8:	bf44      	itt	mi
 800b6ea:	232b      	movmi	r3, #43	@ 0x2b
 800b6ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6f0:	f89a 3000 	ldrb.w	r3, [sl]
 800b6f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6f6:	d015      	beq.n	800b724 <_vfiprintf_r+0x120>
 800b6f8:	9a07      	ldr	r2, [sp, #28]
 800b6fa:	4654      	mov	r4, sl
 800b6fc:	2000      	movs	r0, #0
 800b6fe:	f04f 0c0a 	mov.w	ip, #10
 800b702:	4621      	mov	r1, r4
 800b704:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b708:	3b30      	subs	r3, #48	@ 0x30
 800b70a:	2b09      	cmp	r3, #9
 800b70c:	d94b      	bls.n	800b7a6 <_vfiprintf_r+0x1a2>
 800b70e:	b1b0      	cbz	r0, 800b73e <_vfiprintf_r+0x13a>
 800b710:	9207      	str	r2, [sp, #28]
 800b712:	e014      	b.n	800b73e <_vfiprintf_r+0x13a>
 800b714:	eba0 0308 	sub.w	r3, r0, r8
 800b718:	fa09 f303 	lsl.w	r3, r9, r3
 800b71c:	4313      	orrs	r3, r2
 800b71e:	9304      	str	r3, [sp, #16]
 800b720:	46a2      	mov	sl, r4
 800b722:	e7d2      	b.n	800b6ca <_vfiprintf_r+0xc6>
 800b724:	9b03      	ldr	r3, [sp, #12]
 800b726:	1d19      	adds	r1, r3, #4
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	9103      	str	r1, [sp, #12]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	bfbb      	ittet	lt
 800b730:	425b      	neglt	r3, r3
 800b732:	f042 0202 	orrlt.w	r2, r2, #2
 800b736:	9307      	strge	r3, [sp, #28]
 800b738:	9307      	strlt	r3, [sp, #28]
 800b73a:	bfb8      	it	lt
 800b73c:	9204      	strlt	r2, [sp, #16]
 800b73e:	7823      	ldrb	r3, [r4, #0]
 800b740:	2b2e      	cmp	r3, #46	@ 0x2e
 800b742:	d10a      	bne.n	800b75a <_vfiprintf_r+0x156>
 800b744:	7863      	ldrb	r3, [r4, #1]
 800b746:	2b2a      	cmp	r3, #42	@ 0x2a
 800b748:	d132      	bne.n	800b7b0 <_vfiprintf_r+0x1ac>
 800b74a:	9b03      	ldr	r3, [sp, #12]
 800b74c:	1d1a      	adds	r2, r3, #4
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	9203      	str	r2, [sp, #12]
 800b752:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b756:	3402      	adds	r4, #2
 800b758:	9305      	str	r3, [sp, #20]
 800b75a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b830 <_vfiprintf_r+0x22c>
 800b75e:	7821      	ldrb	r1, [r4, #0]
 800b760:	2203      	movs	r2, #3
 800b762:	4650      	mov	r0, sl
 800b764:	f7f4 fd34 	bl	80001d0 <memchr>
 800b768:	b138      	cbz	r0, 800b77a <_vfiprintf_r+0x176>
 800b76a:	9b04      	ldr	r3, [sp, #16]
 800b76c:	eba0 000a 	sub.w	r0, r0, sl
 800b770:	2240      	movs	r2, #64	@ 0x40
 800b772:	4082      	lsls	r2, r0
 800b774:	4313      	orrs	r3, r2
 800b776:	3401      	adds	r4, #1
 800b778:	9304      	str	r3, [sp, #16]
 800b77a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b77e:	4829      	ldr	r0, [pc, #164]	@ (800b824 <_vfiprintf_r+0x220>)
 800b780:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b784:	2206      	movs	r2, #6
 800b786:	f7f4 fd23 	bl	80001d0 <memchr>
 800b78a:	2800      	cmp	r0, #0
 800b78c:	d03f      	beq.n	800b80e <_vfiprintf_r+0x20a>
 800b78e:	4b26      	ldr	r3, [pc, #152]	@ (800b828 <_vfiprintf_r+0x224>)
 800b790:	bb1b      	cbnz	r3, 800b7da <_vfiprintf_r+0x1d6>
 800b792:	9b03      	ldr	r3, [sp, #12]
 800b794:	3307      	adds	r3, #7
 800b796:	f023 0307 	bic.w	r3, r3, #7
 800b79a:	3308      	adds	r3, #8
 800b79c:	9303      	str	r3, [sp, #12]
 800b79e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7a0:	443b      	add	r3, r7
 800b7a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7a4:	e76a      	b.n	800b67c <_vfiprintf_r+0x78>
 800b7a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7aa:	460c      	mov	r4, r1
 800b7ac:	2001      	movs	r0, #1
 800b7ae:	e7a8      	b.n	800b702 <_vfiprintf_r+0xfe>
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	3401      	adds	r4, #1
 800b7b4:	9305      	str	r3, [sp, #20]
 800b7b6:	4619      	mov	r1, r3
 800b7b8:	f04f 0c0a 	mov.w	ip, #10
 800b7bc:	4620      	mov	r0, r4
 800b7be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7c2:	3a30      	subs	r2, #48	@ 0x30
 800b7c4:	2a09      	cmp	r2, #9
 800b7c6:	d903      	bls.n	800b7d0 <_vfiprintf_r+0x1cc>
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d0c6      	beq.n	800b75a <_vfiprintf_r+0x156>
 800b7cc:	9105      	str	r1, [sp, #20]
 800b7ce:	e7c4      	b.n	800b75a <_vfiprintf_r+0x156>
 800b7d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7d4:	4604      	mov	r4, r0
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	e7f0      	b.n	800b7bc <_vfiprintf_r+0x1b8>
 800b7da:	ab03      	add	r3, sp, #12
 800b7dc:	9300      	str	r3, [sp, #0]
 800b7de:	462a      	mov	r2, r5
 800b7e0:	4b12      	ldr	r3, [pc, #72]	@ (800b82c <_vfiprintf_r+0x228>)
 800b7e2:	a904      	add	r1, sp, #16
 800b7e4:	4630      	mov	r0, r6
 800b7e6:	f3af 8000 	nop.w
 800b7ea:	4607      	mov	r7, r0
 800b7ec:	1c78      	adds	r0, r7, #1
 800b7ee:	d1d6      	bne.n	800b79e <_vfiprintf_r+0x19a>
 800b7f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b7f2:	07d9      	lsls	r1, r3, #31
 800b7f4:	d405      	bmi.n	800b802 <_vfiprintf_r+0x1fe>
 800b7f6:	89ab      	ldrh	r3, [r5, #12]
 800b7f8:	059a      	lsls	r2, r3, #22
 800b7fa:	d402      	bmi.n	800b802 <_vfiprintf_r+0x1fe>
 800b7fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b7fe:	f7ff fd25 	bl	800b24c <__retarget_lock_release_recursive>
 800b802:	89ab      	ldrh	r3, [r5, #12]
 800b804:	065b      	lsls	r3, r3, #25
 800b806:	f53f af1f 	bmi.w	800b648 <_vfiprintf_r+0x44>
 800b80a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b80c:	e71e      	b.n	800b64c <_vfiprintf_r+0x48>
 800b80e:	ab03      	add	r3, sp, #12
 800b810:	9300      	str	r3, [sp, #0]
 800b812:	462a      	mov	r2, r5
 800b814:	4b05      	ldr	r3, [pc, #20]	@ (800b82c <_vfiprintf_r+0x228>)
 800b816:	a904      	add	r1, sp, #16
 800b818:	4630      	mov	r0, r6
 800b81a:	f000 f879 	bl	800b910 <_printf_i>
 800b81e:	e7e4      	b.n	800b7ea <_vfiprintf_r+0x1e6>
 800b820:	0800c504 	.word	0x0800c504
 800b824:	0800c50e 	.word	0x0800c50e
 800b828:	00000000 	.word	0x00000000
 800b82c:	0800b5df 	.word	0x0800b5df
 800b830:	0800c50a 	.word	0x0800c50a

0800b834 <_printf_common>:
 800b834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b838:	4616      	mov	r6, r2
 800b83a:	4698      	mov	r8, r3
 800b83c:	688a      	ldr	r2, [r1, #8]
 800b83e:	690b      	ldr	r3, [r1, #16]
 800b840:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b844:	4293      	cmp	r3, r2
 800b846:	bfb8      	it	lt
 800b848:	4613      	movlt	r3, r2
 800b84a:	6033      	str	r3, [r6, #0]
 800b84c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b850:	4607      	mov	r7, r0
 800b852:	460c      	mov	r4, r1
 800b854:	b10a      	cbz	r2, 800b85a <_printf_common+0x26>
 800b856:	3301      	adds	r3, #1
 800b858:	6033      	str	r3, [r6, #0]
 800b85a:	6823      	ldr	r3, [r4, #0]
 800b85c:	0699      	lsls	r1, r3, #26
 800b85e:	bf42      	ittt	mi
 800b860:	6833      	ldrmi	r3, [r6, #0]
 800b862:	3302      	addmi	r3, #2
 800b864:	6033      	strmi	r3, [r6, #0]
 800b866:	6825      	ldr	r5, [r4, #0]
 800b868:	f015 0506 	ands.w	r5, r5, #6
 800b86c:	d106      	bne.n	800b87c <_printf_common+0x48>
 800b86e:	f104 0a19 	add.w	sl, r4, #25
 800b872:	68e3      	ldr	r3, [r4, #12]
 800b874:	6832      	ldr	r2, [r6, #0]
 800b876:	1a9b      	subs	r3, r3, r2
 800b878:	42ab      	cmp	r3, r5
 800b87a:	dc26      	bgt.n	800b8ca <_printf_common+0x96>
 800b87c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b880:	6822      	ldr	r2, [r4, #0]
 800b882:	3b00      	subs	r3, #0
 800b884:	bf18      	it	ne
 800b886:	2301      	movne	r3, #1
 800b888:	0692      	lsls	r2, r2, #26
 800b88a:	d42b      	bmi.n	800b8e4 <_printf_common+0xb0>
 800b88c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b890:	4641      	mov	r1, r8
 800b892:	4638      	mov	r0, r7
 800b894:	47c8      	blx	r9
 800b896:	3001      	adds	r0, #1
 800b898:	d01e      	beq.n	800b8d8 <_printf_common+0xa4>
 800b89a:	6823      	ldr	r3, [r4, #0]
 800b89c:	6922      	ldr	r2, [r4, #16]
 800b89e:	f003 0306 	and.w	r3, r3, #6
 800b8a2:	2b04      	cmp	r3, #4
 800b8a4:	bf02      	ittt	eq
 800b8a6:	68e5      	ldreq	r5, [r4, #12]
 800b8a8:	6833      	ldreq	r3, [r6, #0]
 800b8aa:	1aed      	subeq	r5, r5, r3
 800b8ac:	68a3      	ldr	r3, [r4, #8]
 800b8ae:	bf0c      	ite	eq
 800b8b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8b4:	2500      	movne	r5, #0
 800b8b6:	4293      	cmp	r3, r2
 800b8b8:	bfc4      	itt	gt
 800b8ba:	1a9b      	subgt	r3, r3, r2
 800b8bc:	18ed      	addgt	r5, r5, r3
 800b8be:	2600      	movs	r6, #0
 800b8c0:	341a      	adds	r4, #26
 800b8c2:	42b5      	cmp	r5, r6
 800b8c4:	d11a      	bne.n	800b8fc <_printf_common+0xc8>
 800b8c6:	2000      	movs	r0, #0
 800b8c8:	e008      	b.n	800b8dc <_printf_common+0xa8>
 800b8ca:	2301      	movs	r3, #1
 800b8cc:	4652      	mov	r2, sl
 800b8ce:	4641      	mov	r1, r8
 800b8d0:	4638      	mov	r0, r7
 800b8d2:	47c8      	blx	r9
 800b8d4:	3001      	adds	r0, #1
 800b8d6:	d103      	bne.n	800b8e0 <_printf_common+0xac>
 800b8d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8e0:	3501      	adds	r5, #1
 800b8e2:	e7c6      	b.n	800b872 <_printf_common+0x3e>
 800b8e4:	18e1      	adds	r1, r4, r3
 800b8e6:	1c5a      	adds	r2, r3, #1
 800b8e8:	2030      	movs	r0, #48	@ 0x30
 800b8ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b8ee:	4422      	add	r2, r4
 800b8f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b8f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b8f8:	3302      	adds	r3, #2
 800b8fa:	e7c7      	b.n	800b88c <_printf_common+0x58>
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	4622      	mov	r2, r4
 800b900:	4641      	mov	r1, r8
 800b902:	4638      	mov	r0, r7
 800b904:	47c8      	blx	r9
 800b906:	3001      	adds	r0, #1
 800b908:	d0e6      	beq.n	800b8d8 <_printf_common+0xa4>
 800b90a:	3601      	adds	r6, #1
 800b90c:	e7d9      	b.n	800b8c2 <_printf_common+0x8e>
	...

0800b910 <_printf_i>:
 800b910:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b914:	7e0f      	ldrb	r7, [r1, #24]
 800b916:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b918:	2f78      	cmp	r7, #120	@ 0x78
 800b91a:	4691      	mov	r9, r2
 800b91c:	4680      	mov	r8, r0
 800b91e:	460c      	mov	r4, r1
 800b920:	469a      	mov	sl, r3
 800b922:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b926:	d807      	bhi.n	800b938 <_printf_i+0x28>
 800b928:	2f62      	cmp	r7, #98	@ 0x62
 800b92a:	d80a      	bhi.n	800b942 <_printf_i+0x32>
 800b92c:	2f00      	cmp	r7, #0
 800b92e:	f000 80d1 	beq.w	800bad4 <_printf_i+0x1c4>
 800b932:	2f58      	cmp	r7, #88	@ 0x58
 800b934:	f000 80b8 	beq.w	800baa8 <_printf_i+0x198>
 800b938:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b93c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b940:	e03a      	b.n	800b9b8 <_printf_i+0xa8>
 800b942:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b946:	2b15      	cmp	r3, #21
 800b948:	d8f6      	bhi.n	800b938 <_printf_i+0x28>
 800b94a:	a101      	add	r1, pc, #4	@ (adr r1, 800b950 <_printf_i+0x40>)
 800b94c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b950:	0800b9a9 	.word	0x0800b9a9
 800b954:	0800b9bd 	.word	0x0800b9bd
 800b958:	0800b939 	.word	0x0800b939
 800b95c:	0800b939 	.word	0x0800b939
 800b960:	0800b939 	.word	0x0800b939
 800b964:	0800b939 	.word	0x0800b939
 800b968:	0800b9bd 	.word	0x0800b9bd
 800b96c:	0800b939 	.word	0x0800b939
 800b970:	0800b939 	.word	0x0800b939
 800b974:	0800b939 	.word	0x0800b939
 800b978:	0800b939 	.word	0x0800b939
 800b97c:	0800babb 	.word	0x0800babb
 800b980:	0800b9e7 	.word	0x0800b9e7
 800b984:	0800ba75 	.word	0x0800ba75
 800b988:	0800b939 	.word	0x0800b939
 800b98c:	0800b939 	.word	0x0800b939
 800b990:	0800badd 	.word	0x0800badd
 800b994:	0800b939 	.word	0x0800b939
 800b998:	0800b9e7 	.word	0x0800b9e7
 800b99c:	0800b939 	.word	0x0800b939
 800b9a0:	0800b939 	.word	0x0800b939
 800b9a4:	0800ba7d 	.word	0x0800ba7d
 800b9a8:	6833      	ldr	r3, [r6, #0]
 800b9aa:	1d1a      	adds	r2, r3, #4
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	6032      	str	r2, [r6, #0]
 800b9b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	e09c      	b.n	800baf6 <_printf_i+0x1e6>
 800b9bc:	6833      	ldr	r3, [r6, #0]
 800b9be:	6820      	ldr	r0, [r4, #0]
 800b9c0:	1d19      	adds	r1, r3, #4
 800b9c2:	6031      	str	r1, [r6, #0]
 800b9c4:	0606      	lsls	r6, r0, #24
 800b9c6:	d501      	bpl.n	800b9cc <_printf_i+0xbc>
 800b9c8:	681d      	ldr	r5, [r3, #0]
 800b9ca:	e003      	b.n	800b9d4 <_printf_i+0xc4>
 800b9cc:	0645      	lsls	r5, r0, #25
 800b9ce:	d5fb      	bpl.n	800b9c8 <_printf_i+0xb8>
 800b9d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b9d4:	2d00      	cmp	r5, #0
 800b9d6:	da03      	bge.n	800b9e0 <_printf_i+0xd0>
 800b9d8:	232d      	movs	r3, #45	@ 0x2d
 800b9da:	426d      	negs	r5, r5
 800b9dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9e0:	4858      	ldr	r0, [pc, #352]	@ (800bb44 <_printf_i+0x234>)
 800b9e2:	230a      	movs	r3, #10
 800b9e4:	e011      	b.n	800ba0a <_printf_i+0xfa>
 800b9e6:	6821      	ldr	r1, [r4, #0]
 800b9e8:	6833      	ldr	r3, [r6, #0]
 800b9ea:	0608      	lsls	r0, r1, #24
 800b9ec:	f853 5b04 	ldr.w	r5, [r3], #4
 800b9f0:	d402      	bmi.n	800b9f8 <_printf_i+0xe8>
 800b9f2:	0649      	lsls	r1, r1, #25
 800b9f4:	bf48      	it	mi
 800b9f6:	b2ad      	uxthmi	r5, r5
 800b9f8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b9fa:	4852      	ldr	r0, [pc, #328]	@ (800bb44 <_printf_i+0x234>)
 800b9fc:	6033      	str	r3, [r6, #0]
 800b9fe:	bf14      	ite	ne
 800ba00:	230a      	movne	r3, #10
 800ba02:	2308      	moveq	r3, #8
 800ba04:	2100      	movs	r1, #0
 800ba06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ba0a:	6866      	ldr	r6, [r4, #4]
 800ba0c:	60a6      	str	r6, [r4, #8]
 800ba0e:	2e00      	cmp	r6, #0
 800ba10:	db05      	blt.n	800ba1e <_printf_i+0x10e>
 800ba12:	6821      	ldr	r1, [r4, #0]
 800ba14:	432e      	orrs	r6, r5
 800ba16:	f021 0104 	bic.w	r1, r1, #4
 800ba1a:	6021      	str	r1, [r4, #0]
 800ba1c:	d04b      	beq.n	800bab6 <_printf_i+0x1a6>
 800ba1e:	4616      	mov	r6, r2
 800ba20:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba24:	fb03 5711 	mls	r7, r3, r1, r5
 800ba28:	5dc7      	ldrb	r7, [r0, r7]
 800ba2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba2e:	462f      	mov	r7, r5
 800ba30:	42bb      	cmp	r3, r7
 800ba32:	460d      	mov	r5, r1
 800ba34:	d9f4      	bls.n	800ba20 <_printf_i+0x110>
 800ba36:	2b08      	cmp	r3, #8
 800ba38:	d10b      	bne.n	800ba52 <_printf_i+0x142>
 800ba3a:	6823      	ldr	r3, [r4, #0]
 800ba3c:	07df      	lsls	r7, r3, #31
 800ba3e:	d508      	bpl.n	800ba52 <_printf_i+0x142>
 800ba40:	6923      	ldr	r3, [r4, #16]
 800ba42:	6861      	ldr	r1, [r4, #4]
 800ba44:	4299      	cmp	r1, r3
 800ba46:	bfde      	ittt	le
 800ba48:	2330      	movle	r3, #48	@ 0x30
 800ba4a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ba4e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ba52:	1b92      	subs	r2, r2, r6
 800ba54:	6122      	str	r2, [r4, #16]
 800ba56:	f8cd a000 	str.w	sl, [sp]
 800ba5a:	464b      	mov	r3, r9
 800ba5c:	aa03      	add	r2, sp, #12
 800ba5e:	4621      	mov	r1, r4
 800ba60:	4640      	mov	r0, r8
 800ba62:	f7ff fee7 	bl	800b834 <_printf_common>
 800ba66:	3001      	adds	r0, #1
 800ba68:	d14a      	bne.n	800bb00 <_printf_i+0x1f0>
 800ba6a:	f04f 30ff 	mov.w	r0, #4294967295
 800ba6e:	b004      	add	sp, #16
 800ba70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba74:	6823      	ldr	r3, [r4, #0]
 800ba76:	f043 0320 	orr.w	r3, r3, #32
 800ba7a:	6023      	str	r3, [r4, #0]
 800ba7c:	4832      	ldr	r0, [pc, #200]	@ (800bb48 <_printf_i+0x238>)
 800ba7e:	2778      	movs	r7, #120	@ 0x78
 800ba80:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ba84:	6823      	ldr	r3, [r4, #0]
 800ba86:	6831      	ldr	r1, [r6, #0]
 800ba88:	061f      	lsls	r7, r3, #24
 800ba8a:	f851 5b04 	ldr.w	r5, [r1], #4
 800ba8e:	d402      	bmi.n	800ba96 <_printf_i+0x186>
 800ba90:	065f      	lsls	r7, r3, #25
 800ba92:	bf48      	it	mi
 800ba94:	b2ad      	uxthmi	r5, r5
 800ba96:	6031      	str	r1, [r6, #0]
 800ba98:	07d9      	lsls	r1, r3, #31
 800ba9a:	bf44      	itt	mi
 800ba9c:	f043 0320 	orrmi.w	r3, r3, #32
 800baa0:	6023      	strmi	r3, [r4, #0]
 800baa2:	b11d      	cbz	r5, 800baac <_printf_i+0x19c>
 800baa4:	2310      	movs	r3, #16
 800baa6:	e7ad      	b.n	800ba04 <_printf_i+0xf4>
 800baa8:	4826      	ldr	r0, [pc, #152]	@ (800bb44 <_printf_i+0x234>)
 800baaa:	e7e9      	b.n	800ba80 <_printf_i+0x170>
 800baac:	6823      	ldr	r3, [r4, #0]
 800baae:	f023 0320 	bic.w	r3, r3, #32
 800bab2:	6023      	str	r3, [r4, #0]
 800bab4:	e7f6      	b.n	800baa4 <_printf_i+0x194>
 800bab6:	4616      	mov	r6, r2
 800bab8:	e7bd      	b.n	800ba36 <_printf_i+0x126>
 800baba:	6833      	ldr	r3, [r6, #0]
 800babc:	6825      	ldr	r5, [r4, #0]
 800babe:	6961      	ldr	r1, [r4, #20]
 800bac0:	1d18      	adds	r0, r3, #4
 800bac2:	6030      	str	r0, [r6, #0]
 800bac4:	062e      	lsls	r6, r5, #24
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	d501      	bpl.n	800bace <_printf_i+0x1be>
 800baca:	6019      	str	r1, [r3, #0]
 800bacc:	e002      	b.n	800bad4 <_printf_i+0x1c4>
 800bace:	0668      	lsls	r0, r5, #25
 800bad0:	d5fb      	bpl.n	800baca <_printf_i+0x1ba>
 800bad2:	8019      	strh	r1, [r3, #0]
 800bad4:	2300      	movs	r3, #0
 800bad6:	6123      	str	r3, [r4, #16]
 800bad8:	4616      	mov	r6, r2
 800bada:	e7bc      	b.n	800ba56 <_printf_i+0x146>
 800badc:	6833      	ldr	r3, [r6, #0]
 800bade:	1d1a      	adds	r2, r3, #4
 800bae0:	6032      	str	r2, [r6, #0]
 800bae2:	681e      	ldr	r6, [r3, #0]
 800bae4:	6862      	ldr	r2, [r4, #4]
 800bae6:	2100      	movs	r1, #0
 800bae8:	4630      	mov	r0, r6
 800baea:	f7f4 fb71 	bl	80001d0 <memchr>
 800baee:	b108      	cbz	r0, 800baf4 <_printf_i+0x1e4>
 800baf0:	1b80      	subs	r0, r0, r6
 800baf2:	6060      	str	r0, [r4, #4]
 800baf4:	6863      	ldr	r3, [r4, #4]
 800baf6:	6123      	str	r3, [r4, #16]
 800baf8:	2300      	movs	r3, #0
 800bafa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bafe:	e7aa      	b.n	800ba56 <_printf_i+0x146>
 800bb00:	6923      	ldr	r3, [r4, #16]
 800bb02:	4632      	mov	r2, r6
 800bb04:	4649      	mov	r1, r9
 800bb06:	4640      	mov	r0, r8
 800bb08:	47d0      	blx	sl
 800bb0a:	3001      	adds	r0, #1
 800bb0c:	d0ad      	beq.n	800ba6a <_printf_i+0x15a>
 800bb0e:	6823      	ldr	r3, [r4, #0]
 800bb10:	079b      	lsls	r3, r3, #30
 800bb12:	d413      	bmi.n	800bb3c <_printf_i+0x22c>
 800bb14:	68e0      	ldr	r0, [r4, #12]
 800bb16:	9b03      	ldr	r3, [sp, #12]
 800bb18:	4298      	cmp	r0, r3
 800bb1a:	bfb8      	it	lt
 800bb1c:	4618      	movlt	r0, r3
 800bb1e:	e7a6      	b.n	800ba6e <_printf_i+0x15e>
 800bb20:	2301      	movs	r3, #1
 800bb22:	4632      	mov	r2, r6
 800bb24:	4649      	mov	r1, r9
 800bb26:	4640      	mov	r0, r8
 800bb28:	47d0      	blx	sl
 800bb2a:	3001      	adds	r0, #1
 800bb2c:	d09d      	beq.n	800ba6a <_printf_i+0x15a>
 800bb2e:	3501      	adds	r5, #1
 800bb30:	68e3      	ldr	r3, [r4, #12]
 800bb32:	9903      	ldr	r1, [sp, #12]
 800bb34:	1a5b      	subs	r3, r3, r1
 800bb36:	42ab      	cmp	r3, r5
 800bb38:	dcf2      	bgt.n	800bb20 <_printf_i+0x210>
 800bb3a:	e7eb      	b.n	800bb14 <_printf_i+0x204>
 800bb3c:	2500      	movs	r5, #0
 800bb3e:	f104 0619 	add.w	r6, r4, #25
 800bb42:	e7f5      	b.n	800bb30 <_printf_i+0x220>
 800bb44:	0800c515 	.word	0x0800c515
 800bb48:	0800c526 	.word	0x0800c526

0800bb4c <__sflush_r>:
 800bb4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb54:	0716      	lsls	r6, r2, #28
 800bb56:	4605      	mov	r5, r0
 800bb58:	460c      	mov	r4, r1
 800bb5a:	d454      	bmi.n	800bc06 <__sflush_r+0xba>
 800bb5c:	684b      	ldr	r3, [r1, #4]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	dc02      	bgt.n	800bb68 <__sflush_r+0x1c>
 800bb62:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	dd48      	ble.n	800bbfa <__sflush_r+0xae>
 800bb68:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb6a:	2e00      	cmp	r6, #0
 800bb6c:	d045      	beq.n	800bbfa <__sflush_r+0xae>
 800bb6e:	2300      	movs	r3, #0
 800bb70:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bb74:	682f      	ldr	r7, [r5, #0]
 800bb76:	6a21      	ldr	r1, [r4, #32]
 800bb78:	602b      	str	r3, [r5, #0]
 800bb7a:	d030      	beq.n	800bbde <__sflush_r+0x92>
 800bb7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bb7e:	89a3      	ldrh	r3, [r4, #12]
 800bb80:	0759      	lsls	r1, r3, #29
 800bb82:	d505      	bpl.n	800bb90 <__sflush_r+0x44>
 800bb84:	6863      	ldr	r3, [r4, #4]
 800bb86:	1ad2      	subs	r2, r2, r3
 800bb88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb8a:	b10b      	cbz	r3, 800bb90 <__sflush_r+0x44>
 800bb8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bb8e:	1ad2      	subs	r2, r2, r3
 800bb90:	2300      	movs	r3, #0
 800bb92:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb94:	6a21      	ldr	r1, [r4, #32]
 800bb96:	4628      	mov	r0, r5
 800bb98:	47b0      	blx	r6
 800bb9a:	1c43      	adds	r3, r0, #1
 800bb9c:	89a3      	ldrh	r3, [r4, #12]
 800bb9e:	d106      	bne.n	800bbae <__sflush_r+0x62>
 800bba0:	6829      	ldr	r1, [r5, #0]
 800bba2:	291d      	cmp	r1, #29
 800bba4:	d82b      	bhi.n	800bbfe <__sflush_r+0xb2>
 800bba6:	4a2a      	ldr	r2, [pc, #168]	@ (800bc50 <__sflush_r+0x104>)
 800bba8:	40ca      	lsrs	r2, r1
 800bbaa:	07d6      	lsls	r6, r2, #31
 800bbac:	d527      	bpl.n	800bbfe <__sflush_r+0xb2>
 800bbae:	2200      	movs	r2, #0
 800bbb0:	6062      	str	r2, [r4, #4]
 800bbb2:	04d9      	lsls	r1, r3, #19
 800bbb4:	6922      	ldr	r2, [r4, #16]
 800bbb6:	6022      	str	r2, [r4, #0]
 800bbb8:	d504      	bpl.n	800bbc4 <__sflush_r+0x78>
 800bbba:	1c42      	adds	r2, r0, #1
 800bbbc:	d101      	bne.n	800bbc2 <__sflush_r+0x76>
 800bbbe:	682b      	ldr	r3, [r5, #0]
 800bbc0:	b903      	cbnz	r3, 800bbc4 <__sflush_r+0x78>
 800bbc2:	6560      	str	r0, [r4, #84]	@ 0x54
 800bbc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bbc6:	602f      	str	r7, [r5, #0]
 800bbc8:	b1b9      	cbz	r1, 800bbfa <__sflush_r+0xae>
 800bbca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bbce:	4299      	cmp	r1, r3
 800bbd0:	d002      	beq.n	800bbd8 <__sflush_r+0x8c>
 800bbd2:	4628      	mov	r0, r5
 800bbd4:	f7ff fb4a 	bl	800b26c <_free_r>
 800bbd8:	2300      	movs	r3, #0
 800bbda:	6363      	str	r3, [r4, #52]	@ 0x34
 800bbdc:	e00d      	b.n	800bbfa <__sflush_r+0xae>
 800bbde:	2301      	movs	r3, #1
 800bbe0:	4628      	mov	r0, r5
 800bbe2:	47b0      	blx	r6
 800bbe4:	4602      	mov	r2, r0
 800bbe6:	1c50      	adds	r0, r2, #1
 800bbe8:	d1c9      	bne.n	800bb7e <__sflush_r+0x32>
 800bbea:	682b      	ldr	r3, [r5, #0]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d0c6      	beq.n	800bb7e <__sflush_r+0x32>
 800bbf0:	2b1d      	cmp	r3, #29
 800bbf2:	d001      	beq.n	800bbf8 <__sflush_r+0xac>
 800bbf4:	2b16      	cmp	r3, #22
 800bbf6:	d11e      	bne.n	800bc36 <__sflush_r+0xea>
 800bbf8:	602f      	str	r7, [r5, #0]
 800bbfa:	2000      	movs	r0, #0
 800bbfc:	e022      	b.n	800bc44 <__sflush_r+0xf8>
 800bbfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc02:	b21b      	sxth	r3, r3
 800bc04:	e01b      	b.n	800bc3e <__sflush_r+0xf2>
 800bc06:	690f      	ldr	r7, [r1, #16]
 800bc08:	2f00      	cmp	r7, #0
 800bc0a:	d0f6      	beq.n	800bbfa <__sflush_r+0xae>
 800bc0c:	0793      	lsls	r3, r2, #30
 800bc0e:	680e      	ldr	r6, [r1, #0]
 800bc10:	bf08      	it	eq
 800bc12:	694b      	ldreq	r3, [r1, #20]
 800bc14:	600f      	str	r7, [r1, #0]
 800bc16:	bf18      	it	ne
 800bc18:	2300      	movne	r3, #0
 800bc1a:	eba6 0807 	sub.w	r8, r6, r7
 800bc1e:	608b      	str	r3, [r1, #8]
 800bc20:	f1b8 0f00 	cmp.w	r8, #0
 800bc24:	dde9      	ble.n	800bbfa <__sflush_r+0xae>
 800bc26:	6a21      	ldr	r1, [r4, #32]
 800bc28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bc2a:	4643      	mov	r3, r8
 800bc2c:	463a      	mov	r2, r7
 800bc2e:	4628      	mov	r0, r5
 800bc30:	47b0      	blx	r6
 800bc32:	2800      	cmp	r0, #0
 800bc34:	dc08      	bgt.n	800bc48 <__sflush_r+0xfc>
 800bc36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc3e:	81a3      	strh	r3, [r4, #12]
 800bc40:	f04f 30ff 	mov.w	r0, #4294967295
 800bc44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc48:	4407      	add	r7, r0
 800bc4a:	eba8 0800 	sub.w	r8, r8, r0
 800bc4e:	e7e7      	b.n	800bc20 <__sflush_r+0xd4>
 800bc50:	20400001 	.word	0x20400001

0800bc54 <_fflush_r>:
 800bc54:	b538      	push	{r3, r4, r5, lr}
 800bc56:	690b      	ldr	r3, [r1, #16]
 800bc58:	4605      	mov	r5, r0
 800bc5a:	460c      	mov	r4, r1
 800bc5c:	b913      	cbnz	r3, 800bc64 <_fflush_r+0x10>
 800bc5e:	2500      	movs	r5, #0
 800bc60:	4628      	mov	r0, r5
 800bc62:	bd38      	pop	{r3, r4, r5, pc}
 800bc64:	b118      	cbz	r0, 800bc6e <_fflush_r+0x1a>
 800bc66:	6a03      	ldr	r3, [r0, #32]
 800bc68:	b90b      	cbnz	r3, 800bc6e <_fflush_r+0x1a>
 800bc6a:	f7ff f8e9 	bl	800ae40 <__sinit>
 800bc6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d0f3      	beq.n	800bc5e <_fflush_r+0xa>
 800bc76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bc78:	07d0      	lsls	r0, r2, #31
 800bc7a:	d404      	bmi.n	800bc86 <_fflush_r+0x32>
 800bc7c:	0599      	lsls	r1, r3, #22
 800bc7e:	d402      	bmi.n	800bc86 <_fflush_r+0x32>
 800bc80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc82:	f7ff fae2 	bl	800b24a <__retarget_lock_acquire_recursive>
 800bc86:	4628      	mov	r0, r5
 800bc88:	4621      	mov	r1, r4
 800bc8a:	f7ff ff5f 	bl	800bb4c <__sflush_r>
 800bc8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc90:	07da      	lsls	r2, r3, #31
 800bc92:	4605      	mov	r5, r0
 800bc94:	d4e4      	bmi.n	800bc60 <_fflush_r+0xc>
 800bc96:	89a3      	ldrh	r3, [r4, #12]
 800bc98:	059b      	lsls	r3, r3, #22
 800bc9a:	d4e1      	bmi.n	800bc60 <_fflush_r+0xc>
 800bc9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc9e:	f7ff fad5 	bl	800b24c <__retarget_lock_release_recursive>
 800bca2:	e7dd      	b.n	800bc60 <_fflush_r+0xc>

0800bca4 <__swhatbuf_r>:
 800bca4:	b570      	push	{r4, r5, r6, lr}
 800bca6:	460c      	mov	r4, r1
 800bca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcac:	2900      	cmp	r1, #0
 800bcae:	b096      	sub	sp, #88	@ 0x58
 800bcb0:	4615      	mov	r5, r2
 800bcb2:	461e      	mov	r6, r3
 800bcb4:	da0d      	bge.n	800bcd2 <__swhatbuf_r+0x2e>
 800bcb6:	89a3      	ldrh	r3, [r4, #12]
 800bcb8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bcbc:	f04f 0100 	mov.w	r1, #0
 800bcc0:	bf14      	ite	ne
 800bcc2:	2340      	movne	r3, #64	@ 0x40
 800bcc4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bcc8:	2000      	movs	r0, #0
 800bcca:	6031      	str	r1, [r6, #0]
 800bccc:	602b      	str	r3, [r5, #0]
 800bcce:	b016      	add	sp, #88	@ 0x58
 800bcd0:	bd70      	pop	{r4, r5, r6, pc}
 800bcd2:	466a      	mov	r2, sp
 800bcd4:	f000 f8f6 	bl	800bec4 <_fstat_r>
 800bcd8:	2800      	cmp	r0, #0
 800bcda:	dbec      	blt.n	800bcb6 <__swhatbuf_r+0x12>
 800bcdc:	9901      	ldr	r1, [sp, #4]
 800bcde:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bce2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bce6:	4259      	negs	r1, r3
 800bce8:	4159      	adcs	r1, r3
 800bcea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bcee:	e7eb      	b.n	800bcc8 <__swhatbuf_r+0x24>

0800bcf0 <__smakebuf_r>:
 800bcf0:	898b      	ldrh	r3, [r1, #12]
 800bcf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bcf4:	079d      	lsls	r5, r3, #30
 800bcf6:	4606      	mov	r6, r0
 800bcf8:	460c      	mov	r4, r1
 800bcfa:	d507      	bpl.n	800bd0c <__smakebuf_r+0x1c>
 800bcfc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bd00:	6023      	str	r3, [r4, #0]
 800bd02:	6123      	str	r3, [r4, #16]
 800bd04:	2301      	movs	r3, #1
 800bd06:	6163      	str	r3, [r4, #20]
 800bd08:	b003      	add	sp, #12
 800bd0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd0c:	ab01      	add	r3, sp, #4
 800bd0e:	466a      	mov	r2, sp
 800bd10:	f7ff ffc8 	bl	800bca4 <__swhatbuf_r>
 800bd14:	9f00      	ldr	r7, [sp, #0]
 800bd16:	4605      	mov	r5, r0
 800bd18:	4639      	mov	r1, r7
 800bd1a:	4630      	mov	r0, r6
 800bd1c:	f7fe ff78 	bl	800ac10 <_malloc_r>
 800bd20:	b948      	cbnz	r0, 800bd36 <__smakebuf_r+0x46>
 800bd22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd26:	059a      	lsls	r2, r3, #22
 800bd28:	d4ee      	bmi.n	800bd08 <__smakebuf_r+0x18>
 800bd2a:	f023 0303 	bic.w	r3, r3, #3
 800bd2e:	f043 0302 	orr.w	r3, r3, #2
 800bd32:	81a3      	strh	r3, [r4, #12]
 800bd34:	e7e2      	b.n	800bcfc <__smakebuf_r+0xc>
 800bd36:	89a3      	ldrh	r3, [r4, #12]
 800bd38:	6020      	str	r0, [r4, #0]
 800bd3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd3e:	81a3      	strh	r3, [r4, #12]
 800bd40:	9b01      	ldr	r3, [sp, #4]
 800bd42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bd46:	b15b      	cbz	r3, 800bd60 <__smakebuf_r+0x70>
 800bd48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd4c:	4630      	mov	r0, r6
 800bd4e:	f000 f8cb 	bl	800bee8 <_isatty_r>
 800bd52:	b128      	cbz	r0, 800bd60 <__smakebuf_r+0x70>
 800bd54:	89a3      	ldrh	r3, [r4, #12]
 800bd56:	f023 0303 	bic.w	r3, r3, #3
 800bd5a:	f043 0301 	orr.w	r3, r3, #1
 800bd5e:	81a3      	strh	r3, [r4, #12]
 800bd60:	89a3      	ldrh	r3, [r4, #12]
 800bd62:	431d      	orrs	r5, r3
 800bd64:	81a5      	strh	r5, [r4, #12]
 800bd66:	e7cf      	b.n	800bd08 <__smakebuf_r+0x18>

0800bd68 <__swbuf_r>:
 800bd68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd6a:	460e      	mov	r6, r1
 800bd6c:	4614      	mov	r4, r2
 800bd6e:	4605      	mov	r5, r0
 800bd70:	b118      	cbz	r0, 800bd7a <__swbuf_r+0x12>
 800bd72:	6a03      	ldr	r3, [r0, #32]
 800bd74:	b90b      	cbnz	r3, 800bd7a <__swbuf_r+0x12>
 800bd76:	f7ff f863 	bl	800ae40 <__sinit>
 800bd7a:	69a3      	ldr	r3, [r4, #24]
 800bd7c:	60a3      	str	r3, [r4, #8]
 800bd7e:	89a3      	ldrh	r3, [r4, #12]
 800bd80:	071a      	lsls	r2, r3, #28
 800bd82:	d501      	bpl.n	800bd88 <__swbuf_r+0x20>
 800bd84:	6923      	ldr	r3, [r4, #16]
 800bd86:	b943      	cbnz	r3, 800bd9a <__swbuf_r+0x32>
 800bd88:	4621      	mov	r1, r4
 800bd8a:	4628      	mov	r0, r5
 800bd8c:	f000 f82a 	bl	800bde4 <__swsetup_r>
 800bd90:	b118      	cbz	r0, 800bd9a <__swbuf_r+0x32>
 800bd92:	f04f 37ff 	mov.w	r7, #4294967295
 800bd96:	4638      	mov	r0, r7
 800bd98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd9a:	6823      	ldr	r3, [r4, #0]
 800bd9c:	6922      	ldr	r2, [r4, #16]
 800bd9e:	1a98      	subs	r0, r3, r2
 800bda0:	6963      	ldr	r3, [r4, #20]
 800bda2:	b2f6      	uxtb	r6, r6
 800bda4:	4283      	cmp	r3, r0
 800bda6:	4637      	mov	r7, r6
 800bda8:	dc05      	bgt.n	800bdb6 <__swbuf_r+0x4e>
 800bdaa:	4621      	mov	r1, r4
 800bdac:	4628      	mov	r0, r5
 800bdae:	f7ff ff51 	bl	800bc54 <_fflush_r>
 800bdb2:	2800      	cmp	r0, #0
 800bdb4:	d1ed      	bne.n	800bd92 <__swbuf_r+0x2a>
 800bdb6:	68a3      	ldr	r3, [r4, #8]
 800bdb8:	3b01      	subs	r3, #1
 800bdba:	60a3      	str	r3, [r4, #8]
 800bdbc:	6823      	ldr	r3, [r4, #0]
 800bdbe:	1c5a      	adds	r2, r3, #1
 800bdc0:	6022      	str	r2, [r4, #0]
 800bdc2:	701e      	strb	r6, [r3, #0]
 800bdc4:	6962      	ldr	r2, [r4, #20]
 800bdc6:	1c43      	adds	r3, r0, #1
 800bdc8:	429a      	cmp	r2, r3
 800bdca:	d004      	beq.n	800bdd6 <__swbuf_r+0x6e>
 800bdcc:	89a3      	ldrh	r3, [r4, #12]
 800bdce:	07db      	lsls	r3, r3, #31
 800bdd0:	d5e1      	bpl.n	800bd96 <__swbuf_r+0x2e>
 800bdd2:	2e0a      	cmp	r6, #10
 800bdd4:	d1df      	bne.n	800bd96 <__swbuf_r+0x2e>
 800bdd6:	4621      	mov	r1, r4
 800bdd8:	4628      	mov	r0, r5
 800bdda:	f7ff ff3b 	bl	800bc54 <_fflush_r>
 800bdde:	2800      	cmp	r0, #0
 800bde0:	d0d9      	beq.n	800bd96 <__swbuf_r+0x2e>
 800bde2:	e7d6      	b.n	800bd92 <__swbuf_r+0x2a>

0800bde4 <__swsetup_r>:
 800bde4:	b538      	push	{r3, r4, r5, lr}
 800bde6:	4b29      	ldr	r3, [pc, #164]	@ (800be8c <__swsetup_r+0xa8>)
 800bde8:	4605      	mov	r5, r0
 800bdea:	6818      	ldr	r0, [r3, #0]
 800bdec:	460c      	mov	r4, r1
 800bdee:	b118      	cbz	r0, 800bdf8 <__swsetup_r+0x14>
 800bdf0:	6a03      	ldr	r3, [r0, #32]
 800bdf2:	b90b      	cbnz	r3, 800bdf8 <__swsetup_r+0x14>
 800bdf4:	f7ff f824 	bl	800ae40 <__sinit>
 800bdf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdfc:	0719      	lsls	r1, r3, #28
 800bdfe:	d422      	bmi.n	800be46 <__swsetup_r+0x62>
 800be00:	06da      	lsls	r2, r3, #27
 800be02:	d407      	bmi.n	800be14 <__swsetup_r+0x30>
 800be04:	2209      	movs	r2, #9
 800be06:	602a      	str	r2, [r5, #0]
 800be08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be0c:	81a3      	strh	r3, [r4, #12]
 800be0e:	f04f 30ff 	mov.w	r0, #4294967295
 800be12:	e033      	b.n	800be7c <__swsetup_r+0x98>
 800be14:	0758      	lsls	r0, r3, #29
 800be16:	d512      	bpl.n	800be3e <__swsetup_r+0x5a>
 800be18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be1a:	b141      	cbz	r1, 800be2e <__swsetup_r+0x4a>
 800be1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be20:	4299      	cmp	r1, r3
 800be22:	d002      	beq.n	800be2a <__swsetup_r+0x46>
 800be24:	4628      	mov	r0, r5
 800be26:	f7ff fa21 	bl	800b26c <_free_r>
 800be2a:	2300      	movs	r3, #0
 800be2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800be2e:	89a3      	ldrh	r3, [r4, #12]
 800be30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800be34:	81a3      	strh	r3, [r4, #12]
 800be36:	2300      	movs	r3, #0
 800be38:	6063      	str	r3, [r4, #4]
 800be3a:	6923      	ldr	r3, [r4, #16]
 800be3c:	6023      	str	r3, [r4, #0]
 800be3e:	89a3      	ldrh	r3, [r4, #12]
 800be40:	f043 0308 	orr.w	r3, r3, #8
 800be44:	81a3      	strh	r3, [r4, #12]
 800be46:	6923      	ldr	r3, [r4, #16]
 800be48:	b94b      	cbnz	r3, 800be5e <__swsetup_r+0x7a>
 800be4a:	89a3      	ldrh	r3, [r4, #12]
 800be4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800be50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be54:	d003      	beq.n	800be5e <__swsetup_r+0x7a>
 800be56:	4621      	mov	r1, r4
 800be58:	4628      	mov	r0, r5
 800be5a:	f7ff ff49 	bl	800bcf0 <__smakebuf_r>
 800be5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be62:	f013 0201 	ands.w	r2, r3, #1
 800be66:	d00a      	beq.n	800be7e <__swsetup_r+0x9a>
 800be68:	2200      	movs	r2, #0
 800be6a:	60a2      	str	r2, [r4, #8]
 800be6c:	6962      	ldr	r2, [r4, #20]
 800be6e:	4252      	negs	r2, r2
 800be70:	61a2      	str	r2, [r4, #24]
 800be72:	6922      	ldr	r2, [r4, #16]
 800be74:	b942      	cbnz	r2, 800be88 <__swsetup_r+0xa4>
 800be76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800be7a:	d1c5      	bne.n	800be08 <__swsetup_r+0x24>
 800be7c:	bd38      	pop	{r3, r4, r5, pc}
 800be7e:	0799      	lsls	r1, r3, #30
 800be80:	bf58      	it	pl
 800be82:	6962      	ldrpl	r2, [r4, #20]
 800be84:	60a2      	str	r2, [r4, #8]
 800be86:	e7f4      	b.n	800be72 <__swsetup_r+0x8e>
 800be88:	2000      	movs	r0, #0
 800be8a:	e7f7      	b.n	800be7c <__swsetup_r+0x98>
 800be8c:	20000028 	.word	0x20000028

0800be90 <memmove>:
 800be90:	4288      	cmp	r0, r1
 800be92:	b510      	push	{r4, lr}
 800be94:	eb01 0402 	add.w	r4, r1, r2
 800be98:	d902      	bls.n	800bea0 <memmove+0x10>
 800be9a:	4284      	cmp	r4, r0
 800be9c:	4623      	mov	r3, r4
 800be9e:	d807      	bhi.n	800beb0 <memmove+0x20>
 800bea0:	1e43      	subs	r3, r0, #1
 800bea2:	42a1      	cmp	r1, r4
 800bea4:	d008      	beq.n	800beb8 <memmove+0x28>
 800bea6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800beaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800beae:	e7f8      	b.n	800bea2 <memmove+0x12>
 800beb0:	4402      	add	r2, r0
 800beb2:	4601      	mov	r1, r0
 800beb4:	428a      	cmp	r2, r1
 800beb6:	d100      	bne.n	800beba <memmove+0x2a>
 800beb8:	bd10      	pop	{r4, pc}
 800beba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bebe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bec2:	e7f7      	b.n	800beb4 <memmove+0x24>

0800bec4 <_fstat_r>:
 800bec4:	b538      	push	{r3, r4, r5, lr}
 800bec6:	4d07      	ldr	r5, [pc, #28]	@ (800bee4 <_fstat_r+0x20>)
 800bec8:	2300      	movs	r3, #0
 800beca:	4604      	mov	r4, r0
 800becc:	4608      	mov	r0, r1
 800bece:	4611      	mov	r1, r2
 800bed0:	602b      	str	r3, [r5, #0]
 800bed2:	f7f6 fc57 	bl	8002784 <_fstat>
 800bed6:	1c43      	adds	r3, r0, #1
 800bed8:	d102      	bne.n	800bee0 <_fstat_r+0x1c>
 800beda:	682b      	ldr	r3, [r5, #0]
 800bedc:	b103      	cbz	r3, 800bee0 <_fstat_r+0x1c>
 800bede:	6023      	str	r3, [r4, #0]
 800bee0:	bd38      	pop	{r3, r4, r5, pc}
 800bee2:	bf00      	nop
 800bee4:	20000d54 	.word	0x20000d54

0800bee8 <_isatty_r>:
 800bee8:	b538      	push	{r3, r4, r5, lr}
 800beea:	4d06      	ldr	r5, [pc, #24]	@ (800bf04 <_isatty_r+0x1c>)
 800beec:	2300      	movs	r3, #0
 800beee:	4604      	mov	r4, r0
 800bef0:	4608      	mov	r0, r1
 800bef2:	602b      	str	r3, [r5, #0]
 800bef4:	f7f6 fc56 	bl	80027a4 <_isatty>
 800bef8:	1c43      	adds	r3, r0, #1
 800befa:	d102      	bne.n	800bf02 <_isatty_r+0x1a>
 800befc:	682b      	ldr	r3, [r5, #0]
 800befe:	b103      	cbz	r3, 800bf02 <_isatty_r+0x1a>
 800bf00:	6023      	str	r3, [r4, #0]
 800bf02:	bd38      	pop	{r3, r4, r5, pc}
 800bf04:	20000d54 	.word	0x20000d54

0800bf08 <_realloc_r>:
 800bf08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf0c:	4607      	mov	r7, r0
 800bf0e:	4614      	mov	r4, r2
 800bf10:	460d      	mov	r5, r1
 800bf12:	b921      	cbnz	r1, 800bf1e <_realloc_r+0x16>
 800bf14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf18:	4611      	mov	r1, r2
 800bf1a:	f7fe be79 	b.w	800ac10 <_malloc_r>
 800bf1e:	b92a      	cbnz	r2, 800bf2c <_realloc_r+0x24>
 800bf20:	f7ff f9a4 	bl	800b26c <_free_r>
 800bf24:	4625      	mov	r5, r4
 800bf26:	4628      	mov	r0, r5
 800bf28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf2c:	f000 f81a 	bl	800bf64 <_malloc_usable_size_r>
 800bf30:	4284      	cmp	r4, r0
 800bf32:	4606      	mov	r6, r0
 800bf34:	d802      	bhi.n	800bf3c <_realloc_r+0x34>
 800bf36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf3a:	d8f4      	bhi.n	800bf26 <_realloc_r+0x1e>
 800bf3c:	4621      	mov	r1, r4
 800bf3e:	4638      	mov	r0, r7
 800bf40:	f7fe fe66 	bl	800ac10 <_malloc_r>
 800bf44:	4680      	mov	r8, r0
 800bf46:	b908      	cbnz	r0, 800bf4c <_realloc_r+0x44>
 800bf48:	4645      	mov	r5, r8
 800bf4a:	e7ec      	b.n	800bf26 <_realloc_r+0x1e>
 800bf4c:	42b4      	cmp	r4, r6
 800bf4e:	4622      	mov	r2, r4
 800bf50:	4629      	mov	r1, r5
 800bf52:	bf28      	it	cs
 800bf54:	4632      	movcs	r2, r6
 800bf56:	f7ff f97a 	bl	800b24e <memcpy>
 800bf5a:	4629      	mov	r1, r5
 800bf5c:	4638      	mov	r0, r7
 800bf5e:	f7ff f985 	bl	800b26c <_free_r>
 800bf62:	e7f1      	b.n	800bf48 <_realloc_r+0x40>

0800bf64 <_malloc_usable_size_r>:
 800bf64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf68:	1f18      	subs	r0, r3, #4
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	bfbc      	itt	lt
 800bf6e:	580b      	ldrlt	r3, [r1, r0]
 800bf70:	18c0      	addlt	r0, r0, r3
 800bf72:	4770      	bx	lr

0800bf74 <_init>:
 800bf74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf76:	bf00      	nop
 800bf78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf7a:	bc08      	pop	{r3}
 800bf7c:	469e      	mov	lr, r3
 800bf7e:	4770      	bx	lr

0800bf80 <_fini>:
 800bf80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf82:	bf00      	nop
 800bf84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf86:	bc08      	pop	{r3}
 800bf88:	469e      	mov	lr, r3
 800bf8a:	4770      	bx	lr
