{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/RAM_based_shift_reg_top/RAM_based_shift_reg_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/ai_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3/ConvolutionInputGenerator_rtl_0_impl.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3/ConvolutionInputGenerator_rtl_0_wrapper.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3/swg_common.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_zhwgopw3/swg_pkg.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_FMPadding_rtl_0_iktn04pl/FMPadding_rtl_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_FMPadding_rtl_0_iktn04pl/axi2we.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_FMPadding_rtl_0_iktn04pl/fmpadding.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_FMPadding_rtl_0_iktn04pl/fmpadding_axi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_MVAU_rtl_0_e7beb_18/MVAU_rtl_0_wrapper.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq/StreamingDataWidthConverter_rtl_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq/dwc.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_us7w5nyq/dwc_axi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d/Q_srl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingFIFO_rtl_0_5xy9yi8d/StreamingFIFO_rtl_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingFIFO_rtl_1_83gexlb6/Q_srl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingFIFO_rtl_1_83gexlb6/StreamingFIFO_rtl_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingFIFO_rtl_2_n93ibf3a/Q_srl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingFIFO_rtl_2_n93ibf3a/StreamingFIFO_rtl_2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingFIFO_rtl_3_wa_qr4gh/Q_srl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingFIFO_rtl_3_wa_qr4gh/StreamingFIFO_rtl_3.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingFIFO_rtl_4_7owosbh5/Q_srl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/code_gen_ipgen_StreamingFIFO_rtl_4_7owosbh5/StreamingFIFO_rtl_4.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/complementaryfunctions.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/hdl/finn_design_wrapper.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ip/finn_design_FMPadding_rtl_0_0/synth/finn_design_FMPadding_rtl_0_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ip/finn_design_MVAU_rtl_0_0/synth/finn_design_MVAU_rtl_0_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth/finn_design_MVAU_rtl_0_wstrm_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ipshared/bcb1/hdl/axilite_if.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ipshared/bcb1/hdl/memstream.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ipshared/bcb1/hdl/memstream_axi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/finn_design/synth/finn_design.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/gowin_multalu/gowin_multalu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/mvu/mvu_8sx8u_dsp48.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/mvu/mvu_vvu_axi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ai/mvu/replay_buffer.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/camera/camera_init/camera_init.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/camera/camera_init/i2c_control/i2c_bit_shift.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/camera/camera_init/i2c_control/i2c_control.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/camera/camera_init/ov5640_init_table_jpeg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/camera/camera_init/ov5640_init_table_raw.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/camera/camera_init/ov5640_init_table_rgb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/camera/dvp_capture/DVP_Capture_raw.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/camera/dvp_capture/DVP_Capture_rgb565.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ddr/ddr3_ctrl_2port/ddr3_ctrl_2port.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ddr/ddr3_ctrl_2port/fifo_ddr3_adapter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ddr/ddr3_memory_interface/ddr3_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ddr/fifo_top/rd_data_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/ddr/fifo_top/wr_data_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/gowin_pll/camera_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/gowin_pll/ddr_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/gowin_pll/hdmi_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/hdmi/dvi-tx/dvi_tx_clk_drv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/hdmi/dvi-tx/dvi_tx_tmds_enc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/hdmi/dvi-tx/dvi_tx_tmds_phy.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/hdmi/dvi-tx/dvi_tx_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/hdmi/reset.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/hdmi/video-misc/disp_driver.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/hdmi/video-misc/video_timing_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/awb/awb_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/awb/integer_division/integer_division.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/awb/integer_division_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/blc/isp_blc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/bnr/isp_bnr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/ccm/ccm_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/ccm/lut_multiplier.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/cfa/cfa_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/dpc/isp_dpc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/gamma/gamma_lut/gamma_lut.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/gamma/gamma_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/isp/isp_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/test/test_pattern_gen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/uart/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/uart/uart_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/src/uart/uart_tx.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/ren'ren/Documents/fpga/fpgaProject/remake/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}