// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "05/02/2017 17:23:39"

// 
// Device: Altera 10AS066N3F40E2SGE2 Package FBGA1517
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module protobuf_serializer (
	clock_clk,
	reset_reset,
	axs_s0_awid,
	axs_s0_awaddr,
	axs_s0_awlen,
	axs_s0_awsize,
	axs_s0_awburst,
	axs_s0_awvalid,
	axs_s0_awready,
	axs_s0_wdata,
	axs_s0_wstrb,
	axs_s0_wvalid,
	axs_s0_wready,
	axs_s0_bready,
	axs_s0_bid,
	axs_s0_bvalid,
	axs_s0_arid,
	axs_s0_araddr,
	axs_s0_arlen,
	axs_s0_arsize,
	axs_s0_arburst,
	axs_s0_arvalid,
	axs_s0_arready,
	axs_s0_rid,
	axs_s0_rdata,
	axs_s0_rlast,
	axs_s0_rvalid,
	axs_s0_rready);
input 	clock_clk;
input 	reset_reset;
input 	[3:0] axs_s0_awid;
input 	[15:0] axs_s0_awaddr;
input 	[7:0] axs_s0_awlen;
input 	[2:0] axs_s0_awsize;
input 	[1:0] axs_s0_awburst;
input 	axs_s0_awvalid;
output 	axs_s0_awready;
input 	[31:0] axs_s0_wdata;
input 	[3:0] axs_s0_wstrb;
input 	axs_s0_wvalid;
output 	axs_s0_wready;
input 	axs_s0_bready;
output 	[3:0] axs_s0_bid;
output 	axs_s0_bvalid;
input 	[3:0] axs_s0_arid;
input 	[15:0] axs_s0_araddr;
input 	[7:0] axs_s0_arlen;
input 	[2:0] axs_s0_arsize;
input 	[1:0] axs_s0_arburst;
input 	axs_s0_arvalid;
output 	axs_s0_arready;
output 	[3:0] axs_s0_rid;
output 	[31:0] axs_s0_rdata;
output 	axs_s0_rlast;
output 	axs_s0_rvalid;
input 	axs_s0_rready;

// Design Ports Information
// axs_s0_awaddr[8]	=>  Location: PIN_AL19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[9]	=>  Location: PIN_AM20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[10]	=>  Location: PIN_AM17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[11]	=>  Location: PIN_AK16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[12]	=>  Location: PIN_AV21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[13]	=>  Location: PIN_AV19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[14]	=>  Location: PIN_AN17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[15]	=>  Location: PIN_AV18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awlen[0]	=>  Location: PIN_AT20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awlen[1]	=>  Location: PIN_AN19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awlen[2]	=>  Location: PIN_AW19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awlen[3]	=>  Location: PIN_AM16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awlen[4]	=>  Location: PIN_AU19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awlen[5]	=>  Location: PIN_AU21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awlen[6]	=>  Location: PIN_AP18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awlen[7]	=>  Location: PIN_AN18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awsize[0]	=>  Location: PIN_AR18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awsize[1]	=>  Location: PIN_AT18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awsize[2]	=>  Location: PIN_U11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awburst[0]	=>  Location: PIN_U1,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awburst[1]	=>  Location: PIN_W3,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awready	=>  Location: PIN_C2,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wready	=>  Location: PIN_M11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_bid[0]	=>  Location: PIN_G9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_bid[1]	=>  Location: PIN_F8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_bid[2]	=>  Location: PIN_C4,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_bid[3]	=>  Location: PIN_J11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_bvalid	=>  Location: PIN_C3,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[0]	=>  Location: PIN_AJ19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[1]	=>  Location: PIN_AT17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[2]	=>  Location: PIN_AK18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[3]	=>  Location: PIN_AN16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[4]	=>  Location: PIN_AP20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[5]	=>  Location: PIN_AR20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[6]	=>  Location: PIN_AV22,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[7]	=>  Location: PIN_AR16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[8]	=>  Location: PIN_AV16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[9]	=>  Location: PIN_AW20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[10]	=>  Location: PIN_AL18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[11]	=>  Location: PIN_AK17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[12]	=>  Location: PIN_AR17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[13]	=>  Location: PIN_AJ18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[14]	=>  Location: PIN_AU16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_araddr[15]	=>  Location: PIN_AU20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arsize[0]	=>  Location: PIN_AJ16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arsize[1]	=>  Location: PIN_AM19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arsize[2]	=>  Location: PIN_U7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arburst[0]	=>  Location: PIN_T3,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arburst[1]	=>  Location: PIN_T5,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arready	=>  Location: PIN_K8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rid[0]	=>  Location: PIN_B4,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rid[1]	=>  Location: PIN_G7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rid[2]	=>  Location: PIN_M10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rid[3]	=>  Location: PIN_D4,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[0]	=>  Location: PIN_B7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[1]	=>  Location: PIN_K10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[2]	=>  Location: PIN_N12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[3]	=>  Location: PIN_A4,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[4]	=>  Location: PIN_L10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[5]	=>  Location: PIN_F9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[6]	=>  Location: PIN_G6,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[7]	=>  Location: PIN_H7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[8]	=>  Location: PIN_D8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[9]	=>  Location: PIN_A5,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[10]	=>  Location: PIN_D5,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[11]	=>  Location: PIN_J10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[12]	=>  Location: PIN_D3,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[13]	=>  Location: PIN_J9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[14]	=>  Location: PIN_C7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[15]	=>  Location: PIN_C8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[16]	=>  Location: PIN_M12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[17]	=>  Location: PIN_N11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[18]	=>  Location: PIN_C6,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[19]	=>  Location: PIN_B5,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[20]	=>  Location: PIN_F7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[21]	=>  Location: PIN_N13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[22]	=>  Location: PIN_J8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[23]	=>  Location: PIN_H6,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[24]	=>  Location: PIN_K11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[25]	=>  Location: PIN_E6,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[26]	=>  Location: PIN_E8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[27]	=>  Location: PIN_G5,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[28]	=>  Location: PIN_E7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[29]	=>  Location: PIN_B6,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[30]	=>  Location: PIN_J6,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rdata[31]	=>  Location: PIN_D6,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rlast	=>  Location: PIN_F5,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rvalid	=>  Location: PIN_E5,	 I/O Standard: 1.8 V,	 Current Strength: Default
// clock_clk	=>  Location: PIN_AK10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awvalid	=>  Location: PIN_N1,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_bready	=>  Location: PIN_V2,	 I/O Standard: 1.8 V,	 Current Strength: Default
// reset_reset	=>  Location: PIN_N3,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wvalid	=>  Location: PIN_P3,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[0]	=>  Location: PIN_W10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[1]	=>  Location: PIN_R2,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[2]	=>  Location: PIN_T2,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[3]	=>  Location: PIN_AV17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[4]	=>  Location: PIN_AH19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[5]	=>  Location: PIN_AW16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[6]	=>  Location: PIN_AU17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awaddr[7]	=>  Location: PIN_AH17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awid[0]	=>  Location: PIN_AP16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awid[1]	=>  Location: PIN_AL17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awid[2]	=>  Location: PIN_AT19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_awid[3]	=>  Location: PIN_AP19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_rready	=>  Location: PIN_AW21,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arvalid	=>  Location: PIN_AW18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arid[0]	=>  Location: PIN_C11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arid[1]	=>  Location: PIN_C12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arid[2]	=>  Location: PIN_F14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arid[3]	=>  Location: PIN_F13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arlen[0]	=>  Location: PIN_H12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arlen[1]	=>  Location: PIN_F10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arlen[2]	=>  Location: PIN_H11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arlen[3]	=>  Location: PIN_E12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arlen[4]	=>  Location: PIN_F12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arlen[5]	=>  Location: PIN_H13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arlen[6]	=>  Location: PIN_B12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_arlen[7]	=>  Location: PIN_D9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wstrb[3]	=>  Location: PIN_D11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wstrb[0]	=>  Location: PIN_C14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wstrb[2]	=>  Location: PIN_G11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wstrb[1]	=>  Location: PIN_A10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[16]	=>  Location: PIN_C9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[24]	=>  Location: PIN_G10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[8]	=>  Location: PIN_E13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[0]	=>  Location: PIN_B10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[17]	=>  Location: PIN_A13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[25]	=>  Location: PIN_B9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[9]	=>  Location: PIN_C13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[1]	=>  Location: PIN_D14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[18]	=>  Location: PIN_N14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[26]	=>  Location: PIN_M14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[10]	=>  Location: PIN_A9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[2]	=>  Location: PIN_A8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[19]	=>  Location: PIN_A7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[27]	=>  Location: PIN_E11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[11]	=>  Location: PIN_P14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[3]	=>  Location: PIN_K12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[20]	=>  Location: PIN_P15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[28]	=>  Location: PIN_L15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[12]	=>  Location: PIN_E10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[4]	=>  Location: PIN_L12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[21]	=>  Location: PIN_K13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[29]	=>  Location: PIN_L13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[13]	=>  Location: PIN_D10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[5]	=>  Location: PIN_G12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[22]	=>  Location: PIN_G14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[30]	=>  Location: PIN_D13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[14]	=>  Location: PIN_L14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[6]	=>  Location: PIN_J14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[23]	=>  Location: PIN_H14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[31]	=>  Location: PIN_A12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[15]	=>  Location: PIN_B11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// axs_s0_wdata[7]	=>  Location: PIN_J13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_AH18,	 I/O Standard: 1.8 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \axs_s0_awaddr[8]~input_o ;
wire \axs_s0_awaddr[9]~input_o ;
wire \axs_s0_awaddr[10]~input_o ;
wire \axs_s0_awaddr[11]~input_o ;
wire \axs_s0_awaddr[12]~input_o ;
wire \axs_s0_awaddr[13]~input_o ;
wire \axs_s0_awaddr[14]~input_o ;
wire \axs_s0_awaddr[15]~input_o ;
wire \axs_s0_awlen[0]~input_o ;
wire \axs_s0_awlen[1]~input_o ;
wire \axs_s0_awlen[2]~input_o ;
wire \axs_s0_awlen[3]~input_o ;
wire \axs_s0_awlen[4]~input_o ;
wire \axs_s0_awlen[5]~input_o ;
wire \axs_s0_awlen[6]~input_o ;
wire \axs_s0_awlen[7]~input_o ;
wire \axs_s0_awsize[0]~input_o ;
wire \axs_s0_awsize[1]~input_o ;
wire \axs_s0_awsize[2]~input_o ;
wire \axs_s0_awburst[0]~input_o ;
wire \axs_s0_awburst[1]~input_o ;
wire \axs_s0_araddr[0]~input_o ;
wire \axs_s0_araddr[1]~input_o ;
wire \axs_s0_araddr[2]~input_o ;
wire \axs_s0_araddr[3]~input_o ;
wire \axs_s0_araddr[4]~input_o ;
wire \axs_s0_araddr[5]~input_o ;
wire \axs_s0_araddr[6]~input_o ;
wire \axs_s0_araddr[7]~input_o ;
wire \axs_s0_araddr[8]~input_o ;
wire \axs_s0_araddr[9]~input_o ;
wire \axs_s0_araddr[10]~input_o ;
wire \axs_s0_araddr[11]~input_o ;
wire \axs_s0_araddr[12]~input_o ;
wire \axs_s0_araddr[13]~input_o ;
wire \axs_s0_araddr[14]~input_o ;
wire \axs_s0_araddr[15]~input_o ;
wire \axs_s0_arsize[0]~input_o ;
wire \axs_s0_arsize[1]~input_o ;
wire \axs_s0_arsize[2]~input_o ;
wire \axs_s0_arburst[0]~input_o ;
wire \axs_s0_arburst[1]~input_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \axs_s0_awready~output_o ;
wire \axs_s0_wready~output_o ;
wire \axs_s0_bid[0]~output_o ;
wire \axs_s0_bid[1]~output_o ;
wire \axs_s0_bid[2]~output_o ;
wire \axs_s0_bid[3]~output_o ;
wire \axs_s0_bvalid~output_o ;
wire \axs_s0_arready~output_o ;
wire \axs_s0_rid[0]~output_o ;
wire \axs_s0_rid[1]~output_o ;
wire \axs_s0_rid[2]~output_o ;
wire \axs_s0_rid[3]~output_o ;
wire \axs_s0_rdata[0]~output_o ;
wire \axs_s0_rdata[1]~output_o ;
wire \axs_s0_rdata[2]~output_o ;
wire \axs_s0_rdata[3]~output_o ;
wire \axs_s0_rdata[4]~output_o ;
wire \axs_s0_rdata[5]~output_o ;
wire \axs_s0_rdata[6]~output_o ;
wire \axs_s0_rdata[7]~output_o ;
wire \axs_s0_rdata[8]~output_o ;
wire \axs_s0_rdata[9]~output_o ;
wire \axs_s0_rdata[10]~output_o ;
wire \axs_s0_rdata[11]~output_o ;
wire \axs_s0_rdata[12]~output_o ;
wire \axs_s0_rdata[13]~output_o ;
wire \axs_s0_rdata[14]~output_o ;
wire \axs_s0_rdata[15]~output_o ;
wire \axs_s0_rdata[16]~output_o ;
wire \axs_s0_rdata[17]~output_o ;
wire \axs_s0_rdata[18]~output_o ;
wire \axs_s0_rdata[19]~output_o ;
wire \axs_s0_rdata[20]~output_o ;
wire \axs_s0_rdata[21]~output_o ;
wire \axs_s0_rdata[22]~output_o ;
wire \axs_s0_rdata[23]~output_o ;
wire \axs_s0_rdata[24]~output_o ;
wire \axs_s0_rdata[25]~output_o ;
wire \axs_s0_rdata[26]~output_o ;
wire \axs_s0_rdata[27]~output_o ;
wire \axs_s0_rdata[28]~output_o ;
wire \axs_s0_rdata[29]~output_o ;
wire \axs_s0_rdata[30]~output_o ;
wire \axs_s0_rdata[31]~output_o ;
wire \axs_s0_rlast~output_o ;
wire \axs_s0_rvalid~output_o ;
wire \clock_clk~input_o ;
wire \clock_clk~inputCLKENA0_outclk ;
wire \axs_s0_awaddr[1]~input_o ;
wire \axs_s0_awvalid~input_o ;
wire \axs_s0_awaddr[2]~input_o ;
wire \axs_s0_awaddr[3]~input_o ;
wire \f0|always1~0_combout ;
wire \reset_reset~input_o ;
wire \axs_s0_awaddr[4]~input_o ;
wire \axs_s0_awaddr[5]~input_o ;
wire \axs_s0_awaddr[7]~input_o ;
wire \axs_s0_awaddr[6]~input_o ;
wire \axs_s0_wvalid~input_o ;
wire \axs_s0_awaddr[0]~input_o ;
wire \f0|Selector2~0_combout ;
wire \f0|state.W_READY_VN~q ;
wire \f0|state~18_combout ;
wire \f0|state.B_READY_VN~q ;
wire \f0|Selector3~0_combout ;
wire \f0|state.W_READY_VL~q ;
wire \f0|state~21_combout ;
wire \f0|state.B_READY_VL~q ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \f2|state.INIT~0_combout ;
wire \f2|state.INIT~q ;
wire \f2|varint_in_sel~0_combout ;
wire \f2|Selector1~0_combout ;
wire \f2|state.LOAD_COND~q ;
wire \f2|varint_in_sel~q ;
wire \f2|varint64~0_combout ;
wire \f2|varint64~q ;
wire \f2|varint_in_mux[39]~0_combout ;
wire \axs_s0_wdata[24]~input_o ;
wire \f0|state~22_combout ;
wire \f0|state.B_READY_RL~q ;
wire \f0|Selector4~0_combout ;
wire \f0|state.W_READY_RN~q ;
wire \f0|state~19_combout ;
wire \f0|state.B_READY_RN~q ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \f1|state.INIT~0_combout ;
wire \f1|state.INIT~q ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \axs_s0_wstrb[1]~input_o ;
wire \f0|wdata[31]~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \axs_s0_wstrb[0]~input_o ;
wire \axs_s0_wstrb[2]~input_o ;
wire \axs_s0_wstrb[3]~input_o ;
wire \raw_data_push~0_combout ;
wire \f3b|state~6_combout ;
wire \f3b|state.R_FETCH~q ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE_q ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE_q ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \raw_data_push~1_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \f0|Add0~9_sumout ;
wire \f0|Equal0~0_combout ;
wire \f0|Add0~2 ;
wire \f0|Add0~5_sumout ;
wire \f0|index[9]~1_combout ;
wire \f0|Equal0~1_combout ;
wire \f0|index[7]~0_combout ;
wire \f0|Add0~10 ;
wire \f0|Add0~13_sumout ;
wire \f0|Add0~14 ;
wire \f0|Add0~29_sumout ;
wire \f0|Add0~30 ;
wire \f0|Add0~33_sumout ;
wire \f0|Add0~34 ;
wire \f0|Add0~37_sumout ;
wire \f0|Add0~38 ;
wire \f0|Add0~17_sumout ;
wire \f0|Add0~18 ;
wire \f0|Add0~21_sumout ;
wire \f0|Add0~22 ;
wire \f0|Add0~25_sumout ;
wire \f0|Add0~26 ;
wire \f0|Add0~1_sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE_q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]~DUPLICATE_q ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ;
wire \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ;
wire \f3a|state~5_combout ;
wire \f3a|state.V_FETCH~q ;
wire \f3a|Selector1~0_combout ;
wire \f3a|state.V_READY~q ;
wire \f3|always1~1_combout ;
wire \f3|Add0~1_sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE_q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE_q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE_q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ;
wire \f3|Equal3~0_combout ;
wire \f3|varint_eq_next~2_combout ;
wire \f3|Add0~6 ;
wire \f3|Add0~9_sumout ;
wire \f3|varint_eq_next~1_combout ;
wire \f3|Equal2~0_combout ;
wire \f3|varint_eq_next~4_combout ;
wire \f3|varint_eq_next~5_combout ;
wire \f3|varint_eq_next~3_combout ;
wire \f3|varint_eq_next~6_combout ;
wire \f3|always1~2_combout ;
wire \f3|Equal6~0_combout ;
wire \f3|raw_data_eq_next~2_combout ;
wire \f3|raw_data_eq_next~1_combout ;
wire \f3|raw_data_eq_next~6_combout ;
wire \f3|raw_data_eq_next~4_combout ;
wire \f3|Equal5~0_combout ;
wire \f3|Equal5~1_combout ;
wire \f3|raw_data_eq_next~3_combout ;
wire \f3|raw_data_eq_next~5_combout ;
wire \f3|raw_data_eq_next~7_combout ;
wire \f3|Equal4~0_combout ;
wire \f3|Equal4~2_combout ;
wire \f3|Equal4~1_combout ;
wire \f3|Equal4~3_combout ;
wire \f3|next_state.INIT~1_combout ;
wire \f3|Equal1~0_combout ;
wire \f3|Equal1~2_combout ;
wire \f3|Equal1~3_combout ;
wire \f3|next_state.INIT~0_combout ;
wire \f3|state~10_combout ;
wire \f3|state.INIT~q ;
wire \f3|out_index[9]~0_combout ;
wire \f3|Add0~2 ;
wire \f3|Add0~29_sumout ;
wire \f3|Add0~30 ;
wire \f3|Add0~33_sumout ;
wire \f3|Add0~34 ;
wire \f3|Add0~37_sumout ;
wire \f3|Add0~38 ;
wire \f3|Add0~17_sumout ;
wire \f3|Add0~18 ;
wire \f3|Add0~21_sumout ;
wire \f3|Add0~22 ;
wire \f3|Add0~25_sumout ;
wire \f3|Add0~26 ;
wire \f3|Add0~5_sumout ;
wire \f3|Equal1~1_combout ;
wire \f3|state~13_combout ;
wire \f3|state~15_combout ;
wire \f3|state.V_PUSH~q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \f3|varint_eq_next~7_combout ;
wire \f3|always1~5_combout ;
wire \f3|varint_eq_next~8_combout ;
wire \f3|state~18_combout ;
wire \f3|state~16_combout ;
wire \f3|state~17_combout ;
wire \f3|state.V_PUSH_INC~q ;
wire \f3|out_index_ld~0_combout ;
wire \f3|Add0~10 ;
wire \f3|Add0~13_sumout ;
wire \f3|raw_data_eq_next~0_combout ;
wire \f3|Equal4~4_combout ;
wire \f3|raw_data_eq_next~8_combout ;
wire \f3|raw_data_eq_next~9_combout ;
wire \f3|always1~3_combout ;
wire \f3|varint_eq_next~9_combout ;
wire \f3|Equal1~4_combout ;
wire \f3|always1~4_combout ;
wire \f3|Selector5~0_combout ;
wire \f3|state.OF_FULL~q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \axs_s0_arvalid~input_o ;
wire \axs_s0_rready~input_o ;
wire \axs_s0_arlen[3]~input_o ;
wire \axs_s0_arlen[5]~input_o ;
wire \axs_s0_arlen[0]~input_o ;
wire \axs_s0_arlen[2]~input_o ;
wire \axs_s0_arlen[4]~input_o ;
wire \axs_s0_arlen[1]~input_o ;
wire \f4|Equal0~0_combout ;
wire \axs_s0_arlen[7]~input_o ;
wire \axs_s0_arlen[6]~input_o ;
wire \f4|Equal0~1_combout ;
wire \f4|Selector4~1_combout ;
wire \f4|Add0~1_sumout ;
wire \f4|arlen_ld_mux~0_combout ;
wire \f4|arlen[1]~0_combout ;
wire \f4|Add0~2 ;
wire \f4|Add0~29_sumout ;
wire \f4|Add0~30 ;
wire \f4|Add0~5_sumout ;
wire \f4|Add0~6 ;
wire \f4|Add0~25_sumout ;
wire \f4|Add0~26 ;
wire \f4|Add0~21_sumout ;
wire \f4|Add0~22 ;
wire \f4|Add0~17_sumout ;
wire \f4|Add0~18 ;
wire \f4|Add0~13_sumout ;
wire \f4|Add0~14 ;
wire \f4|Add0~9_sumout ;
wire \f4|Equal1~0_combout ;
wire \f4|Equal1~1_combout ;
wire \f4|Selector4~0_combout ;
wire \f4|Selector4~2_combout ;
wire \f4|Selector4~3_combout ;
wire \f4|state.MASTER_WAIT~q ;
wire \f4|state~10_combout ;
wire \f4|always1~0_combout ;
wire \f4|state~11_combout ;
wire \f4|state~12_combout ;
wire \f4|state~13_combout ;
wire \f4|always1~1_combout ;
wire \f4|state~14_combout ;
wire \f4|state~15_combout ;
wire \f4|state~21_combout ;
wire \f4|state~16_combout ;
wire \f4|state~17_combout ;
wire \f4|state~18_combout ;
wire \f4|state.INIT~q ;
wire \f4|Selector3~1_combout ;
wire \f4|Selector3~0_combout ;
wire \f4|Selector3~2_combout ;
wire \f4|Selector3~3_combout ;
wire \f4|state.R_VALID_LAST~q ;
wire \f4|Selector1~0_combout ;
wire \f4|state.AR_READY~q ;
wire \f4|Selector2~0_combout ;
wire \f4|Selector2~1_combout ;
wire \f4|state.OF_EMPTY~q ;
wire \f4|state~19_combout ;
wire \f4|state~20_combout ;
wire \f4|state.R_VALID~q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \f3|next_state.INIT~2_combout ;
wire \f3|Selector0~0_combout ;
wire \f3|state.WAIT_DATA~q ;
wire \f3|state~11_combout ;
wire \f3|state~12_combout ;
wire \f3|state.R_PUSH~q ;
wire \f3b|state~5_combout ;
wire \f3b|state.R_READY~q ;
wire \f3|always1~0_combout ;
wire \f3|state~14_combout ;
wire \f3|state.R_PUSH_INC~q ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE_q ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \f1|Selector2~0_combout ;
wire \f1|state.PUSH_0~q ;
wire \f1|index~2_combout ;
wire \f1|index[1]~1_combout ;
wire \f1|state~10_combout ;
wire \f1|state~13_combout ;
wire \f1|state.PUSH_2~q ;
wire \f1|index~0_combout ;
wire \f1|state~12_combout ;
wire \f1|state.PUSH_1~q ;
wire \f1|Selector1~0_combout ;
wire \f1|state.RF_FULL~q ;
wire \f1|state~11_combout ;
wire \f1|state.PUSH_3~q ;
wire \f1|Selector0~0_combout ;
wire \f1|state.RD_READY~q ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \f0|always1~2_combout ;
wire \f0|Selector5~0_combout ;
wire \f0|state.W_READY_RL~q ;
wire \f0|WideOr8~combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \axs_s0_wdata[22]~input_o ;
wire \axs_s0_wdata[19]~input_o ;
wire \axs_s0_wdata[23]~input_o ;
wire \axs_s0_wdata[21]~input_o ;
wire \axs_s0_wdata[20]~input_o ;
wire \f2|LessThan0~0_combout ;
wire \axs_s0_wdata[30]~input_o ;
wire \f2|varint_in_mux[62]~49_combout ;
wire \f2|varint_data[63]~3_combout ;
wire \f2|varint_in_mux[55]~43_combout ;
wire \axs_s0_wdata[16]~input_o ;
wire \f2|varint_in_mux[48]~30_combout ;
wire \axs_s0_wdata[31]~input_o ;
wire \f2|varint_in_mux[63]~48_combout ;
wire \axs_s0_wdata[28]~input_o ;
wire \f2|varint_in_mux[60]~50_combout ;
wire \f2|varint_in_mux[53]~37_combout ;
wire \axs_s0_wdata[14]~input_o ;
wire \f2|varint_in_mux[46]~47_combout ;
wire \f2|varint_in_mux[56]~46_combout ;
wire \axs_s0_wdata[29]~input_o ;
wire \f2|varint_in_mux[61]~42_combout ;
wire \f2|varint_in_mux[54]~44_combout ;
wire \axs_s0_wdata[15]~input_o ;
wire \f2|varint_in_mux[47]~45_combout ;
wire \f2|LessThan1~1_combout ;
wire \axs_s0_wdata[13]~input_o ;
wire \axs_s0_wdata[27]~input_o ;
wire \f2|varint_in_mux[59]~51_combout ;
wire \f2|varint_in_mux[52]~38_combout ;
wire \f2|varint_in_mux[45]~31_combout ;
wire \f2|LessThan1~11_combout ;
wire \axs_s0_wdata[17]~input_o ;
wire \f2|varint_in_mux[49]~41_combout ;
wire \axs_s0_wdata[26]~input_o ;
wire \f2|varint_in_mux[58]~52_combout ;
wire \f2|varint_in_mux[51]~39_combout ;
wire \axs_s0_wdata[18]~input_o ;
wire \axs_s0_wdata[25]~input_o ;
wire \f2|varint_in_mux[57]~53_combout ;
wire \f2|varint_in_mux[50]~40_combout ;
wire \f2|LessThan1~0_combout ;
wire \axs_s0_wdata[11]~input_o ;
wire \f2|varint_in_mux[43]~36_combout ;
wire \axs_s0_wdata[8]~input_o ;
wire \f2|varint_in_mux[40]~33_combout ;
wire \axs_s0_wdata[10]~input_o ;
wire \f2|varint_in_mux[42]~35_combout ;
wire \axs_s0_wdata[12]~input_o ;
wire \f2|varint_in_mux[44]~32_combout ;
wire \axs_s0_wdata[9]~input_o ;
wire \f2|varint_in_mux[41]~34_combout ;
wire \f2|LessThan1~10_combout ;
wire \f2|LessThan1~2_combout ;
wire \f2|LessThan1~3_combout ;
wire \axs_s0_wdata[6]~input_o ;
wire \f2|LessThan0~1_combout ;
wire \axs_s0_wdata[4]~input_o ;
wire \axs_s0_wdata[2]~input_o ;
wire \axs_s0_wdata[5]~input_o ;
wire \axs_s0_wdata[1]~input_o ;
wire \axs_s0_wdata[3]~input_o ;
wire \f2|LessThan0~2_combout ;
wire \axs_s0_wdata[7]~input_o ;
wire \f2|LessThan0~3_combout ;
wire \f2|LessThan0~4_combout ;
wire \f2|LessThan0~5_combout ;
wire \f2|varint_in_mux[39]~28_combout ;
wire \f2|varint_in_mux[36]~54_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \f0|varint64~0_combout ;
wire \f0|varint64~q ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \f2|Selector2~0_combout ;
wire \f2|lsb[7]~0_combout ;
wire \axs_s0_wdata[0]~input_o ;
wire \f2|varint_in_mux[32]~3_combout ;
wire \f2|varint_in_mux[25]~4_combout ;
wire \f2|varint_in_mux[18]~1_combout ;
wire \f2|varint_in_mux[11]~20_combout ;
wire \f2|varint_in_mux[37]~29_combout ;
wire \f2|varint_in_mux[38]~27_combout ;
wire \f2|varint_in_mux[31]~2_combout ;
wire \f2|varint_in_mux[24]~15_combout ;
wire \f2|varint_in_mux[17]~26_combout ;
wire \f2|varint_in_mux[10]~19_combout ;
wire \f2|varint_in_mux[30]~9_combout ;
wire \f2|LessThan1~12_combout ;
wire \f2|varint_in_mux[33]~55_combout ;
wire \f2|varint_in_mux[35]~57_combout ;
wire \f2|varint_in_mux[34]~56_combout ;
wire \f2|LessThan1~4_combout ;
wire \f2|varint_in_mux[26]~5_combout ;
wire \f2|varint_in_mux[19]~10_combout ;
wire \f2|varint_in_mux[12]~21_combout ;
wire \f2|varint_in_mux[29]~8_combout ;
wire \f2|varint_in_mux[22]~13_combout ;
wire \f2|varint_in_mux[15]~24_combout ;
wire \f2|varint_in_mux[28]~7_combout ;
wire \f2|varint_in_mux[21]~12_combout ;
wire \f2|varint_in_mux[14]~23_combout ;
wire \f2|varint_in_mux[27]~6_combout ;
wire \f2|varint_in_mux[20]~11_combout ;
wire \f2|varint_in_mux[13]~22_combout ;
wire \f2|LessThan1~13_combout ;
wire \f2|varint_in_mux[8]~17_combout ;
wire \f2|varint_in_mux[23]~14_combout ;
wire \f2|varint_in_mux[16]~25_combout ;
wire \f2|varint_in_mux[9]~18_combout ;
wire \f2|varint_in_mux[7]~16_combout ;
wire \f2|LessThan1~5_combout ;
wire \f2|LessThan1~6_combout ;
wire \f2|LessThan1~7_combout ;
wire \f2|LessThan1~8_combout ;
wire \f2|LessThan1~9_combout ;
wire \f2|Selector5~1_combout ;
wire \f2|LessThan0~11_combout ;
wire \f2|LessThan0~8_combout ;
wire \f2|LessThan0~9_combout ;
wire \f2|LessThan0~10_combout ;
wire \f2|LessThan0~6_combout ;
wire \f2|LessThan0~7_combout ;
wire \f2|LessThan0~12_combout ;
wire \f2|Selector4~0_combout ;
wire \f2|state.ENCODE_N~q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \f2|state~10_combout ;
wire \f2|state.VF_FULL~q ;
wire \f2|Selector5~0_combout ;
wire \f2|Selector5~2_combout ;
wire \f2|state.ENCODE_L~q ;
wire \f2|Selector0~0_combout ;
wire \f2|state.V_READY~q ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ;
wire \f2|Selector2~1_combout ;
wire \f2|state.POP_64~q ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \f0|always1~1_combout ;
wire \f0|state~23_combout ;
wire \f0|state.INIT~q ;
wire \axs_s0_bready~input_o ;
wire \f0|state~20_combout ;
wire \f0|state.MASTER_WAIT~q ;
wire \f0|WideOr7~combout ;
wire \f0|Selector1~0_combout ;
wire \f0|state.AW_READY~q ;
wire \axs_s0_awid[0]~input_o ;
wire \f0|awid[0]~0_combout ;
wire \axs_s0_awid[1]~input_o ;
wire \axs_s0_awid[2]~input_o ;
wire \axs_s0_awid[3]~input_o ;
wire \axs_s0_arid[0]~input_o ;
wire \f4|arid~0_combout ;
wire \f4|arid[0]~1_combout ;
wire \axs_s0_arid[1]~input_o ;
wire \f4|arid~2_combout ;
wire \axs_s0_arid[2]~input_o ;
wire \f4|arid~3_combout ;
wire \axs_s0_arid[3]~input_o ;
wire \f4|arid~4_combout ;
wire \f2|varint_data[0]~0_combout ;
wire \f2|varint_data[0]~1_combout ;
wire \f2|varint_data~2_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE_q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]~DUPLICATE_q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]~DUPLICATE_q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ;
wire \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \raw_data_mux[0]~0_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ;
wire \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ;
wire \out_fifo_data[0]~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~COUT ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11~sumout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12]~12_combout ;
wire \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ;
wire \f2|varint_data~4_combout ;
wire \raw_data_mux[1]~1_combout ;
wire \out_fifo_data[1]~1_combout ;
wire \raw_data_mux[2]~2_combout ;
wire \f2|varint_data~5_combout ;
wire \out_fifo_data[2]~2_combout ;
wire \f2|varint_data~6_combout ;
wire \raw_data_mux[3]~3_combout ;
wire \out_fifo_data[3]~3_combout ;
wire \f2|varint_data~7_combout ;
wire \raw_data_mux[4]~4_combout ;
wire \out_fifo_data[4]~4_combout ;
wire \f2|varint_data~8_combout ;
wire \raw_data_mux[5]~5_combout ;
wire \out_fifo_data[5]~5_combout ;
wire \raw_data_mux[6]~6_combout ;
wire \f2|varint_data~9_combout ;
wire \out_fifo_data[6]~6_combout ;
wire \f2|varint_data_out[7]~0_combout ;
wire \raw_data_mux[7]~7_combout ;
wire \out_fifo_data[7]~7_combout ;
wire \f4|WideOr1~combout ;
wire [9:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [11:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [9:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [11:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [9:0] \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [3:0] \f4|arid ;
wire [9:0] \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [8:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [9:0] \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [10:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [9:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [11:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [11:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [9:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [11:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [9:0] \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [9:0] \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [31:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [9:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [9:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [10:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [8:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [3:0] \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [12:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [9:0] \f3|out_index ;
wire [9:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [9:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \f4|arlen ;
wire [9:0] \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [63:0] \f2|varint_data ;
wire [3:0] \f0|awid ;
wire [9:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [11:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [1:0] \f1|index ;
wire [10:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [8:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [9:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [11:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [9:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [9:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [0:0] \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [11:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [12:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [3:0] \f0|wstrb ;
wire [9:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [11:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [9:0] \f0|index ;
wire [11:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [9:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [8:0] \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [11:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [8:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [10:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [12:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [11:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [9:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [8:0] \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [31:0] \f0|wdata ;
wire [31:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [31:0] \f2|lsb ;
wire [11:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [9:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;

wire [0:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus [0];

assign \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus [0];

assign \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X148_Y177_N48
twentynm_io_obuf \axs_s0_awready~output (
	.i(\f0|state.AW_READY~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_awready~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_awready~output .bus_hold = "false";
defparam \axs_s0_awready~output .open_drain_output = "false";
defparam \axs_s0_awready~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y169_N18
twentynm_io_obuf \axs_s0_wready~output (
	.i(\f0|WideOr8~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_wready~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_wready~output .bus_hold = "false";
defparam \axs_s0_wready~output .open_drain_output = "false";
defparam \axs_s0_wready~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y178_N33
twentynm_io_obuf \axs_s0_bid[0]~output (
	.i(\f0|awid [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_bid[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_bid[0]~output .bus_hold = "false";
defparam \axs_s0_bid[0]~output .open_drain_output = "false";
defparam \axs_s0_bid[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y180_N63
twentynm_io_obuf \axs_s0_bid[1]~output (
	.i(\f0|awid [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_bid[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_bid[1]~output .bus_hold = "false";
defparam \axs_s0_bid[1]~output .open_drain_output = "false";
defparam \axs_s0_bid[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y180_N48
twentynm_io_obuf \axs_s0_bid[2]~output (
	.i(\f0|awid [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_bid[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_bid[2]~output .bus_hold = "false";
defparam \axs_s0_bid[2]~output .open_drain_output = "false";
defparam \axs_s0_bid[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y177_N18
twentynm_io_obuf \axs_s0_bid[3]~output (
	.i(\f0|awid [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_bid[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_bid[3]~output .bus_hold = "false";
defparam \axs_s0_bid[3]~output .open_drain_output = "false";
defparam \axs_s0_bid[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y179_N48
twentynm_io_obuf \axs_s0_bvalid~output (
	.i(\f0|WideOr7~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_bvalid~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_bvalid~output .bus_hold = "false";
defparam \axs_s0_bvalid~output .open_drain_output = "false";
defparam \axs_s0_bvalid~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y176_N33
twentynm_io_obuf \axs_s0_arready~output (
	.i(\f4|state.AR_READY~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_arready~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_arready~output .bus_hold = "false";
defparam \axs_s0_arready~output .open_drain_output = "false";
defparam \axs_s0_arready~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y170_N63
twentynm_io_obuf \axs_s0_rid[0]~output (
	.i(\f4|arid [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rid[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rid[0]~output .bus_hold = "false";
defparam \axs_s0_rid[0]~output .open_drain_output = "false";
defparam \axs_s0_rid[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y171_N33
twentynm_io_obuf \axs_s0_rid[1]~output (
	.i(\f4|arid [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rid[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rid[1]~output .bus_hold = "false";
defparam \axs_s0_rid[1]~output .open_drain_output = "false";
defparam \axs_s0_rid[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y173_N18
twentynm_io_obuf \axs_s0_rid[2]~output (
	.i(\f4|arid [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rid[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rid[2]~output .bus_hold = "false";
defparam \axs_s0_rid[2]~output .open_drain_output = "false";
defparam \axs_s0_rid[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y173_N48
twentynm_io_obuf \axs_s0_rid[3]~output (
	.i(\f4|arid [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rid[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rid[3]~output .bus_hold = "false";
defparam \axs_s0_rid[3]~output .open_drain_output = "false";
defparam \axs_s0_rid[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y177_N63
twentynm_io_obuf \axs_s0_rdata[0]~output (
	.i(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[0]~output .bus_hold = "false";
defparam \axs_s0_rdata[0]~output .open_drain_output = "false";
defparam \axs_s0_rdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y179_N18
twentynm_io_obuf \axs_s0_rdata[1]~output (
	.i(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[1]~output .bus_hold = "false";
defparam \axs_s0_rdata[1]~output .open_drain_output = "false";
defparam \axs_s0_rdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y170_N18
twentynm_io_obuf \axs_s0_rdata[2]~output (
	.i(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[2]~output .bus_hold = "false";
defparam \axs_s0_rdata[2]~output .open_drain_output = "false";
defparam \axs_s0_rdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y169_N63
twentynm_io_obuf \axs_s0_rdata[3]~output (
	.i(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[3]~output .bus_hold = "false";
defparam \axs_s0_rdata[3]~output .open_drain_output = "false";
defparam \axs_s0_rdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y180_N18
twentynm_io_obuf \axs_s0_rdata[4]~output (
	.i(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[4]~output .bus_hold = "false";
defparam \axs_s0_rdata[4]~output .open_drain_output = "false";
defparam \axs_s0_rdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y177_N33
twentynm_io_obuf \axs_s0_rdata[5]~output (
	.i(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[5]~output .bus_hold = "false";
defparam \axs_s0_rdata[5]~output .open_drain_output = "false";
defparam \axs_s0_rdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y174_N33
twentynm_io_obuf \axs_s0_rdata[6]~output (
	.i(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[6]~output .bus_hold = "false";
defparam \axs_s0_rdata[6]~output .open_drain_output = "false";
defparam \axs_s0_rdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y172_N33
twentynm_io_obuf \axs_s0_rdata[7]~output (
	.i(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[7]~output .bus_hold = "false";
defparam \axs_s0_rdata[7]~output .open_drain_output = "false";
defparam \axs_s0_rdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y176_N63
twentynm_io_obuf \axs_s0_rdata[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[8]~output .bus_hold = "false";
defparam \axs_s0_rdata[8]~output .open_drain_output = "false";
defparam \axs_s0_rdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y171_N63
twentynm_io_obuf \axs_s0_rdata[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[9]~output .bus_hold = "false";
defparam \axs_s0_rdata[9]~output .open_drain_output = "false";
defparam \axs_s0_rdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y174_N48
twentynm_io_obuf \axs_s0_rdata[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[10]~output .bus_hold = "false";
defparam \axs_s0_rdata[10]~output .open_drain_output = "false";
defparam \axs_s0_rdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y172_N18
twentynm_io_obuf \axs_s0_rdata[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[11]~output .bus_hold = "false";
defparam \axs_s0_rdata[11]~output .open_drain_output = "false";
defparam \axs_s0_rdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y178_N48
twentynm_io_obuf \axs_s0_rdata[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[12]~output .bus_hold = "false";
defparam \axs_s0_rdata[12]~output .open_drain_output = "false";
defparam \axs_s0_rdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y171_N18
twentynm_io_obuf \axs_s0_rdata[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[13]~output .bus_hold = "false";
defparam \axs_s0_rdata[13]~output .open_drain_output = "false";
defparam \axs_s0_rdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y178_N63
twentynm_io_obuf \axs_s0_rdata[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[14]~output .bus_hold = "false";
defparam \axs_s0_rdata[14]~output .open_drain_output = "false";
defparam \axs_s0_rdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y175_N63
twentynm_io_obuf \axs_s0_rdata[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[15]~output .bus_hold = "false";
defparam \axs_s0_rdata[15]~output .open_drain_output = "false";
defparam \axs_s0_rdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y175_N18
twentynm_io_obuf \axs_s0_rdata[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[16]~output .bus_hold = "false";
defparam \axs_s0_rdata[16]~output .open_drain_output = "false";
defparam \axs_s0_rdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y174_N18
twentynm_io_obuf \axs_s0_rdata[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[17]~output .bus_hold = "false";
defparam \axs_s0_rdata[17]~output .open_drain_output = "false";
defparam \axs_s0_rdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y174_N63
twentynm_io_obuf \axs_s0_rdata[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[18]~output .bus_hold = "false";
defparam \axs_s0_rdata[18]~output .open_drain_output = "false";
defparam \axs_s0_rdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y172_N63
twentynm_io_obuf \axs_s0_rdata[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[19]~output .bus_hold = "false";
defparam \axs_s0_rdata[19]~output .open_drain_output = "false";
defparam \axs_s0_rdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y176_N48
twentynm_io_obuf \axs_s0_rdata[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[20]~output .bus_hold = "false";
defparam \axs_s0_rdata[20]~output .open_drain_output = "false";
defparam \axs_s0_rdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y176_N18
twentynm_io_obuf \axs_s0_rdata[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[21]~output .bus_hold = "false";
defparam \axs_s0_rdata[21]~output .open_drain_output = "false";
defparam \axs_s0_rdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y175_N33
twentynm_io_obuf \axs_s0_rdata[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[22]~output .bus_hold = "false";
defparam \axs_s0_rdata[22]~output .open_drain_output = "false";
defparam \axs_s0_rdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y169_N33
twentynm_io_obuf \axs_s0_rdata[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[23]~output .bus_hold = "false";
defparam \axs_s0_rdata[23]~output .open_drain_output = "false";
defparam \axs_s0_rdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y178_N18
twentynm_io_obuf \axs_s0_rdata[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[24]~output .bus_hold = "false";
defparam \axs_s0_rdata[24]~output .open_drain_output = "false";
defparam \axs_s0_rdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y172_N48
twentynm_io_obuf \axs_s0_rdata[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[25]~output .bus_hold = "false";
defparam \axs_s0_rdata[25]~output .open_drain_output = "false";
defparam \axs_s0_rdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y179_N63
twentynm_io_obuf \axs_s0_rdata[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[26]~output .bus_hold = "false";
defparam \axs_s0_rdata[26]~output .open_drain_output = "false";
defparam \axs_s0_rdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y173_N33
twentynm_io_obuf \axs_s0_rdata[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[27]~output .bus_hold = "false";
defparam \axs_s0_rdata[27]~output .open_drain_output = "false";
defparam \axs_s0_rdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y175_N48
twentynm_io_obuf \axs_s0_rdata[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[28]~output .bus_hold = "false";
defparam \axs_s0_rdata[28]~output .open_drain_output = "false";
defparam \axs_s0_rdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y173_N63
twentynm_io_obuf \axs_s0_rdata[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[29]~output .bus_hold = "false";
defparam \axs_s0_rdata[29]~output .open_drain_output = "false";
defparam \axs_s0_rdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y170_N33
twentynm_io_obuf \axs_s0_rdata[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[30]~output .bus_hold = "false";
defparam \axs_s0_rdata[30]~output .open_drain_output = "false";
defparam \axs_s0_rdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y171_N48
twentynm_io_obuf \axs_s0_rdata[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rdata[31]~output .bus_hold = "false";
defparam \axs_s0_rdata[31]~output .open_drain_output = "false";
defparam \axs_s0_rdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y170_N48
twentynm_io_obuf \axs_s0_rlast~output (
	.i(\f4|state.R_VALID_LAST~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rlast~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rlast~output .bus_hold = "false";
defparam \axs_s0_rlast~output .open_drain_output = "false";
defparam \axs_s0_rlast~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X148_Y169_N48
twentynm_io_obuf \axs_s0_rvalid~output (
	.i(!\f4|WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\axs_s0_rvalid~output_o ),
	.obar());
// synopsys translate_off
defparam \axs_s0_rvalid~output .bus_hold = "false";
defparam \axs_s0_rvalid~output .open_drain_output = "false";
defparam \axs_s0_rvalid~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X148_Y34_N47
twentynm_io_ibuf \clock_clk~input (
	.i(clock_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\clock_clk~input_o ));
// synopsys translate_off
defparam \clock_clk~input .bus_hold = "false";
defparam \clock_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_3B_G_I22
twentynm_clkena \clock_clk~inputCLKENA0 (
	.inclk(\clock_clk~input_o ),
	.ena(vcc),
	.outclk(\clock_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock_clk~inputCLKENA0 .clock_type = "global clock";
defparam \clock_clk~inputCLKENA0 .disable_mode = "low";
defparam \clock_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X148_Y121_N62
twentynm_io_ibuf \axs_s0_awaddr[1]~input (
	.i(axs_s0_awaddr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[1]~input .bus_hold = "false";
defparam \axs_s0_awaddr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y119_N62
twentynm_io_ibuf \axs_s0_awvalid~input (
	.i(axs_s0_awvalid),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awvalid~input_o ));
// synopsys translate_off
defparam \axs_s0_awvalid~input .bus_hold = "false";
defparam \axs_s0_awvalid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y123_N32
twentynm_io_ibuf \axs_s0_awaddr[2]~input (
	.i(axs_s0_awaddr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[2]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[2]~input .bus_hold = "false";
defparam \axs_s0_awaddr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y13_N17
twentynm_io_ibuf \axs_s0_awaddr[3]~input (
	.i(axs_s0_awaddr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[3]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[3]~input .bus_hold = "false";
defparam \axs_s0_awaddr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X142_Y138_N36
twentynm_lcell_comb \f0|always1~0 (
// Equation(s):
// \f0|always1~0_combout  = ( !\axs_s0_awaddr[3]~input_o  & ( (!\axs_s0_awaddr[1]~input_o  & (\axs_s0_awvalid~input_o  & !\axs_s0_awaddr[2]~input_o )) ) )

	.dataa(!\axs_s0_awaddr[1]~input_o ),
	.datab(!\axs_s0_awvalid~input_o ),
	.datac(!\axs_s0_awaddr[2]~input_o ),
	.datad(gnd),
	.datae(!\axs_s0_awaddr[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|always1~0 .extended_lut = "off";
defparam \f0|always1~0 .lut_mask = 64'h2020000020200000;
defparam \f0|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y123_N62
twentynm_io_ibuf \reset_reset~input (
	.i(reset_reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\reset_reset~input_o ));
// synopsys translate_off
defparam \reset_reset~input .bus_hold = "false";
defparam \reset_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y9_N62
twentynm_io_ibuf \axs_s0_awaddr[4]~input (
	.i(axs_s0_awaddr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[4]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[4]~input .bus_hold = "false";
defparam \axs_s0_awaddr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N17
twentynm_io_ibuf \axs_s0_awaddr[5]~input (
	.i(axs_s0_awaddr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[5]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[5]~input .bus_hold = "false";
defparam \axs_s0_awaddr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N62
twentynm_io_ibuf \axs_s0_awaddr[7]~input (
	.i(axs_s0_awaddr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[7]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[7]~input .bus_hold = "false";
defparam \axs_s0_awaddr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y9_N32
twentynm_io_ibuf \axs_s0_awaddr[6]~input (
	.i(axs_s0_awaddr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[6]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[6]~input .bus_hold = "false";
defparam \axs_s0_awaddr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y115_N62
twentynm_io_ibuf \axs_s0_wvalid~input (
	.i(axs_s0_wvalid),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wvalid~input_o ));
// synopsys translate_off
defparam \axs_s0_wvalid~input .bus_hold = "false";
defparam \axs_s0_wvalid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y120_N17
twentynm_io_ibuf \axs_s0_awaddr[0]~input (
	.i(axs_s0_awaddr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[0]~input .bus_hold = "false";
defparam \axs_s0_awaddr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N30
twentynm_lcell_comb \f0|Selector2~0 (
// Equation(s):
// \f0|Selector2~0_combout  = ( \f0|state.W_READY_VN~q  & ( \f0|always1~1_combout  & ( (!\axs_s0_wvalid~input_o ) # ((\f0|state.AW_READY~q  & (\f0|always1~0_combout  & !\axs_s0_awaddr[0]~input_o ))) ) ) ) # ( !\f0|state.W_READY_VN~q  & ( 
// \f0|always1~1_combout  & ( (\f0|state.AW_READY~q  & (\f0|always1~0_combout  & !\axs_s0_awaddr[0]~input_o )) ) ) ) # ( \f0|state.W_READY_VN~q  & ( !\f0|always1~1_combout  & ( !\axs_s0_wvalid~input_o  ) ) )

	.dataa(!\f0|state.AW_READY~q ),
	.datab(!\f0|always1~0_combout ),
	.datac(!\axs_s0_wvalid~input_o ),
	.datad(!\axs_s0_awaddr[0]~input_o ),
	.datae(!\f0|state.W_READY_VN~q ),
	.dataf(!\f0|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|Selector2~0 .extended_lut = "off";
defparam \f0|Selector2~0 .lut_mask = 64'h0000F0F01100F1F0;
defparam \f0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N32
dffeas \f0|state.W_READY_VN (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.W_READY_VN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.W_READY_VN .is_wysiwyg = "true";
defparam \f0|state.W_READY_VN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N27
twentynm_lcell_comb \f0|state~18 (
// Equation(s):
// \f0|state~18_combout  = ( \axs_s0_wvalid~input_o  & ( !\reset_reset~input_o  & ( \f0|state.W_READY_VN~q  ) ) )

	.dataa(gnd),
	.datab(!\f0|state.W_READY_VN~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\axs_s0_wvalid~input_o ),
	.dataf(!\reset_reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|state~18 .extended_lut = "off";
defparam \f0|state~18 .lut_mask = 64'h0000333300000000;
defparam \f0|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N29
dffeas \f0|state.B_READY_VN (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.B_READY_VN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.B_READY_VN .is_wysiwyg = "true";
defparam \f0|state.B_READY_VN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N36
twentynm_lcell_comb \f0|Selector3~0 (
// Equation(s):
// \f0|Selector3~0_combout  = ( \f0|state.W_READY_VL~q  & ( \f0|always1~1_combout  & ( (!\axs_s0_wvalid~input_o ) # ((\f0|state.AW_READY~q  & (\f0|always1~0_combout  & \axs_s0_awaddr[0]~input_o ))) ) ) ) # ( !\f0|state.W_READY_VL~q  & ( \f0|always1~1_combout 
//  & ( (\f0|state.AW_READY~q  & (\f0|always1~0_combout  & \axs_s0_awaddr[0]~input_o )) ) ) ) # ( \f0|state.W_READY_VL~q  & ( !\f0|always1~1_combout  & ( !\axs_s0_wvalid~input_o  ) ) )

	.dataa(!\f0|state.AW_READY~q ),
	.datab(!\f0|always1~0_combout ),
	.datac(!\axs_s0_wvalid~input_o ),
	.datad(!\axs_s0_awaddr[0]~input_o ),
	.datae(!\f0|state.W_READY_VL~q ),
	.dataf(!\f0|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|Selector3~0 .extended_lut = "off";
defparam \f0|Selector3~0 .lut_mask = 64'h0000F0F00011F0F1;
defparam \f0|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N38
dffeas \f0|state.W_READY_VL (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.W_READY_VL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.W_READY_VL .is_wysiwyg = "true";
defparam \f0|state.W_READY_VL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N12
twentynm_lcell_comb \f0|state~21 (
// Equation(s):
// \f0|state~21_combout  = ( \axs_s0_wvalid~input_o  & ( !\reset_reset~input_o  & ( \f0|state.W_READY_VL~q  ) ) )

	.dataa(!\f0|state.W_READY_VL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\axs_s0_wvalid~input_o ),
	.dataf(!\reset_reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|state~21 .extended_lut = "off";
defparam \f0|state~21 .lut_mask = 64'h0000555500000000;
defparam \f0|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N14
dffeas \f0|state.B_READY_VL (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.B_READY_VL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.B_READY_VL .is_wysiwyg = "true";
defparam \f0|state.B_READY_VL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N24
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  = ( \f0|state.B_READY_VN~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) # ( !\f0|state.B_READY_VN~q  & ( 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \f0|state.B_READY_VL~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\f0|state.B_READY_VL~q ),
	.datae(gnd),
	.dataf(!\f0|state.B_READY_VN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N0
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N45
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (!\f0|state.INIT~q ) # (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout 
// ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (!\f0|state.INIT~q ) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hF0FFF0FFFFF0FFF0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y169_N1
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N3
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h000000FF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y169_N5
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N6
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h000000FF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y169_N8
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N9
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h000000FF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y169_N10
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N42
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] & (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h0808080800000000;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y174_N27
twentynm_lcell_comb \f2|state.INIT~0 (
// Equation(s):
// \f2|state.INIT~0_combout  = ( !\reset_reset~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|state.INIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|state.INIT~0 .extended_lut = "off";
defparam \f2|state.INIT~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \f2|state.INIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y174_N29
dffeas \f2|state.INIT (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|state.INIT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f2|state.INIT .is_wysiwyg = "true";
defparam \f2|state.INIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y169_N12
twentynm_lcell_comb \f2|varint_in_sel~0 (
// Equation(s):
// \f2|varint_in_sel~0_combout  = ( \f2|varint_in_sel~q  & ( !\f2|state.ENCODE_L~q  & ( (!\f2|state.POP_64~q  & \f2|state.INIT~q ) ) ) )

	.dataa(!\f2|state.POP_64~q ),
	.datab(gnd),
	.datac(!\f2|state.INIT~q ),
	.datad(gnd),
	.datae(!\f2|varint_in_sel~q ),
	.dataf(!\f2|state.ENCODE_L~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_sel~0 .extended_lut = "off";
defparam \f2|varint_in_sel~0 .lut_mask = 64'h00000A0A00000000;
defparam \f2|varint_in_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N54
twentynm_lcell_comb \f2|Selector1~0 (
// Equation(s):
// \f2|Selector1~0_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \f2|state.ENCODE_N~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f2|state.ENCODE_N~q ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|Selector1~0 .extended_lut = "off";
defparam \f2|Selector1~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \f2|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y170_N55
dffeas \f2|state.LOAD_COND (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|state.LOAD_COND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f2|state.LOAD_COND .is_wysiwyg = "true";
defparam \f2|state.LOAD_COND .power_up = "low";
// synopsys translate_on

// Location: FF_X137_Y169_N14
dffeas \f2|varint_in_sel (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_sel~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\f2|state.LOAD_COND~q ),
	.ena(!\reset_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_in_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_in_sel .is_wysiwyg = "true";
defparam \f2|varint_in_sel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N57
twentynm_lcell_comb \f2|varint64~0 (
// Equation(s):
// \f2|varint64~0_combout  = ( \f2|state.ENCODE_L~q  & ( \f2|state.POP_64~q  ) ) # ( !\f2|state.ENCODE_L~q  & ( ((\f2|varint64~q  & \f2|state.INIT~q )) # (\f2|state.POP_64~q ) ) )

	.dataa(!\f2|varint64~q ),
	.datab(gnd),
	.datac(!\f2|state.INIT~q ),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\f2|state.ENCODE_L~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint64~0 .extended_lut = "off";
defparam \f2|varint64~0 .lut_mask = 64'h05FF05FF00FF00FF;
defparam \f2|varint64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y170_N59
dffeas \f2|varint64 (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint64~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint64 .is_wysiwyg = "true";
defparam \f2|varint64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N27
twentynm_lcell_comb \f2|varint_in_mux[39]~0 (
// Equation(s):
// \f2|varint_in_mux[39]~0_combout  = (!\f2|varint_in_sel~q  & !\f2|varint64~q )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[39]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[39]~0 .extended_lut = "off";
defparam \f2|varint_in_mux[39]~0 .lut_mask = 64'h8888888888888888;
defparam \f2|varint_in_mux[39]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y201_N32
twentynm_io_ibuf \axs_s0_wdata[24]~input (
	.i(axs_s0_wdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[24]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[24]~input .bus_hold = "false";
defparam \axs_s0_wdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N57
twentynm_lcell_comb \f0|state~22 (
// Equation(s):
// \f0|state~22_combout  = (!\reset_reset~input_o  & (\f0|state.W_READY_RL~q  & \axs_s0_wvalid~input_o ))

	.dataa(!\reset_reset~input_o ),
	.datab(!\f0|state.W_READY_RL~q ),
	.datac(gnd),
	.datad(!\axs_s0_wvalid~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|state~22 .extended_lut = "off";
defparam \f0|state~22 .lut_mask = 64'h0022002200220022;
defparam \f0|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N58
dffeas \f0|state.B_READY_RL (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.B_READY_RL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.B_READY_RL .is_wysiwyg = "true";
defparam \f0|state.B_READY_RL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N33
twentynm_lcell_comb \f0|Selector4~0 (
// Equation(s):
// \f0|Selector4~0_combout  = ( \f0|state.W_READY_RN~q  & ( \f0|always1~2_combout  & ( (!\axs_s0_wvalid~input_o ) # ((\f0|state.AW_READY~q  & (\f0|always1~0_combout  & !\axs_s0_awaddr[0]~input_o ))) ) ) ) # ( !\f0|state.W_READY_RN~q  & ( 
// \f0|always1~2_combout  & ( (\f0|state.AW_READY~q  & (\f0|always1~0_combout  & !\axs_s0_awaddr[0]~input_o )) ) ) ) # ( \f0|state.W_READY_RN~q  & ( !\f0|always1~2_combout  & ( !\axs_s0_wvalid~input_o  ) ) )

	.dataa(!\f0|state.AW_READY~q ),
	.datab(!\f0|always1~0_combout ),
	.datac(!\axs_s0_awaddr[0]~input_o ),
	.datad(!\axs_s0_wvalid~input_o ),
	.datae(!\f0|state.W_READY_RN~q ),
	.dataf(!\f0|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|Selector4~0 .extended_lut = "off";
defparam \f0|Selector4~0 .lut_mask = 64'h0000FF001010FF10;
defparam \f0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N34
dffeas \f0|state.W_READY_RN (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.W_READY_RN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.W_READY_RN .is_wysiwyg = "true";
defparam \f0|state.W_READY_RN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N0
twentynm_lcell_comb \f0|state~19 (
// Equation(s):
// \f0|state~19_combout  = ( \f0|state.W_READY_RN~q  & ( (\axs_s0_wvalid~input_o  & !\reset_reset~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\axs_s0_wvalid~input_o ),
	.datad(!\reset_reset~input_o ),
	.datae(gnd),
	.dataf(!\f0|state.W_READY_RN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|state~19 .extended_lut = "off";
defparam \f0|state~19 .lut_mask = 64'h000000000F000F00;
defparam \f0|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N1
dffeas \f0|state.B_READY_RN (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.B_READY_RN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.B_READY_RN .is_wysiwyg = "true";
defparam \f0|state.B_READY_RN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N33
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  = ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \f0|state.B_READY_RN~q  ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\f0|state.B_READY_RN~q  & ( \f0|state.B_READY_RL~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.B_READY_RL~q ),
	.datad(gnd),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\f0|state.B_READY_RN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h0F0F0000FFFF0000;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N30
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N21
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) # (!\f0|state.INIT~q ) 
// ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (!\f0|state.INIT~q ) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hFF0FFF0FFFF0FFF0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y175_N31
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N33
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h000000FF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y175_N34
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N36
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h000000FF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y175_N38
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N39
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h000000FF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y175_N40
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N18
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h0A000A0000000000;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N36
twentynm_lcell_comb \f1|state.INIT~0 (
// Equation(s):
// \f1|state.INIT~0_combout  = !\reset_reset~input_o 

	.dataa(gnd),
	.datab(!\reset_reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|state.INIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|state.INIT~0 .extended_lut = "off";
defparam \f1|state.INIT~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \f1|state.INIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N37
dffeas \f1|state.INIT (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f1|state.INIT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f1|state.INIT .is_wysiwyg = "true";
defparam \f1|state.INIT .power_up = "low";
// synopsys translate_on

// Location: FF_X143_Y174_N37
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y174_N24
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \f0|state.B_READY_RN~q  & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \f1|state.RD_READY~q ) ) 
// ) ) # ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\f0|state.B_READY_RN~q  & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \f1|state.RD_READY~q ) ) ) ) # ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\f0|state.B_READY_RN~q  & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\f0|state.B_READY_RL~q  & \f1|state.RD_READY~q )) ) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f0|state.B_READY_RL~q ),
	.datac(gnd),
	.datad(!\f1|state.RD_READY~q ),
	.datae(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\f0|state.B_READY_RN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h0044005500000055;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N0
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N45
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \f0|state.INIT~q  & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  $ (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) ) 
// ) # ( !\f0|state.INIT~q  )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hFFFFFFFF55AA55AA;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N2
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N3
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N5
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N6
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N8
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N9
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N10
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N42
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] & (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) ) )

	.dataa(gnd),
	.datab(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h0C000C0000000000;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y174_N42
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( \f1|state.RD_READY~q  & ( \f0|state.B_READY_RN~q  & ( (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & 
// (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) ) ) # ( !\f1|state.RD_READY~q  & ( \f0|state.B_READY_RN~q  & ( 
// (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( \f1|state.RD_READY~q  & ( !\f0|state.B_READY_RN~q  & ( 
// (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \f0|state.B_READY_RL~q ))) ) ) ) # ( 
// !\f1|state.RD_READY~q  & ( !\f0|state.B_READY_RN~q  & ( (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \f0|state.B_READY_RL~q )) ) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f0|state.B_READY_RL~q ),
	.datae(!\f1|state.RD_READY~q ),
	.dataf(!\f0|state.B_READY_RN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'h0088008088888080;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y174_N48
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \f1|state.RD_READY~q  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  $ 
// (((!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\f0|state.B_READY_RL~q ) # (\f0|state.B_READY_RN~q ))))) ) ) ) # ( !\f1|state.RD_READY~q  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// ((!\f0|state.B_READY_RN~q  & !\f0|state.B_READY_RL~q )) # (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\f0|state.B_READY_RN~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f0|state.B_READY_RL~q ),
	.datae(!\f1|state.RD_READY~q ),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h00000000DD55D25A;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N12
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00000F0F000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N14
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N15
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N17
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N18
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00005555000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N19
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N21
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h00005555000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N22
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N24
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h00000F0F000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N25
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N27
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h00005555000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N29
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N36
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] & ( (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))) ) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datab(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h8000000000000000;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y174_N54
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// \f0|state.INIT~q  ) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f0|state.INIT~q  & 
// (((\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout )) # (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ))) ) ) ) # ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( \f0|state.INIT~q  ) ) ) # ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f0|state.INIT~q  & 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ) ) ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.datae(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 64'h0055555501555555;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y174_N55
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y174_N36
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f0|state.INIT~q  & 
// ((!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) # (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))) ) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f0|state.INIT~q  & (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )) ) ) ) # ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \f0|state.INIT~q  ) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f0|state.INIT~q  & (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  $ (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))) ) ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datae(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h0550555505005505;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y174_N57
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) ) ) # ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(gnd),
	.datae(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y174_N58
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N45
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \f1|state.RD_READY~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h000000000000FFFF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N48
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])) ) )

	.dataa(gnd),
	.datab(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000030003;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N51
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000050005;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N33
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) ) )

	.dataa(gnd),
	.datab(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000030003;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y174_N30
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( 
// (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h00AA00AA0AAA0AAA;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y174_N32
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y174_N33
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  = ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \f0|state.B_READY_RN~q  ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\f0|state.B_READY_RN~q  & ( \f0|state.B_READY_RL~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.B_READY_RL~q ),
	.datad(gnd),
	.datae(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\f0|state.B_READY_RN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h0F0F0000FFFF0000;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y206_N17
twentynm_io_ibuf \axs_s0_wstrb[1]~input (
	.i(axs_s0_wstrb[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wstrb[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_wstrb[1]~input .bus_hold = "false";
defparam \axs_s0_wstrb[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X141_Y172_N0
twentynm_lcell_comb \f0|wdata[31]~0 (
// Equation(s):
// \f0|wdata[31]~0_combout  = ( \f0|WideOr8~combout  & ( !\reset_reset~input_o  ) ) # ( !\f0|WideOr8~combout  & ( (!\f0|state.INIT~q  & !\reset_reset~input_o ) ) )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(gnd),
	.datad(!\reset_reset~input_o ),
	.datae(gnd),
	.dataf(!\f0|WideOr8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|wdata[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|wdata[31]~0 .extended_lut = "off";
defparam \f0|wdata[31]~0 .lut_mask = 64'hCC00CC00FF00FF00;
defparam \f0|wdata[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y172_N52
dffeas \f0|wstrb[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wstrb[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wstrb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wstrb[1] .is_wysiwyg = "true";
defparam \f0|wstrb[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N30
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N21
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( !\f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y176_N31
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N33
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y176_N35
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N36
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y176_N37
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N39
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y176_N41
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N42
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y176_N43
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N45
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y176_N46
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N48
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y176_N49
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N51
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y176_N53
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N54
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y176_N55
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y176_N57
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y176_N59
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X142_Y174_N59
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N30
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \f0|state.INIT~q  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y176_N32
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N48
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f0|state.INIT~q  & !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h3300330033003300;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N51
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (!\f0|state.INIT~q ) # (\f1|state.RD_READY~q ) ) ) # ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( !\f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(!\f1|state.RD_READY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCCCCCCCCCFCFCFCF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y176_N49
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N33
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ((!\f1|state.RD_READY~q ) # 
// (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ))) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( ((\f1|state.RD_READY~q  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q 
// )) # (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]) ) )

	.dataa(gnd),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h03FF03FF00FC00FC;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N54
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \f0|state.INIT~q  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N56
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N0
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N36
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \f0|state.INIT~q  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) ) # ( 
// !\f0|state.INIT~q  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  ) ) # ( !\f0|state.INIT~q  & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.datae(!\f0|state.INIT~q ),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hFFFF0000FFFFF0F0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N1
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N57
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( ((\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \f1|state.RD_READY~q )) # (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [1] & ((!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (!\f1|state.RD_READY~q ))) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N3
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N5
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N48
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \f0|state.INIT~q  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N49
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N51
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( ((!\f1|state.RD_READY~q ) # (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (\f1|state.RD_READY~q  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h01010101FDFDFDFD;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N6
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N8
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N12
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  & ( \f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y176_N14
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N15
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( ((!\f1|state.RD_READY~q ) # 
// (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q )) # (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (\f1|state.RD_READY~q  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q )) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h01010101FDFDFDFD;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N9
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N10
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N30
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  & ( \f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N32
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N33
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( ((!\f1|state.RD_READY~q ) # (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (\f1|state.RD_READY~q  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h01010101FDFDFDFD;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N12
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N14
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N0
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (\f0|state.INIT~q  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h000F000F000F000F;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y176_N2
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N3
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( ((!\f1|state.RD_READY~q ) # 
// (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q )) # (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & (\f1|state.RD_READY~q  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q )) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h01010101FDFDFDFD;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N15
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N16
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N24
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  & ( \f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y176_N25
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N27
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( ((!\f1|state.RD_READY~q ) # 
// (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q )) # (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & (\f1|state.RD_READY~q  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q )) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h01010101FDFDFDFD;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N18
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N20
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N36
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  & \f0|state.INIT~q )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h0505050505050505;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N37
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N39
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( (!\f1|state.RD_READY~q ) # ((!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( (\f1|state.RD_READY~q  & 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) )

	.dataa(gnd),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h00030003FFCFFFCF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N21
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N23
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N42
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = ( \f0|state.INIT~q  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N43
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N45
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( ((!\f1|state.RD_READY~q ) # (!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & 
// (\f1|state.RD_READY~q  & \in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) )

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h01010101FDFDFDFD;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y176_N24
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y176_N26
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N18
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = ( \f0|state.INIT~q  & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y176_N19
dffeas \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N21
twentynm_lcell_comb \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = (!\f1|state.RD_READY~q  & (((\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9])))) # (\f1|state.RD_READY~q  & 
// ((!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]))) # (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]))))

	.dataa(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h01FD01FD01FD01FD;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y176_N1
twentynm_ram_block \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wstrb [1]}),
	.portaaddr({\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|altsyncram_2fn1:FIFOram|ALTSYNCRAM";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 10;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 1023;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 4;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 10;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 1023;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 4;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y204_N47
twentynm_io_ibuf \axs_s0_wstrb[0]~input (
	.i(axs_s0_wstrb[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wstrb[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_wstrb[0]~input .bus_hold = "false";
defparam \axs_s0_wstrb[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N7
dffeas \f0|wstrb[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wstrb[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wstrb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wstrb[0] .is_wysiwyg = "true";
defparam \f0|wstrb[0] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y176_N0
twentynm_ram_block \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wstrb [0]}),
	.portaaddr({\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|altsyncram_2fn1:FIFOram|ALTSYNCRAM";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 4;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y196_N32
twentynm_io_ibuf \axs_s0_wstrb[2]~input (
	.i(axs_s0_wstrb[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wstrb[2]~input_o ));
// synopsys translate_off
defparam \axs_s0_wstrb[2]~input .bus_hold = "false";
defparam \axs_s0_wstrb[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N8
dffeas \f0|wstrb[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wstrb[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wstrb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wstrb[2] .is_wysiwyg = "true";
defparam \f0|wstrb[2] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y176_N2
twentynm_ram_block \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wstrb [2]}),
	.portaaddr({\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|altsyncram_2fn1:FIFOram|ALTSYNCRAM";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 10;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 1023;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 4;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 10;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 1023;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 4;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y204_N32
twentynm_io_ibuf \axs_s0_wstrb[3]~input (
	.i(axs_s0_wstrb[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wstrb[3]~input_o ));
// synopsys translate_off
defparam \axs_s0_wstrb[3]~input .bus_hold = "false";
defparam \axs_s0_wstrb[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N53
dffeas \f0|wstrb[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wstrb[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wstrb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wstrb[3] .is_wysiwyg = "true";
defparam \f0|wstrb[3] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y176_N3
twentynm_ram_block \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wstrb [3]}),
	.portaaddr({\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in5|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "raw_data_in_wstrb:in5|raw_data_in_wstrb_fifo_160_sconavq:fifo_0|scfifo:scfifo_component|scfifo_1m91:auto_generated|a_dpfifo_kd91:dpfifo|altsyncram_2fn1:FIFOram|ALTSYNCRAM";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 10;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 1023;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 4;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 10;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 1023;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 1024;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 4;
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N48
twentynm_lcell_comb \raw_data_push~0 (
// Equation(s):
// \raw_data_push~0_combout  = ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( ((!\f1|index [0] & ((\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [0]))) # (\f1|index [0] & (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))) # (\f1|index [1]) ) ) ) # ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( 
// \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\f1|index [1] & ((!\f1|index [0] & ((\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) # (\f1|index [0] & 
// (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])))) # (\f1|index [1] & (\f1|index [0])) ) ) ) # ( \in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [3] & ( (!\f1|index [1] & ((!\f1|index [0] & ((\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) # (\f1|index [0] & (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])))) # (\f1|index [1] & (!\f1|index [0])) ) ) ) # ( 
// !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\f1|index [1] & ((!\f1|index [0] & ((\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) # 
// (\f1|index [0] & (\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])))) ) ) )

	.dataa(!\f1|index [1]),
	.datab(!\f1|index [0]),
	.datac(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.dataf(!\in5|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\raw_data_push~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \raw_data_push~0 .extended_lut = "off";
defparam \raw_data_push~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \raw_data_push~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y176_N27
twentynm_lcell_comb \f3b|state~6 (
// Equation(s):
// \f3b|state~6_combout  = ( !\f3b|state~5_combout  & ( !\reset_reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_reset~input_o ),
	.datad(gnd),
	.datae(!\f3b|state~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3b|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3b|state~6 .extended_lut = "off";
defparam \f3b|state~6 .lut_mask = 64'hF0F00000F0F00000;
defparam \f3b|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y176_N28
dffeas \f3b|state.R_FETCH (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3b|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3b|state.R_FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3b|state.R_FETCH .is_wysiwyg = "true";
defparam \f3b|state.R_FETCH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N33
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( \raw_data_push~0_combout  & ( (!\f1|state.RF_FULL~q  & (\f1|state.INIT~q  & (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\f1|state.RD_READY~q ))) ) )

	.dataa(!\f1|state.RF_FULL~q ),
	.datab(!\f1|state.INIT~q ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\f1|state.RD_READY~q ),
	.datae(gnd),
	.dataf(!\raw_data_push~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h0000000020002000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N0
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N9
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( ((!\f1|state.INIT~q ) # ((!\raw_data_push~0_combout ) # (\f1|state.RF_FULL~q ))) # (\f1|state.RD_READY~q ) ) 
// ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\f1|state.INIT~q  ) ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (!\f1|state.INIT~q ) # ((!\f1|state.RD_READY~q  & (\raw_data_push~0_combout  & !\f1|state.RF_FULL~q ))) ) ) )

	.dataa(!\f1|state.RD_READY~q ),
	.datab(!\f1|state.INIT~q ),
	.datac(!\raw_data_push~0_combout ),
	.datad(!\f1|state.RF_FULL~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 64'hCECCCCCCFDFFFFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N2
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N3
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000FF000000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N4
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N6
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000FF000000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N8
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N9
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000FF000000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N10
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N12
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000F0F00000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N14
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N15
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000FF000000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N17
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N18
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000CCCC0000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N20
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N39
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) ) )

	.dataa(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'hA000A00000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N21
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h0000F0F00000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N22
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N24
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h0000FF000000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N26
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N27
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  = CARRY(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h0000FF000000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N28
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N30
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  = CARRY(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .lut_mask = 64'h0000FF000000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N32
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N33
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout  = SUM(( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .lut_mask = 64'h0000FF000000FF00;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N34
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y176_N25
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y176_N31
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N48
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE_q  & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE_q  & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11])) ) ) )

	.dataa(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE_q ),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hA000000000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N54
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) ) ) )

	.dataa(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h0000000000004040;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N0
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (\f1|state.INIT~q  & 
// ((!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) ) ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\f1|state.INIT~q  & !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) ) ) ) # 
// ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (\f1|state.INIT~q  & ((!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) # 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ))) ) ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & \f1|state.INIT~q )) ) ) )

	.dataa(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datac(!\f1|state.INIT~q ),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 64'h01010B0B0A000F05;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y175_N1
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N30
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f1|state.INIT~q  & 
// ((!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) # (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) ) ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f1|state.INIT~q  & (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) ) ) ) # 
// ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \f1|state.INIT~q  ) ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f1|state.INIT~q  & (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  $ (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) ) ) 
// )

	.dataa(!\f1|state.INIT~q ),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(gnd),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h1414555504044545;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y175_N32
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N45
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f1|state.INIT~q  & 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f1|state.INIT~q  & 
// ((!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f1|state.INIT~q  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0505550505050000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y175_N47
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y176_N42
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (\f1|state.INIT~q  & ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # 
// ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))) ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// (\f1|state.INIT~q  & ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))) ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h0450545504505455;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y176_N43
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N0
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N6
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( ((!\f1|state.INIT~q ) # ((!\raw_data_push~0_combout ) # (\f1|state.RF_FULL~q ))) # (\f1|state.RD_READY~q ) ) 
// ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\f1|state.INIT~q  ) ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (!\f1|state.INIT~q ) # ((!\f1|state.RD_READY~q  & (!\f1|state.RF_FULL~q  & \raw_data_push~0_combout ))) ) ) )

	.dataa(!\f1|state.RD_READY~q ),
	.datab(!\f1|state.INIT~q ),
	.datac(!\f1|state.RF_FULL~q ),
	.datad(!\raw_data_push~0_combout ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 64'hCCECCCCCFFDFFFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N2
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N3
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000FF000000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N4
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N6
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000FF000000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N7
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N9
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000FF000000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N10
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N12
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000F0F00000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N13
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N15
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000FF000000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N16
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N18
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000FF000000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N19
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N21
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h0000F0F00000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N22
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N24
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h0000FF000000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N25
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N27
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  = CARRY(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h0000FF000000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N28
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N30
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  = CARRY(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .lut_mask = 64'h0000F0F00000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N32
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N33
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout  = SUM(( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .lut_mask = 64'h0000F0F00000FF00;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y176_N34
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N42
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11])) ) ) )

	.dataa(gnd),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hC000000000000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y176_N45
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'hA0000000A0000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N48
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h0000000000080008;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y176_N33
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (\f1|state.INIT~q  & ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout )))) ) 
// ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f1|state.INIT~q  & 
// ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout )))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f1|state.INIT~q  & ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))))) ) ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (\f1|state.INIT~q  & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) ) ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 64'h1000541110445455;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y176_N35
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y176_N57
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & (\f1|state.INIT~q  & 
// ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) # (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( 
// (\f1|state.INIT~q  & ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\f1|state.INIT~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h004E000E004E000E;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y176_N58
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y176_N12
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \f3b|state.R_FETCH~q  ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// !\f3b|state.R_FETCH~q  & ( (\f3|state.R_PUSH~q ) # (\f3|state.R_PUSH_INC~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\f3|state.R_PUSH~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\f3b|state.R_FETCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 64'h00000FFF0000FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N30
twentynm_lcell_comb \raw_data_push~1 (
// Equation(s):
// \raw_data_push~1_combout  = ( !\f1|state.RD_READY~q  & ( (!\f1|state.RF_FULL~q  & \f1|state.INIT~q ) ) )

	.dataa(!\f1|state.RF_FULL~q ),
	.datab(!\f1|state.INIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\raw_data_push~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \raw_data_push~1 .extended_lut = "off";
defparam \raw_data_push~1 .lut_mask = 64'h2222222200000000;
defparam \raw_data_push~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N54
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000000001;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y176_N36
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]))) ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000000001;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N54
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\raw_data_push~1_combout  & (\raw_data_push~0_combout  & \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ))) ) ) ) # ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(!\raw_data_push~1_combout ),
	.datac(!\raw_data_push~0_combout ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000AAAA0002AAAA;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y176_N56
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N45
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \raw_data_push~0_combout  & ( (\f1|state.INIT~q  & (!\f1|state.RD_READY~q  & !\f1|state.RF_FULL~q )) ) ) )

	.dataa(gnd),
	.datab(!\f1|state.INIT~q ),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\f1|state.RF_FULL~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\raw_data_push~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h0000000030000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N0
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N45
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] & ( (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) ) ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(gnd),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h00000000A0A00000;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N15
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h000000FF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N18
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h000000FF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y173_N20
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N21
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h000000FF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y173_N22
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N24
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h000000FF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y173_N25
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N27
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h000000FF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y173_N28
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N36
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [8] & ( (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h8000000000000000;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y173_N30
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \f0|state.B_READY_RL~q  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  $ 
// (((!\f1|state.RD_READY~q ) # (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) ) ) ) # ( !\f0|state.B_READY_RL~q  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\f1|state.RD_READY~q  & 
// (((!\f0|state.B_READY_RN~q )) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (\f1|state.RD_READY~q  & (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  $ 
// (((!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \f0|state.B_READY_RN~q ))))) ) ) )

	.dataa(!\f1|state.RD_READY~q ),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\f0|state.B_READY_RN~q ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\f0|state.B_READY_RL~q ),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h00000000F3A63366;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y173_N57
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \f0|state.B_READY_RN~q  & ( (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\f1|state.RD_READY~q  & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) 
// ) # ( !\f0|state.B_READY_RN~q  & ( (\f1|state.RD_READY~q  & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\f0|state.B_READY_RL~q ) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q )))) ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\f0|state.B_READY_RL~q ),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\f0|state.B_READY_RN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h000D000D00050005;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y173_N26
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y173_N36
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\f1|state.RD_READY~q  & ((\f0|state.B_READY_RN~q ) # (\f0|state.B_READY_RL~q )))) ) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\f0|state.B_READY_RN~q ) # (\f0|state.B_READY_RL~q ))) ) ) )

	.dataa(!\f0|state.B_READY_RL~q ),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\f0|state.B_READY_RN~q ),
	.datad(!\f1|state.RD_READY~q ),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'h4C4C4C0000000000;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y173_N12
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  & ( \f0|state.INIT~q  ) ) ) 
// # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  & ( \f0|state.INIT~q  ) ) ) # ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  & ( (\f0|state.INIT~q  & (((\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  & 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout )) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) ) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  & ( (\f0|state.INIT~q  & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) ) ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 64'h0055015555555555;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y173_N13
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y173_N24
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (\f0|state.INIT~q  & ((!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) 
// # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (\f0|state.INIT~q  & ((!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  
// & ((\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\f0|state.INIT~q ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h040E040E0A0F0A0F;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y173_N27
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y173_N28
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y173_N48
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \f1|state.RD_READY~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h000000000000FFFF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y173_N0
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( (!\f0|state.INIT~q ) # (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) 
// ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( (!\f0|state.INIT~q ) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hF0FFF0FFFFF0FFF0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y173_N2
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N3
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h000000FF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y173_N4
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N6
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h000000FF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y173_N8
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N9
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h000000FF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y173_N10
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N12
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h000000FF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y173_N14
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X139_Y173_N16
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N51
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) ) ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(gnd),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000000505;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N57
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])) ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000050005;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y173_N54
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout )) ) )

	.dataa(gnd),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000030003;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y173_N54
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ( ((\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout )) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h555F555F00000000;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y173_N56
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y173_N21
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  = ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \f0|state.B_READY_RN~q  ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\f0|state.B_READY_RN~q  & ( \f0|state.B_READY_RL~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|state.B_READY_RL~q ),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\f0|state.B_READY_RN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h00FF0000FFFF0000;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N0
twentynm_lcell_comb \f0|Add0~9 (
// Equation(s):
// \f0|Add0~9_sumout  = SUM(( \f0|index [0] ) + ( VCC ) + ( !VCC ))
// \f0|Add0~10  = CARRY(( \f0|index [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|index [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\f0|Add0~9_sumout ),
	.cout(\f0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \f0|Add0~9 .extended_lut = "off";
defparam \f0|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \f0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N54
twentynm_lcell_comb \f0|Equal0~0 (
// Equation(s):
// \f0|Equal0~0_combout  = ( \f0|index [0] & ( \f0|index [3] & ( (\f0|index [2] & (\f0|index [1] & \f0|index [7])) ) ) )

	.dataa(!\f0|index [2]),
	.datab(!\f0|index [1]),
	.datac(!\f0|index [7]),
	.datad(gnd),
	.datae(!\f0|index [0]),
	.dataf(!\f0|index [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|Equal0~0 .extended_lut = "off";
defparam \f0|Equal0~0 .lut_mask = 64'h0000000000000101;
defparam \f0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N24
twentynm_lcell_comb \f0|Add0~1 (
// Equation(s):
// \f0|Add0~1_sumout  = SUM(( \f0|index [8] ) + ( GND ) + ( \f0|Add0~26  ))
// \f0|Add0~2  = CARRY(( \f0|index [8] ) + ( GND ) + ( \f0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|index [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f0|Add0~1_sumout ),
	.cout(\f0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \f0|Add0~1 .extended_lut = "off";
defparam \f0|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \f0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N27
twentynm_lcell_comb \f0|Add0~5 (
// Equation(s):
// \f0|Add0~5_sumout  = SUM(( \f0|index [9] ) + ( GND ) + ( \f0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|index [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f0|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|Add0~5 .extended_lut = "off";
defparam \f0|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \f0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N21
twentynm_lcell_comb \f0|index[9]~1 (
// Equation(s):
// \f0|index[9]~1_combout  = ( !\reset_reset~input_o  & ( (!\f0|state.INIT~q ) # ((\f0|state.B_READY_RL~q ) # (\f0|state.B_READY_VL~q )) ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(gnd),
	.datac(!\f0|state.B_READY_VL~q ),
	.datad(!\f0|state.B_READY_RL~q ),
	.datae(gnd),
	.dataf(!\reset_reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|index[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|index[9]~1 .extended_lut = "off";
defparam \f0|index[9]~1 .lut_mask = 64'hAFFFAFFF00000000;
defparam \f0|index[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y171_N28
dffeas \f0|index[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f0|index[7]~0_combout ),
	.sload(gnd),
	.ena(\f0|index[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|index [9]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|index[9] .is_wysiwyg = "true";
defparam \f0|index[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N48
twentynm_lcell_comb \f0|Equal0~1 (
// Equation(s):
// \f0|Equal0~1_combout  = ( \f0|index [9] & ( \f0|index [8] & ( (\f0|index [6] & \f0|index [5]) ) ) )

	.dataa(gnd),
	.datab(!\f0|index [6]),
	.datac(!\f0|index [5]),
	.datad(gnd),
	.datae(!\f0|index [9]),
	.dataf(!\f0|index [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|Equal0~1 .extended_lut = "off";
defparam \f0|Equal0~1 .lut_mask = 64'h0000000000000303;
defparam \f0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N36
twentynm_lcell_comb \f0|index[7]~0 (
// Equation(s):
// \f0|index[7]~0_combout  = ( \f0|state.B_READY_VL~q  & ( \f0|Equal0~1_combout  & ( (\f0|index [4] & \f0|Equal0~0_combout ) ) ) ) # ( !\f0|state.B_READY_VL~q  & ( \f0|Equal0~1_combout  & ( (!\f0|state.B_READY_RL~q ) # ((\f0|index [4] & \f0|Equal0~0_combout 
// )) ) ) ) # ( !\f0|state.B_READY_VL~q  & ( !\f0|Equal0~1_combout  & ( !\f0|state.B_READY_RL~q  ) ) )

	.dataa(!\f0|index [4]),
	.datab(gnd),
	.datac(!\f0|state.B_READY_RL~q ),
	.datad(!\f0|Equal0~0_combout ),
	.datae(!\f0|state.B_READY_VL~q ),
	.dataf(!\f0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|index[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|index[7]~0 .extended_lut = "off";
defparam \f0|index[7]~0 .lut_mask = 64'hF0F00000F0F50055;
defparam \f0|index[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y171_N2
dffeas \f0|index[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f0|index[7]~0_combout ),
	.sload(gnd),
	.ena(\f0|index[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|index[0] .is_wysiwyg = "true";
defparam \f0|index[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N3
twentynm_lcell_comb \f0|Add0~13 (
// Equation(s):
// \f0|Add0~13_sumout  = SUM(( \f0|index [1] ) + ( GND ) + ( \f0|Add0~10  ))
// \f0|Add0~14  = CARRY(( \f0|index [1] ) + ( GND ) + ( \f0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|index [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f0|Add0~13_sumout ),
	.cout(\f0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \f0|Add0~13 .extended_lut = "off";
defparam \f0|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \f0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y171_N4
dffeas \f0|index[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f0|index[7]~0_combout ),
	.sload(gnd),
	.ena(\f0|index[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|index[1] .is_wysiwyg = "true";
defparam \f0|index[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N6
twentynm_lcell_comb \f0|Add0~29 (
// Equation(s):
// \f0|Add0~29_sumout  = SUM(( \f0|index [2] ) + ( GND ) + ( \f0|Add0~14  ))
// \f0|Add0~30  = CARRY(( \f0|index [2] ) + ( GND ) + ( \f0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|index [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f0|Add0~29_sumout ),
	.cout(\f0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \f0|Add0~29 .extended_lut = "off";
defparam \f0|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \f0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y171_N8
dffeas \f0|index[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f0|index[7]~0_combout ),
	.sload(gnd),
	.ena(\f0|index[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|index[2] .is_wysiwyg = "true";
defparam \f0|index[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N9
twentynm_lcell_comb \f0|Add0~33 (
// Equation(s):
// \f0|Add0~33_sumout  = SUM(( \f0|index [3] ) + ( GND ) + ( \f0|Add0~30  ))
// \f0|Add0~34  = CARRY(( \f0|index [3] ) + ( GND ) + ( \f0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|index [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f0|Add0~33_sumout ),
	.cout(\f0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \f0|Add0~33 .extended_lut = "off";
defparam \f0|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \f0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y171_N10
dffeas \f0|index[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f0|index[7]~0_combout ),
	.sload(gnd),
	.ena(\f0|index[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|index[3] .is_wysiwyg = "true";
defparam \f0|index[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N12
twentynm_lcell_comb \f0|Add0~37 (
// Equation(s):
// \f0|Add0~37_sumout  = SUM(( \f0|index [4] ) + ( GND ) + ( \f0|Add0~34  ))
// \f0|Add0~38  = CARRY(( \f0|index [4] ) + ( GND ) + ( \f0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|index [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f0|Add0~37_sumout ),
	.cout(\f0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \f0|Add0~37 .extended_lut = "off";
defparam \f0|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \f0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y171_N13
dffeas \f0|index[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f0|index[7]~0_combout ),
	.sload(gnd),
	.ena(\f0|index[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|index[4] .is_wysiwyg = "true";
defparam \f0|index[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N15
twentynm_lcell_comb \f0|Add0~17 (
// Equation(s):
// \f0|Add0~17_sumout  = SUM(( \f0|index [5] ) + ( GND ) + ( \f0|Add0~38  ))
// \f0|Add0~18  = CARRY(( \f0|index [5] ) + ( GND ) + ( \f0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|index [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f0|Add0~17_sumout ),
	.cout(\f0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \f0|Add0~17 .extended_lut = "off";
defparam \f0|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \f0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y171_N17
dffeas \f0|index[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f0|index[7]~0_combout ),
	.sload(gnd),
	.ena(\f0|index[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|index[5] .is_wysiwyg = "true";
defparam \f0|index[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N18
twentynm_lcell_comb \f0|Add0~21 (
// Equation(s):
// \f0|Add0~21_sumout  = SUM(( \f0|index [6] ) + ( GND ) + ( \f0|Add0~18  ))
// \f0|Add0~22  = CARRY(( \f0|index [6] ) + ( GND ) + ( \f0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|index [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f0|Add0~21_sumout ),
	.cout(\f0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \f0|Add0~21 .extended_lut = "off";
defparam \f0|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \f0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y171_N19
dffeas \f0|index[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f0|index[7]~0_combout ),
	.sload(gnd),
	.ena(\f0|index[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|index[6] .is_wysiwyg = "true";
defparam \f0|index[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y171_N21
twentynm_lcell_comb \f0|Add0~25 (
// Equation(s):
// \f0|Add0~25_sumout  = SUM(( \f0|index [7] ) + ( GND ) + ( \f0|Add0~22  ))
// \f0|Add0~26  = CARRY(( \f0|index [7] ) + ( GND ) + ( \f0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|index [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f0|Add0~25_sumout ),
	.cout(\f0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \f0|Add0~25 .extended_lut = "off";
defparam \f0|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \f0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y171_N23
dffeas \f0|index[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f0|index[7]~0_combout ),
	.sload(gnd),
	.ena(\f0|index[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|index[7] .is_wysiwyg = "true";
defparam \f0|index[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X135_Y171_N26
dffeas \f0|index[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f0|index[7]~0_combout ),
	.sload(gnd),
	.ena(\f0|index[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|index[8] .is_wysiwyg = "true";
defparam \f0|index[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y175_N0
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y175_N39
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( \f0|state.INIT~q  ) ) # ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( 
// !\f0|state.INIT~q  ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( !\f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y175_N1
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y175_N3
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y175_N4
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y175_N6
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y175_N8
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y175_N9
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y175_N11
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y175_N12
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y175_N14
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y175_N15
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y175_N16
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y175_N18
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y175_N20
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y175_N21
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y175_N22
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y175_N24
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y175_N26
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y175_N27
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y175_N29
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N57
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f0|state.INIT~q  & !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h3300330033003300;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y173_N29
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N54
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = (!\f0|state.INIT~q ) # ((\f1|state.RD_READY~q  & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCCCFCCCFCCCFCCCF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y175_N55
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N33
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  & ( \f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y175_N34
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N30
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (!\f1|state.RD_READY~q  & (((\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # (\f1|state.RD_READY~q  & 
// ((!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & 
// (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))))

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h333A333A333A333A;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N0
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N51
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \f0|state.INIT~q  & ( (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) ) ) # ( 
// !\f0|state.INIT~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hFFFFFFFF00F000F0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N1
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N24
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \f0|state.INIT~q  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  ) )

	.dataa(gnd),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000000033333333;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y175_N25
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N27
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( ((!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # 
// (!\f1|state.RD_READY~q )) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & \f1|state.RD_READY~q )) ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(!\f1|state.RD_READY~q ),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00050005FFF5FFF5;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N3
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N4
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N21
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \f0|state.INIT~q  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y175_N23
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N18
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( ((!\f1|state.RD_READY~q ) # 
// (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q )) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & (\f1|state.RD_READY~q  & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00030003FFF3FFF3;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N6
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N7
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N39
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \f0|state.INIT~q  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N41
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N54
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (!\f1|state.RD_READY~q ) # 
// ((!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// (\f1|state.RD_READY~q  & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) ) )

	.dataa(!\f1|state.RD_READY~q ),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h01010101EFEFEFEF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N9
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N10
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N9
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \f0|state.INIT~q  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y175_N10
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N6
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( ((!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # 
// (!\f1|state.RD_READY~q )) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & \f1|state.RD_READY~q )) ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\f1|state.RD_READY~q ),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00110011FFDDFFDD;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N30
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (\f0|state.INIT~q  & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout )

	.dataa(!\f0|state.INIT~q ),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0505050505050505;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N32
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N12
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N14
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N57
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (!\f1|state.RD_READY~q  & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [5])) # (\f1|state.RD_READY~q  & ((\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] ) )

	.dataa(!\f1|state.RD_READY~q ),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h0F0F0F0F0A5F0A5F;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N15
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N17
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N33
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (\f0|state.INIT~q  & \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout )

	.dataa(!\f0|state.INIT~q ),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0505050505050505;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N35
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N48
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (!\f1|state.RD_READY~q  & ((\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [6]))) # (\f1|state.RD_READY~q  & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datac(!\f1|state.RD_READY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h3333333335353535;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N18
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N20
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y175_N0
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  & ( \f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h000000000000FFFF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y175_N1
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N36
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (!\f1|state.RD_READY~q  & ((\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [7]))) # (\f1|state.RD_READY~q  & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] ) )

	.dataa(!\f1|state.RD_READY~q ),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h0F0F0F0F1B1B1B1B;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N21
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N22
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N12
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = ( \f0|state.INIT~q  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  ) )

	.dataa(gnd),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h0000000033333333;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y175_N14
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N15
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \f1|state.RD_READY~q  & ( (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [8]))) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) ) ) # ( !\f1|state.RD_READY~q  & ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datae(gnd),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h00FF00FF05F505F5;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N24
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N25
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N45
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = ( \f0|state.INIT~q  & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y175_N46
dffeas \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y175_N42
twentynm_lcell_comb \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \f1|state.RD_READY~q  & ( (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [9]))) # (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8])) ) ) # ( !\f1|state.RD_READY~q  & ( 
// \in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] ) )

	.dataa(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datab(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h0F0F0F0F1D1D1D1D;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y175_N8
twentynm_ram_block \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [8]}),
	.portaaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N0
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( \raw_data_push~0_combout  & ( (!\f1|state.INIT~q ) # ((!\f1|state.RD_READY~q  & (!\f1|state.RF_FULL~q  & !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) 
// ) ) # ( !\raw_data_push~0_combout  & ( !\f1|state.INIT~q  ) )

	.dataa(!\f1|state.RD_READY~q ),
	.datab(!\f1|state.INIT~q ),
	.datac(!\f1|state.RF_FULL~q ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\raw_data_push~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'hCCCCCCCCECCCECCC;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N1
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N0
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( VCC ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q  ) + ( !VCC ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( VCC ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h0000FF000000FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N2
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N3
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FF0000000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N4
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N6
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF00005555;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N8
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N9
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FF0000000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N10
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N12
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N13
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X137_Y176_N17
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N15
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FF0000000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N16
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X137_Y176_N20
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N18
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF00003333;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N19
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N21
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N22
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N24
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FF0000000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N25
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N27
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FF0000000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N28
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N30
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N32
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N33
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N34
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N39
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \f1|state.INIT~q  & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\f1|state.INIT~q ),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000000000FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N40
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y176_N48
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f1|state.INIT~q  & !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h5500550055005500;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y176_N51
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = ( \f3|state.R_PUSH_INC~q  & ( (!\f1|state.INIT~q ) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) # ( !\f3|state.R_PUSH_INC~q  & ( 
// (!\f1|state.INIT~q ) # ((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f3b|state.R_FETCH~q ) # (\f3|state.R_PUSH~q )))) ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\f3b|state.R_FETCH~q ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\f3|state.R_PUSH_INC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 64'hAABFAABFAAFFAAFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y176_N50
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N42
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( \f3|state.R_PUSH_INC~q  & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]) ) ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( \f3|state.R_PUSH_INC~q  & ( (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]) # 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\f3|state.R_PUSH_INC~q  & ( (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & 
// ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.R_PUSH~q  & !\f3b|state.R_FETCH~q )))) ) ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\f3|state.R_PUSH_INC~q  & ( 
// ((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f3b|state.R_FETCH~q ) # (\f3|state.R_PUSH~q )))) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]) ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\f3b|state.R_FETCH~q ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(!\f3|state.R_PUSH_INC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h15FF00EA55FF00AA;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N0
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N54
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (!\f1|state.INIT~q ) # (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) ) ) # 
// ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hAAAAAAAAFFAAFFAA;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N2
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N57
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  & ( \f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000000055555555;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N58
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N48
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \f3b|state.R_FETCH~q  & ( \f3|state.R_PUSH_INC~q  & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) ) ) # ( 
// !\f3b|state.R_FETCH~q  & ( \f3|state.R_PUSH_INC~q  & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) ) ) # ( \f3b|state.R_FETCH~q  & ( !\f3|state.R_PUSH_INC~q  & ( 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) ) ) # ( !\f3b|state.R_FETCH~q  & ( !\f3|state.R_PUSH_INC~q  & ( (!\f3|state.R_PUSH~q  & (((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # 
// (\f3|state.R_PUSH~q  & ((!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])))) ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(!\f3b|state.R_FETCH~q ),
	.dataf(!\f3|state.R_PUSH_INC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h01FD05F505F505F5;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N3
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N5
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N15
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  & ( \f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0000000055555555;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y176_N17
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N6
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.R_PUSH~q  & 
// (!\f3b|state.R_FETCH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3b|state.R_FETCH~q )) # (\f3|state.R_PUSH~q ))) ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\f3b|state.R_FETCH~q ),
	.datad(!\f3|state.R_PUSH_INC~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00001555EAAAFFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N8
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N6
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FF0000000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N7
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N24
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  & ( \f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0000000055555555;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y176_N26
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N18
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q  & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] 
// ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q  & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\f3b|state.R_FETCH~q  & (!\f3|state.R_PUSH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q  & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [3] & ( (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3|state.R_PUSH~q )) # (\f3b|state.R_FETCH~q ))) ) ) )

	.dataa(!\f3b|state.R_FETCH~q ),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.R_PUSH_INC~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q ),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h0000070FF8F0FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N10
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N9
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N11
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N27
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (\f1|state.INIT~q  & \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0505050505050505;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y176_N28
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N21
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3b|state.R_FETCH~q  
// & (!\f3|state.R_PUSH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3|state.R_PUSH~q )) # (\f3b|state.R_FETCH~q ))) ) ) )

	.dataa(!\f3b|state.R_FETCH~q ),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h0000007FFF80FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N12
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N14
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N51
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  & ( \f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0000000055555555;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y176_N53
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N42
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3b|state.R_FETCH~q  
// & (!\f3|state.R_PUSH_INC~q  & !\f3|state.R_PUSH~q ))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH~q ) # (\f3|state.R_PUSH_INC~q )) # (\f3b|state.R_FETCH~q ))) ) ) )

	.dataa(!\f3b|state.R_FETCH~q ),
	.datab(!\f3|state.R_PUSH_INC~q ),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.R_PUSH~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h0000070FF8F0FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N15
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FF0000000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N16
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N48
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  & ( \f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0000000055555555;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y176_N49
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N3
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3b|state.R_FETCH~q  
// & (!\f3|state.R_PUSH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3|state.R_PUSH~q )) # (\f3b|state.R_FETCH~q ))) ) ) )

	.dataa(!\f3b|state.R_FETCH~q ),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h0000007FFF80FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N18
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FF0000000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N20
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N12
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  & ( \f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h0000000055555555;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y176_N13
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N0
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3b|state.R_FETCH~q  
// & (!\f3|state.R_PUSH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3|state.R_PUSH~q )) # (\f3b|state.R_FETCH~q ))) ) ) )

	.dataa(!\f3b|state.R_FETCH~q ),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.R_PUSH_INC~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h0000070FF8F0FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N22
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]~DUPLICATE .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N21
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N23
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N33
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (\f1|state.INIT~q  & \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h0055005500550055;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y176_N35
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N36
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3b|state.R_FETCH~q  
// & (!\f3|state.R_PUSH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3|state.R_PUSH~q )) # (\f3b|state.R_FETCH~q ))) ) ) )

	.dataa(!\f3b|state.R_FETCH~q ),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.R_PUSH_INC~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h0000070FF8F0FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N24
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  = CARRY(( GND ) + ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FF0000000000;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N25
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N30
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  & ( \f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h0000000055555555;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y176_N31
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N45
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3b|state.R_FETCH~q  
// & (!\f3|state.R_PUSH_INC~q  & !\f3|state.R_PUSH~q ))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH~q ) # (\f3|state.R_PUSH_INC~q )) # (\f3b|state.R_FETCH~q ))) ) ) )

	.dataa(!\f3b|state.R_FETCH~q ),
	.datab(!\f3|state.R_PUSH_INC~q ),
	.datac(!\f3|state.R_PUSH~q ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h0000007FFF80FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N27
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  = CARRY(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.cout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N28
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N57
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout  = (\f1|state.INIT~q  & \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .lut_mask = 64'h0505050505050505;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y176_N59
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N39
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3b|state.R_FETCH~q 
//  & (!\f3|state.R_PUSH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3|state.R_PUSH~q )) # (\f3b|state.R_FETCH~q ))) ) ) )

	.dataa(!\f3b|state.R_FETCH~q ),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .lut_mask = 64'h0000007FFF80FFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y176_N30
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout  = SUM(( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] ) + ( GND ) + ( 
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y176_N32
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N54
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout  & ( \f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .lut_mask = 64'h0000000055555555;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y176_N56
dffeas \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] .is_wysiwyg = "true";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y176_N9
twentynm_lcell_comb \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 (
// Equation(s):
// \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.R_PUSH~q  
// & (!\f3|state.R_PUSH_INC~q  & !\f3b|state.R_FETCH~q ))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3b|state.R_FETCH~q ) # (\f3|state.R_PUSH_INC~q )) # (\f3|state.R_PUSH~q ))) ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\f3b|state.R_FETCH~q ),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .extended_lut = "off";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .lut_mask = 64'h00001555EAAAFFFF;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y177_N3
twentynm_ram_block \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]}),
	.portaaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y175_N9
twentynm_ram_block \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [9]}),
	.portaaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y177_N4
twentynm_ram_block \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]}),
	.portaaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y175_N7
twentynm_ram_block \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [7]}),
	.portaaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y177_N2
twentynm_ram_block \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]}),
	.portaaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X136_Y174_N3
twentynm_lcell_comb \f3a|state~5 (
// Equation(s):
// \f3a|state~5_combout  = ( !\reset_reset~input_o  & ( !\f3a|Selector1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3a|Selector1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3a|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3a|state~5 .extended_lut = "off";
defparam \f3a|state~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \f3a|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y174_N5
dffeas \f3a|state.V_FETCH (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3a|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3a|state.V_FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3a|state.V_FETCH .is_wysiwyg = "true";
defparam \f3a|state.V_FETCH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y174_N48
twentynm_lcell_comb \f3a|Selector1~0 (
// Equation(s):
// \f3a|Selector1~0_combout  = ( \f3a|state.V_READY~q  & ( \f3|state.V_PUSH_INC~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) ) # ( !\f3a|state.V_READY~q  & ( \f3|state.V_PUSH_INC~q  & ( (\f3a|state.V_FETCH~q  & 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( \f3a|state.V_READY~q  & ( !\f3|state.V_PUSH_INC~q  & ( (!\f3|state.V_PUSH~q ) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( !\f3a|state.V_READY~q  
// & ( !\f3|state.V_PUSH_INC~q  & ( (\f3a|state.V_FETCH~q  & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\f3|state.V_PUSH~q ),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(!\f3a|state.V_READY~q ),
	.dataf(!\f3|state.V_PUSH_INC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3a|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3a|Selector1~0 .extended_lut = "off";
defparam \f3a|Selector1~0 .lut_mask = 64'h0505CFCF05050F0F;
defparam \f3a|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y174_N50
dffeas \f3a|state.V_READY (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3a|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3a|state.V_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3a|state.V_READY .is_wysiwyg = "true";
defparam \f3a|state.V_READY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y177_N54
twentynm_lcell_comb \f3|always1~1 (
// Equation(s):
// \f3|always1~1_combout  = ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \f3a|state.V_READY~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3a|state.V_READY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|always1~1 .extended_lut = "off";
defparam \f3|always1~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \f3|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N0
twentynm_lcell_comb \f3|Add0~1 (
// Equation(s):
// \f3|Add0~1_sumout  = SUM(( \f3|out_index [0] ) + ( VCC ) + ( !VCC ))
// \f3|Add0~2  = CARRY(( \f3|out_index [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f3|out_index [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\f3|Add0~1_sumout ),
	.cout(\f3|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \f3|Add0~1 .extended_lut = "off";
defparam \f3|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \f3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N30
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N9
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] & ( (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) ) ) )

	.dataa(gnd),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(gnd),
	.datae(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h3030000000000000;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y171_N25
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N3
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f0|state.INIT~q  & ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f0|state.INIT~q  & 
// ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  $ (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(!\f0|state.INIT~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h1233123302230223;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y171_N4
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N30
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = ( \f0|state.B_READY_VN~q  & ( (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) ) # ( 
// !\f0|state.B_READY_VN~q  & ( (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\f0|state.B_READY_VL~q  & !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\f0|state.B_READY_VL~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.B_READY_VN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 64'h20202020A0A0A0A0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N42
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00003333000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N45
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00003333000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y171_N46
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N48
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00003333000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y171_N50
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N51
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h00000F0F000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y171_N52
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N54
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h00003333000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y171_N56
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N57
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h00003333000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y171_N58
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N0
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [9] & ( (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h8000000000000000;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N48
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((!\f0|state.B_READY_VN~q  & !\f0|state.B_READY_VL~q )) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) )

	.dataa(!\f0|state.B_READY_VN~q ),
	.datab(!\f0|state.B_READY_VL~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 64'h00000000008F0000;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N24
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( 
// (\f0|state.INIT~q  & (((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout )) # 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))) ) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & 
// ( (\f0|state.INIT~q  & ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))) ) ) ) # ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( (\f0|state.INIT~q  & 
// ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) ) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( (\f0|state.INIT~q  & \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) ) ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datae(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 64'h0055505511555155;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y171_N26
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N54
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q  & ( 
// ((!\f0|state.B_READY_VN~q  & !\f0|state.B_READY_VL~q )) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q  & ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  $ (((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\f0|state.B_READY_VL~q ) # 
// (\f0|state.B_READY_VN~q ))))) ) ) )

	.dataa(!\f0|state.B_READY_VN~q ),
	.datab(!\f0|state.B_READY_VL~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h000000008F708F8F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N39
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & 
// (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'h4400440046024602;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N18
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & ((!\f0|state.INIT~q ) 
// # ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout )))) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h00FF00FF00EA00EA;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y171_N20
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N9
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = ( \f2|state.V_READY~q  & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) # ( !\f2|state.V_READY~q  & ( 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \f2|state.POP_64~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\f2|state.V_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N0
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout  = (!\f0|state.INIT~q ) # (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  $ (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout 
// ))

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(!\f0|state.INIT~q ),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hDDEEDDEEDDEEDDEE;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y171_N31
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N33
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y171_N34
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N36
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y171_N37
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N39
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00000F0F000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y171_N40
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X137_Y171_N44
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N12
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) ) )

	.dataa(gnd),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000030003;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N15
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & ( (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000050005;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y171_N24
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) ) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000000505;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N36
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout )) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h05FF05FF00000000;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y171_N38
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N33
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  = ( \f0|state.B_READY_VN~q  & ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) # ( !\f0|state.B_READY_VN~q  & ( 
// (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \f0|state.B_READY_VL~q ) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(!\f0|state.B_READY_VL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.B_READY_VN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h0A0A0A0AAAAAAAAA;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X131_Y172_N30
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N36
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( !\f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X131_Y172_N32
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X131_Y172_N33
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X131_Y172_N35
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X131_Y172_N36
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X131_Y172_N37
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X131_Y172_N39
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X131_Y172_N41
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X131_Y172_N42
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X131_Y172_N43
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X131_Y172_N45
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X131_Y172_N47
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X131_Y172_N48
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X131_Y172_N50
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X131_Y172_N51
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X131_Y172_N52
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X131_Y172_N54
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X131_Y172_N55
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X131_Y172_N57
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X131_Y172_N59
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N45
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \f0|state.INIT~q  & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y171_N46
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N12
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f0|state.INIT~q  & !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h3300330033003300;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N15
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \f2|state.V_READY~q  & ( (!\f0|state.INIT~q ) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) # ( !\f2|state.V_READY~q  & ( (!\f0|state.INIT~q ) # 
// ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \f2|state.POP_64~q )) ) )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\f2|state.V_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCCCFCCCFCFCFCFCF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y171_N14
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N42
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\f2|state.V_READY~q  & ((!\f2|state.POP_64~q  & 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0])) # (\f2|state.POP_64~q  & ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))))) # (\f2|state.V_READY~q  & 
// (((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )))) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datab(!\f2|state.V_READY~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h5555555574F074F0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y172_N0
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y171_N6
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (!\f0|state.INIT~q ) # ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hF0FAF0FAF0FAF0FA;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y172_N2
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N36
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h000F000F000F000F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y172_N38
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N39
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \f2|state.POP_64~q  & ( (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) ) # ( !\f2|state.POP_64~q  & ( (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\f2|state.V_READY~q  & ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # 
// (\f2|state.V_READY~q  & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])))) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(!\f2|state.V_READY~q ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\f2|state.POP_64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h01FB01FB11BB11BB;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y172_N3
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y172_N4
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N30
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (\f0|state.INIT~q  & \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h000F000F000F000F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y172_N32
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N33
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f2|state.POP_64~q  & 
// !\f2|state.V_READY~q ))) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f2|state.V_READY~q ) # (\f2|state.POP_64~q )))) ) )

	.dataa(!\f2|state.POP_64~q ),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(!\f2|state.V_READY~q ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00130013FFB3FFB3;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y172_N6
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y172_N8
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N57
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h000F000F000F000F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y172_N58
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N54
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \f2|state.POP_64~q  & ( (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) # 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) ) ) # ( !\f2|state.POP_64~q  & ( (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3])))) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\f2|state.V_READY~q  & ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) # 
// (\f2|state.V_READY~q  & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])))) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f2|state.V_READY~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(!\f2|state.POP_64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h01EF01EF05AF05AF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y172_N9
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y172_N11
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N21
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h000F000F000F000F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y172_N23
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N18
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f2|state.POP_64~q  & 
// !\f2|state.V_READY~q ))) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f2|state.V_READY~q ) # (\f2|state.POP_64~q )))) ) )

	.dataa(!\f2|state.POP_64~q ),
	.datab(!\f2|state.V_READY~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00070007FF8FFF8F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N45
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h000F000F000F000F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y172_N46
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y172_N12
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y172_N14
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N42
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\f2|state.V_READY~q ) # (\f2|state.POP_64~q )))) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f2|state.POP_64~q  & !\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.POP_64~q ),
	.datab(!\f2|state.V_READY~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00F800F807FF07FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N51
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  & ( \f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0000000000FF00FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y172_N52
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y172_N15
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y172_N16
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N48
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\f2|state.V_READY~q ) # (\f2|state.POP_64~q )))) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f2|state.POP_64~q  & !\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.POP_64~q ),
	.datab(!\f2|state.V_READY~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00F800F807FF07FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y172_N18
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y172_N20
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N9
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h000F000F000F000F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y172_N10
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N6
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f2|state.POP_64~q  & 
// !\f2|state.V_READY~q ))) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f2|state.V_READY~q ) # (\f2|state.POP_64~q )))) ) )

	.dataa(!\f2|state.POP_64~q ),
	.datab(!\f2|state.V_READY~q ),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h00070007FF8FFF8F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N24
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  & ( \f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y172_N26
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y172_N21
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y172_N23
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N27
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\f2|state.V_READY~q ) # (\f2|state.POP_64~q )))) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ((!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f2|state.POP_64~q  & !\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.POP_64~q ),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datac(!\f2|state.V_READY~q ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h33203320337F337F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N0
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h000F000F000F000F;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y172_N2
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y172_N24
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y172_N26
dffeas \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y172_N3
twentynm_lcell_comb \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \f2|state.POP_64~q  & ( (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9])) # 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]))) ) ) # ( !\f2|state.POP_64~q  & ( (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9])) # (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\f2|state.V_READY~q  & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9])) # 
// (\f2|state.V_READY~q  & ((\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]))))) ) )

	.dataa(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datac(!\f2|state.V_READY~q ),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\f2|state.POP_64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h3237323722772277;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y172_N0
twentynm_ram_block \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [0]}),
	.portaaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N0
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( VCC ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( !VCC ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( VCC ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h0000FF000000FFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N48
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( !\f2|state.INIT~q  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f2|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N1
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X133_Y174_N4
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N3
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q  ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q  ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N5
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N6
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N8
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X133_Y174_N10
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N9
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N11
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X133_Y174_N13
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N12
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N14
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N15
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N16
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N18
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N19
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X133_Y174_N22
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N21
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N23
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N24
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N26
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N27
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N29
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X133_Y174_N32
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N30
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N31
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y174_N33
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y174_N34
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X136_Y173_N13
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y173_N12
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f2|state.INIT~q  & 
// ((!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) # (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))) ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f2|state.INIT~q  & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout )) ) ) ) 
// # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \f2|state.INIT~q  ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f2|state.INIT~q  & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  $ (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) ) 
// ) )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h0330333303003303;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y173_N14
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N0
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( VCC ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE_q  ) + ( !VCC ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( VCC ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h0000FF000000FFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N48
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (!\f2|state.INIT~q ) # 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (!\f2|state.INIT~q ) # 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f2|state.INIT~q ),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hF0FFF0FFFFF0FFF0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N1
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N3
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h000000FF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N4
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N6
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h000000FF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N8
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N9
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h000000FF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N10
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N12
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h000000FF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N13
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N15
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h000000FF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N16
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N18
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h000000FF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N20
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N21
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h000000FF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N22
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N24
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h0000FF000000CCCC;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N26
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N27
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h000000FF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N28
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N30
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .lut_mask = 64'h000000FF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N32
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N33
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] ) + ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .lut_mask = 64'h000000FF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N34
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N54
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10])) ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datad(gnd),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h8080000000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y173_N2
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N45
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h8800880000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N39
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0]))) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h0000000002000200;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y173_N48
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (\f2|state.INIT~q  & 
// ((\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ) # (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))) ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & (\f2|state.INIT~q  & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout 
// )) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (\f2|state.INIT~q  & 
// ((!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q ))) ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & (\f2|state.INIT~q  & 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q )) ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(!\f2|state.INIT~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q ),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'h1010323200221133;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y173_N50
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y173_N9
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (\f2|state.INIT~q  & 
// ((!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (\f2|state.INIT~q  & ((!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) ) ) ) 
// # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (\f2|state.INIT~q  & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0030000033303330;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y173_N11
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N57
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  & ( \f2|state.INIT~q  ) )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h0000333300003333;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y173_N58
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N15
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f2|state.INIT~q  & !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(gnd),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h3300330033003300;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N12
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \f3|state.V_PUSH~q  & ( (!\f2|state.INIT~q ) # (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) # ( !\f3|state.V_PUSH~q  & ( (!\f2|state.INIT~q ) # 
// ((\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f3a|state.V_FETCH~q ) # (\f3|state.V_PUSH_INC~q )))) ) )

	.dataa(!\f3|state.V_PUSH_INC~q ),
	.datab(!\f2|state.INIT~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3a|state.V_FETCH~q ),
	.datae(gnd),
	.dataf(!\f3|state.V_PUSH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCDCFCDCFCFCFCFCF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y173_N17
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N42
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3a|state.V_FETCH~q  & (!\f3|state.V_PUSH_INC~q  & !\f3|state.V_PUSH~q ))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH~q ) # (\f3|state.V_PUSH_INC~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\f3|state.V_PUSH_INC~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.V_PUSH~q ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h070FFFFF0000F8F0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N0
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N3
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \f2|state.INIT~q  & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) ) ) # ( 
// !\f2|state.INIT~q  )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f2|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hFFFFFFFF0A0A0A0A;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N2
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N6
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = (\f2|state.INIT~q  & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0303030303030303;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y173_N7
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N51
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \f3a|state.V_FETCH~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]) ) ) ) # ( !\f3a|state.V_FETCH~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (((!\f3|state.V_PUSH~q  & !\f3|state.V_PUSH_INC~q )) # (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) ) ) # ( \f3a|state.V_FETCH~q  & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]) ) ) ) # ( 
// !\f3a|state.V_FETCH~q  & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & 
// ((\f3|state.V_PUSH_INC~q ) # (\f3|state.V_PUSH~q )))) ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(!\f3|state.V_PUSH~q ),
	.datad(!\f3|state.V_PUSH_INC~q ),
	.datae(!\f3a|state.V_FETCH~q ),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h01111111FBBBBBBB;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N4
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N3
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q  ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q  ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N5
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N51
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \f2|state.INIT~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datad(gnd),
	.datae(!\f2|state.INIT~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y173_N52
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N18
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( \f3|state.V_PUSH_INC~q  & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) 
// # (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]) ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( \f3|state.V_PUSH_INC~q  & ( 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// !\f3|state.V_PUSH_INC~q  & ( ((!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3a|state.V_FETCH~q  & !\f3|state.V_PUSH~q ))) # (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]) ) ) ) # ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( !\f3|state.V_PUSH_INC~q  & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  
// & ((\f3|state.V_PUSH~q ) # (\f3a|state.V_FETCH~q )))) ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(!\f3a|state.V_FETCH~q ),
	.datac(!\f3|state.V_PUSH~q ),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.dataf(!\f3|state.V_PUSH_INC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h0015FFD50055FF55;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N6
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N8
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N30
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (\f2|state.INIT~q  & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0303030303030303;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y173_N32
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N36
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \f3a|state.V_FETCH~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]) ) ) ) # ( !\f3a|state.V_FETCH~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// ((!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.V_PUSH~q  & !\f3|state.V_PUSH_INC~q ))) # (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]) ) ) ) # ( \f3a|state.V_FETCH~q  & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( 
// !\f3a|state.V_FETCH~q  & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\f3|state.V_PUSH_INC~q ) # (\f3|state.V_PUSH~q )))) ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(!\f3|state.V_PUSH~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.V_PUSH_INC~q ),
	.datae(!\f3a|state.V_FETCH~q ),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h01050505FDF5F5F5;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N10
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N9
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE_q  ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE_q  ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N11
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N24
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  & ( \f2|state.INIT~q  ) )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0000000033333333;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y173_N26
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N21
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] ) ) # ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3a|state.V_FETCH~q  
// & (!\f3|state.V_PUSH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH_INC~q ) # (\f3|state.V_PUSH~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f3a|state.V_FETCH~q ),
	.datac(!\f3|state.V_PUSH~q ),
	.datad(!\f3|state.V_PUSH_INC~q ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00001555EAAAFFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N14
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N12
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N13
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N27
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (\f2|state.INIT~q  & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0303030303030303;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y173_N29
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N9
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] 
// ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\f3|state.V_PUSH~q  & (!\f3a|state.V_FETCH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q  & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [5] & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH_INC~q ) # (\f3a|state.V_FETCH~q )) # (\f3|state.V_PUSH~q ))) ) ) )

	.dataa(!\f3|state.V_PUSH~q ),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3a|state.V_FETCH~q ),
	.datad(!\f3|state.V_PUSH_INC~q ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q ),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00001333ECCCFFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N15
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N16
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N24
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (\f2|state.INIT~q  & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0303030303030303;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y173_N26
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N0
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] ) ) # ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.V_PUSH~q  & 
// (!\f3a|state.V_FETCH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH_INC~q ) # (\f3a|state.V_FETCH~q )) # (\f3|state.V_PUSH~q ))) ) ) )

	.dataa(!\f3|state.V_PUSH~q ),
	.datab(!\f3a|state.V_FETCH~q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h0000007FFF80FFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N18
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N20
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N33
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  & ( \f2|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f2|state.INIT~q ),
	.datad(gnd),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h00000F0F00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y173_N35
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N3
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] ) ) # ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.V_PUSH~q  & 
// (!\f3a|state.V_FETCH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH_INC~q ) # (\f3a|state.V_FETCH~q )) # (\f3|state.V_PUSH~q ))) ) ) )

	.dataa(!\f3|state.V_PUSH~q ),
	.datab(!\f3a|state.V_FETCH~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.V_PUSH_INC~q ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h0000070FF8F0FFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N12
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  & ( \f2|state.INIT~q  ) )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h0000000033333333;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y173_N13
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N21
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( GND ) + ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FF0000000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N23
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N54
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) ) # ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH_INC~q 
// ) # (\f3a|state.V_FETCH~q )) # (\f3|state.V_PUSH~q ))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.V_PUSH~q  & (!\f3a|state.V_FETCH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) )

	.dataa(!\f3|state.V_PUSH~q ),
	.datab(!\f3a|state.V_FETCH~q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h0000FF80007FFFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N24
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N26
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N36
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = ( \f2|state.INIT~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\f2|state.INIT~q ),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h000000000000FFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y173_N37
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N45
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \f3a|state.V_FETCH~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]) ) ) ) # ( !\f3a|state.V_FETCH~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (((!\f3|state.V_PUSH_INC~q  & !\f3|state.V_PUSH~q )) # (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8])) ) ) ) # ( \f3a|state.V_FETCH~q  & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]) ) ) ) # ( 
// !\f3a|state.V_FETCH~q  & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & 
// ((\f3|state.V_PUSH~q ) # (\f3|state.V_PUSH_INC~q )))) ) ) )

	.dataa(!\f3|state.V_PUSH_INC~q ),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datad(!\f3|state.V_PUSH~q ),
	.datae(!\f3a|state.V_FETCH~q ),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h01030303EFCFCFCF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N27
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  = CARRY(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.cout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N28
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N15
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout  & ( \f2|state.INIT~q  ) )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .lut_mask = 64'h0000000033333333;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y173_N17
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y173_N6
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] ) ) # ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.V_PUSH~q  
// & (!\f3|state.V_PUSH_INC~q  & !\f3a|state.V_FETCH~q ))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3a|state.V_FETCH~q ) # (\f3|state.V_PUSH_INC~q )) # (\f3|state.V_PUSH~q ))) ) ) )

	.dataa(!\f3|state.V_PUSH~q ),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\f3a|state.V_FETCH~q ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .lut_mask = 64'h00001333ECCCFFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y173_N30
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout  = SUM(( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] ) + ( GND ) + ( 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y173_N31
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N33
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout  = (\f2|state.INIT~q  & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .lut_mask = 64'h0303030303030303;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y173_N35
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N18
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] ) ) # ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\f3a|state.V_FETCH~q  & (!\f3|state.V_PUSH_INC~q  & !\f3|state.V_PUSH~q ))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH~q ) # (\f3|state.V_PUSH_INC~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f3a|state.V_FETCH~q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\f3|state.V_PUSH~q ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .lut_mask = 64'h00001555EAAAFFFF;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y174_N0
twentynm_ram_block \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]}),
	.portaaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y175_N12
twentynm_lcell_comb \f3|Equal3~0 (
// Equation(s):
// \f3|Equal3~0_combout  = ( \f3|Add0~1_sumout  & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) ) # ( !\f3|Add0~1_sumout  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(gnd),
	.dataf(!\f3|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal3~0 .extended_lut = "off";
defparam \f3|Equal3~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \f3|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y172_N6
twentynm_ram_block \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [6]}),
	.portaaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y173_N4
twentynm_ram_block \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]}),
	.portaaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y172_N4
twentynm_ram_block \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [4]}),
	.portaaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y174_N1
twentynm_ram_block \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]}),
	.portaaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y172_N5
twentynm_ram_block \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [5]}),
	.portaaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y173_N3
twentynm_ram_block \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]}),
	.portaaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y175_N6
twentynm_lcell_comb \f3|varint_eq_next~2 (
// Equation(s):
// \f3|varint_eq_next~2_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \f3|Add0~21_sumout  & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (!\f3|Add0~25_sumout  & (!\f3|Add0~17_sumout  $ 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])))) # (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (\f3|Add0~25_sumout  & (!\f3|Add0~17_sumout  $ 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])))) ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\f3|Add0~21_sumout  & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & 
// (!\f3|Add0~25_sumout  & (!\f3|Add0~17_sumout  $ (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])))) # (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (\f3|Add0~25_sumout  & (!\f3|Add0~17_sumout  $ 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4])))) ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datab(!\f3|Add0~17_sumout ),
	.datac(!\f3|Add0~25_sumout ),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.dataf(!\f3|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|varint_eq_next~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|varint_eq_next~2 .extended_lut = "off";
defparam \f3|varint_eq_next~2 .lut_mask = 64'h8421000000008421;
defparam \f3|varint_eq_next~2 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y172_N9
twentynm_ram_block \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [9]}),
	.portaaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y174_N4
twentynm_ram_block \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]}),
	.portaaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y172_N8
twentynm_ram_block \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [8]}),
	.portaaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y174_N3
twentynm_ram_block \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]}),
	.portaaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y172_N7
twentynm_ram_block \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [7]}),
	.portaaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y174_N2
twentynm_ram_block \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]}),
	.portaaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X136_Y175_N4
dffeas \f3|out_index[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f3|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f3|out_index_ld~0_combout ),
	.sload(vcc),
	.ena(\f3|out_index[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out_index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out_index[8] .is_wysiwyg = "true";
defparam \f3|out_index[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N21
twentynm_lcell_comb \f3|Add0~5 (
// Equation(s):
// \f3|Add0~5_sumout  = SUM(( GND ) + ( \f3|out_index [7] ) + ( \f3|Add0~26  ))
// \f3|Add0~6  = CARRY(( GND ) + ( \f3|out_index [7] ) + ( \f3|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f3|out_index [7]),
	.datag(gnd),
	.cin(\f3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f3|Add0~5_sumout ),
	.cout(\f3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \f3|Add0~5 .extended_lut = "off";
defparam \f3|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \f3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N24
twentynm_lcell_comb \f3|Add0~9 (
// Equation(s):
// \f3|Add0~9_sumout  = SUM(( GND ) + ( \f3|out_index [8] ) + ( \f3|Add0~6  ))
// \f3|Add0~10  = CARRY(( GND ) + ( \f3|out_index [8] ) + ( \f3|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f3|out_index [8]),
	.datag(gnd),
	.cin(\f3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f3|Add0~9_sumout ),
	.cout(\f3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \f3|Add0~9 .extended_lut = "off";
defparam \f3|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \f3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N54
twentynm_lcell_comb \f3|varint_eq_next~1 (
// Equation(s):
// \f3|varint_eq_next~1_combout  = ( \f3|Add0~13_sumout  & ( \f3|Add0~9_sumout  & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] $ (\f3|Add0~5_sumout )))) ) ) ) # ( !\f3|Add0~13_sumout  & ( \f3|Add0~9_sumout  & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] $ (\f3|Add0~5_sumout )))) ) ) ) # ( \f3|Add0~13_sumout  & ( !\f3|Add0~9_sumout  & ( 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] $ (\f3|Add0~5_sumout )))) ) ) ) # ( 
// !\f3|Add0~13_sumout  & ( !\f3|Add0~9_sumout  & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] $ (\f3|Add0~5_sumout )))) ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(!\f3|Add0~5_sumout ),
	.datae(!\f3|Add0~13_sumout ),
	.dataf(!\f3|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|varint_eq_next~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|varint_eq_next~1 .extended_lut = "off";
defparam \f3|varint_eq_next~1 .lut_mask = 64'h8008400420021001;
defparam \f3|varint_eq_next~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y174_N6
twentynm_lcell_comb \f3|Equal2~0 (
// Equation(s):
// \f3|Equal2~0_combout  = ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( \f3|out_index [9] ) ) # ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( !\f3|out_index [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.dataf(!\f3|out_index [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal2~0 .extended_lut = "off";
defparam \f3|Equal2~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \f3|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y175_N1
twentynm_ram_block \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [1]}),
	.portaaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y175_N2
twentynm_ram_block \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [2]}),
	.portaaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y175_N0
twentynm_ram_block \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [0]}),
	.portaaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y175_N18
twentynm_lcell_comb \f3|varint_eq_next~4 (
// Equation(s):
// \f3|varint_eq_next~4_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (\f3|out_index [2] & (\f3|out_index [0] & (!\f3|out_index [1] $ 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])))) ) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f3|out_index [2] & 
// (\f3|out_index [0] & (!\f3|out_index [1] $ (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])))) ) ) ) # ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (\f3|out_index [2] & (!\f3|out_index [0] & (!\f3|out_index [1] $ (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])))) ) ) ) # ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f3|out_index [2] & (!\f3|out_index [0] & (!\f3|out_index [1] $ 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1])))) ) ) )

	.dataa(!\f3|out_index [2]),
	.datab(!\f3|out_index [1]),
	.datac(!\f3|out_index [0]),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|varint_eq_next~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|varint_eq_next~4 .extended_lut = "off";
defparam \f3|varint_eq_next~4 .lut_mask = 64'h8020401008020401;
defparam \f3|varint_eq_next~4 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y175_N3
twentynm_ram_block \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [3]}),
	.portaaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y175_N5
twentynm_ram_block \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [5]}),
	.portaaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y175_N4
twentynm_ram_block \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [4]}),
	.portaaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y175_N0
twentynm_lcell_comb \f3|varint_eq_next~5 (
// Equation(s):
// \f3|varint_eq_next~5_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (\f3|out_index [4] & (\f3|out_index [5] & (!\f3|out_index [3] $ 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (\f3|out_index [4] & 
// (!\f3|out_index [5] & (!\f3|out_index [3] $ (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\f3|out_index [4] & (\f3|out_index [5] & (!\f3|out_index [3] $ (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\f3|out_index [4] & (!\f3|out_index [5] & (!\f3|out_index [3] $ 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) )

	.dataa(!\f3|out_index [4]),
	.datab(!\f3|out_index [3]),
	.datac(!\f3|out_index [5]),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|varint_eq_next~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|varint_eq_next~5 .extended_lut = "off";
defparam \f3|varint_eq_next~5 .lut_mask = 64'h8020080240100401;
defparam \f3|varint_eq_next~5 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y175_N6
twentynm_ram_block \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [6]}),
	.portaaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "raw_data_in_index:in4|raw_data_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 1023;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 10;
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N48
twentynm_lcell_comb \f3|varint_eq_next~3 (
// Equation(s):
// \f3|varint_eq_next~3_combout  = ( \f3|out_index [6] & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (\f3|out_index [7] & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (!\f3|out_index [8] $ 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])))) ) ) ) # ( !\f3|out_index [6] & ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (\f3|out_index [7] & 
// (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (!\f3|out_index [8] $ (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])))) ) ) ) # ( \f3|out_index [6] & ( 
// !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\f3|out_index [7] & (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (!\f3|out_index [8] $ (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [8])))) ) ) ) # ( !\f3|out_index [6] & ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\f3|out_index [7] & (!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (!\f3|out_index [8] $ 
// (\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])))) ) ) )

	.dataa(!\f3|out_index [7]),
	.datab(!\f3|out_index [8]),
	.datac(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(!\f3|out_index [6]),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|varint_eq_next~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|varint_eq_next~3 .extended_lut = "off";
defparam \f3|varint_eq_next~3 .lut_mask = 64'h8020080240100401;
defparam \f3|varint_eq_next~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N54
twentynm_lcell_comb \f3|varint_eq_next~6 (
// Equation(s):
// \f3|varint_eq_next~6_combout  = ( \f3|varint_eq_next~5_combout  & ( \f3|varint_eq_next~3_combout  & ( (\f1|state.INIT~q  & (!\f1|state.RD_READY~q  & (!\f3|Equal2~0_combout  & \f3|varint_eq_next~4_combout ))) ) ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\f3|Equal2~0_combout ),
	.datad(!\f3|varint_eq_next~4_combout ),
	.datae(!\f3|varint_eq_next~5_combout ),
	.dataf(!\f3|varint_eq_next~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|varint_eq_next~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|varint_eq_next~6 .extended_lut = "off";
defparam \f3|varint_eq_next~6 .lut_mask = 64'h0000000000000040;
defparam \f3|varint_eq_next~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N30
twentynm_lcell_comb \f3|always1~2 (
// Equation(s):
// \f3|always1~2_combout  = ( \f3|varint_eq_next~1_combout  & ( !\f3|varint_eq_next~6_combout  & ( (!\f3|Equal3~0_combout  & (\f3|always1~1_combout  & (\f3|varint_eq_next~2_combout  & \f3|varint_eq_next~7_combout ))) ) ) )

	.dataa(!\f3|Equal3~0_combout ),
	.datab(!\f3|always1~1_combout ),
	.datac(!\f3|varint_eq_next~2_combout ),
	.datad(!\f3|varint_eq_next~7_combout ),
	.datae(!\f3|varint_eq_next~1_combout ),
	.dataf(!\f3|varint_eq_next~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|always1~2 .extended_lut = "off";
defparam \f3|always1~2 .lut_mask = 64'h0000000200000000;
defparam \f3|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y177_N0
twentynm_ram_block \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]}),
	.portaaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N39
twentynm_lcell_comb \f3|Equal6~0 (
// Equation(s):
// \f3|Equal6~0_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( !\f3|Add0~1_sumout  ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \f3|Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal6~0 .extended_lut = "off";
defparam \f3|Equal6~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \f3|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y174_N54
twentynm_lcell_comb \f3|raw_data_eq_next~2 (
// Equation(s):
// \f3|raw_data_eq_next~2_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( (\f3|out_index [8] & (!\f3|out_index [9] $ (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]))) ) ) # ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( (!\f3|out_index [8] & (!\f3|out_index [9] $ (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]))) ) )

	.dataa(!\f3|out_index [9]),
	.datab(gnd),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(!\f3|out_index [8]),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|raw_data_eq_next~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|raw_data_eq_next~2 .extended_lut = "off";
defparam \f3|raw_data_eq_next~2 .lut_mask = 64'hA500A50000A500A5;
defparam \f3|raw_data_eq_next~2 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y176_N3
twentynm_ram_block \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]}),
	.portaaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y176_N4
twentynm_ram_block \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]}),
	.portaaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y177_N1
twentynm_ram_block \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]}),
	.portaaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~DUPLICATE_q ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y175_N54
twentynm_lcell_comb \f3|raw_data_eq_next~1 (
// Equation(s):
// \f3|raw_data_eq_next~1_combout  = ( \f3|Add0~25_sumout  & ( \f3|Add0~17_sumout  & ( (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] $ (\f3|Add0~21_sumout )))) ) ) ) # ( !\f3|Add0~25_sumout  & ( \f3|Add0~17_sumout  & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] $ (\f3|Add0~21_sumout )))) ) ) ) # ( \f3|Add0~25_sumout  & ( !\f3|Add0~17_sumout  & ( 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] $ (\f3|Add0~21_sumout )))) ) ) ) # ( 
// !\f3|Add0~25_sumout  & ( !\f3|Add0~17_sumout  & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] $ (\f3|Add0~21_sumout )))) ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(!\f3|Add0~21_sumout ),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(!\f3|Add0~25_sumout ),
	.dataf(!\f3|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|raw_data_eq_next~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|raw_data_eq_next~1 .extended_lut = "off";
defparam \f3|raw_data_eq_next~1 .lut_mask = 64'h8400210000840021;
defparam \f3|raw_data_eq_next~1 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y176_N2
twentynm_ram_block \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]}),
	.portaaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y176_N0
twentynm_ram_block \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]}),
	.portaaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y176_N1
twentynm_ram_block \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]}),
	.portaaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "raw_data_out_index:out3|raw_data_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 12;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 4095;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 10;
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y175_N24
twentynm_lcell_comb \f3|raw_data_eq_next~6 (
// Equation(s):
// \f3|raw_data_eq_next~6_combout  = ( \f3|Add0~33_sumout  & ( \f3|Add0~37_sumout  & ( (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (\f3|Add0~29_sumout )))) ) ) ) # ( !\f3|Add0~33_sumout  & ( \f3|Add0~37_sumout  & ( (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (\f3|Add0~29_sumout )))) ) ) ) # ( \f3|Add0~33_sumout  & ( !\f3|Add0~37_sumout  & ( 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (\f3|Add0~29_sumout )))) ) ) ) # ( 
// !\f3|Add0~33_sumout  & ( !\f3|Add0~37_sumout  & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (\f3|Add0~29_sumout )))) ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\f3|Add0~29_sumout ),
	.datae(!\f3|Add0~33_sumout ),
	.dataf(!\f3|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|raw_data_eq_next~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|raw_data_eq_next~6 .extended_lut = "off";
defparam \f3|raw_data_eq_next~6 .lut_mask = 64'h8020080240100401;
defparam \f3|raw_data_eq_next~6 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y172_N2
twentynm_ram_block \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [2]}),
	.portaaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X134_Y172_N3
twentynm_ram_block \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [3]}),
	.portaaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y174_N48
twentynm_lcell_comb \f3|raw_data_eq_next~4 (
// Equation(s):
// \f3|raw_data_eq_next~4_combout  = ( \f3|out_index [3] & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (\f3|out_index [4] & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (!\f3|out_index [2] $ 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))) ) ) ) # ( !\f3|out_index [3] & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (\f3|out_index [4] & 
// (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (!\f3|out_index [2] $ (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))) ) ) ) # ( \f3|out_index [3] & ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\f3|out_index [4] & (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (!\f3|out_index [2] $ (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [2])))) ) ) ) # ( !\f3|out_index [3] & ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\f3|out_index [4] & (!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (!\f3|out_index [2] $ 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))) ) ) )

	.dataa(!\f3|out_index [2]),
	.datab(!\f3|out_index [4]),
	.datac(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(!\f3|out_index [3]),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|raw_data_eq_next~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|raw_data_eq_next~4 .extended_lut = "off";
defparam \f3|raw_data_eq_next~4 .lut_mask = 64'h8400008421000021;
defparam \f3|raw_data_eq_next~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y174_N0
twentynm_lcell_comb \f3|Equal5~0 (
// Equation(s):
// \f3|Equal5~0_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( !\f3|out_index [0] ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \f3|out_index [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3|out_index [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal5~0 .extended_lut = "off";
defparam \f3|Equal5~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \f3|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y172_N1
twentynm_ram_block \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|index [1]}),
	.portaaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "varint_in_index:in1|varint_in_index_fifo_160_kjjiney:fifo_0|scfifo:scfifo_component|scfifo_en91:auto_generated|a_dpfifo_1f91:dpfifo|altsyncram_shn1:FIFOram|ALTSYNCRAM";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 1023;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 10;
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y174_N15
twentynm_lcell_comb \f3|Equal5~1 (
// Equation(s):
// \f3|Equal5~1_combout  = ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \f3|out_index [1] ) ) # ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( !\f3|out_index [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\f3|out_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal5~1 .extended_lut = "off";
defparam \f3|Equal5~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \f3|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y174_N42
twentynm_lcell_comb \f3|raw_data_eq_next~3 (
// Equation(s):
// \f3|raw_data_eq_next~3_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (\f3|out_index [6] & (\f3|out_index [7] & (!\f3|out_index [5] $ 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\f3|out_index [6] & 
// (\f3|out_index [7] & (!\f3|out_index [5] $ (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) ) # ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (\f3|out_index [6] & (!\f3|out_index [7] & (!\f3|out_index [5] $ (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) ) # ( 
// !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\f3|out_index [6] & (!\f3|out_index [7] & (!\f3|out_index [5] $ 
// (\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) )

	.dataa(!\f3|out_index [6]),
	.datab(!\f3|out_index [7]),
	.datac(!\f3|out_index [5]),
	.datad(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|raw_data_eq_next~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|raw_data_eq_next~3 .extended_lut = "off";
defparam \f3|raw_data_eq_next~3 .lut_mask = 64'h8008400420021001;
defparam \f3|raw_data_eq_next~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y174_N54
twentynm_lcell_comb \f3|raw_data_eq_next~5 (
// Equation(s):
// \f3|raw_data_eq_next~5_combout  = ( !\f3|Equal5~1_combout  & ( \f3|raw_data_eq_next~3_combout  & ( (!\f2|state.V_READY~q  & (\f2|state.INIT~q  & (\f3|raw_data_eq_next~4_combout  & !\f3|Equal5~0_combout ))) ) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\f2|state.INIT~q ),
	.datac(!\f3|raw_data_eq_next~4_combout ),
	.datad(!\f3|Equal5~0_combout ),
	.datae(!\f3|Equal5~1_combout ),
	.dataf(!\f3|raw_data_eq_next~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|raw_data_eq_next~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|raw_data_eq_next~5 .extended_lut = "off";
defparam \f3|raw_data_eq_next~5 .lut_mask = 64'h0000000002000000;
defparam \f3|raw_data_eq_next~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N0
twentynm_lcell_comb \f3|raw_data_eq_next~7 (
// Equation(s):
// \f3|raw_data_eq_next~7_combout  = ( \f3|raw_data_eq_next~0_combout  & ( \f3|raw_data_eq_next~5_combout  & ( (!\f3|Equal6~0_combout  & (!\f3|raw_data_eq_next~2_combout  & (\f3|raw_data_eq_next~1_combout  & \f3|raw_data_eq_next~6_combout ))) ) ) ) # ( 
// \f3|raw_data_eq_next~0_combout  & ( !\f3|raw_data_eq_next~5_combout  & ( (!\f3|Equal6~0_combout  & (\f3|raw_data_eq_next~1_combout  & \f3|raw_data_eq_next~6_combout )) ) ) )

	.dataa(!\f3|Equal6~0_combout ),
	.datab(!\f3|raw_data_eq_next~2_combout ),
	.datac(!\f3|raw_data_eq_next~1_combout ),
	.datad(!\f3|raw_data_eq_next~6_combout ),
	.datae(!\f3|raw_data_eq_next~0_combout ),
	.dataf(!\f3|raw_data_eq_next~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|raw_data_eq_next~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|raw_data_eq_next~7 .extended_lut = "off";
defparam \f3|raw_data_eq_next~7 .lut_mask = 64'h0000000A00000008;
defparam \f3|raw_data_eq_next~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N39
twentynm_lcell_comb \f3|Equal4~0 (
// Equation(s):
// \f3|Equal4~0_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( !\f3|out_index [9] ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( \f3|out_index [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3|out_index [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal4~0 .extended_lut = "off";
defparam \f3|Equal4~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \f3|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N6
twentynm_lcell_comb \f3|Equal4~2 (
// Equation(s):
// \f3|Equal4~2_combout  = ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (\f3|out_index [1] & (\f3|out_index [0] & (!\f3|out_index [2] $ 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))) ) ) ) # ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f3|out_index [1] & 
// (\f3|out_index [0] & (!\f3|out_index [2] $ (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))) ) ) ) # ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (\f3|out_index [1] & (!\f3|out_index [0] & (!\f3|out_index [2] $ (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))) ) ) ) # ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f3|out_index [1] & (!\f3|out_index [0] & (!\f3|out_index [2] $ 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))) ) ) )

	.dataa(!\f3|out_index [1]),
	.datab(!\f3|out_index [2]),
	.datac(!\f3|out_index [0]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datae(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal4~2 .extended_lut = "off";
defparam \f3|Equal4~2 .lut_mask = 64'h8020401008020401;
defparam \f3|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N42
twentynm_lcell_comb \f3|Equal4~1 (
// Equation(s):
// \f3|Equal4~1_combout  = ( \f3|out_index [8] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (\f3|out_index [7] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] $ (\f3|out_index [6])))) ) ) ) # ( !\f3|out_index [8] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (\f3|out_index [7] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] $ (\f3|out_index [6])))) ) ) ) # ( \f3|out_index [8] & ( 
// !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\f3|out_index [7] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] $ (\f3|out_index 
// [6])))) ) ) ) # ( !\f3|out_index [8] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\f3|out_index [7] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] $ (\f3|out_index [6])))) ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datab(!\f3|out_index [7]),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(!\f3|out_index [6]),
	.datae(!\f3|out_index [8]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal4~1 .extended_lut = "off";
defparam \f3|Equal4~1 .lut_mask = 64'h8040080420100201;
defparam \f3|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N30
twentynm_lcell_comb \f3|Equal4~3 (
// Equation(s):
// \f3|Equal4~3_combout  = ( \f3|out_index [3] & ( \out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\f3|out_index [4] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & (!\f3|out_index [5] $ 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) # (\f3|out_index [4] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & (!\f3|out_index [5] $ (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [5])))) ) ) ) # ( !\f3|out_index [3] & ( !\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\f3|out_index [4] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & (!\f3|out_index [5] $ 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) # (\f3|out_index [4] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & (!\f3|out_index [5] $ (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [5])))) ) ) )

	.dataa(!\f3|out_index [4]),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(!\f3|out_index [5]),
	.datad(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(!\f3|out_index [3]),
	.dataf(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal4~3 .extended_lut = "off";
defparam \f3|Equal4~3 .lut_mask = 64'h9009000000009009;
defparam \f3|Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N6
twentynm_lcell_comb \f3|next_state.INIT~1 (
// Equation(s):
// \f3|next_state.INIT~1_combout  = ( \f3|Equal4~1_combout  & ( \f3|Equal4~3_combout  & ( (\f3|state.OF_FULL~q  & ((!\f3|always1~0_combout ) # ((!\f3|Equal4~2_combout ) # (\f3|Equal4~0_combout )))) ) ) ) # ( !\f3|Equal4~1_combout  & ( \f3|Equal4~3_combout  & 
// ( \f3|state.OF_FULL~q  ) ) ) # ( \f3|Equal4~1_combout  & ( !\f3|Equal4~3_combout  & ( \f3|state.OF_FULL~q  ) ) ) # ( !\f3|Equal4~1_combout  & ( !\f3|Equal4~3_combout  & ( \f3|state.OF_FULL~q  ) ) )

	.dataa(!\f3|state.OF_FULL~q ),
	.datab(!\f3|always1~0_combout ),
	.datac(!\f3|Equal4~0_combout ),
	.datad(!\f3|Equal4~2_combout ),
	.datae(!\f3|Equal4~1_combout ),
	.dataf(!\f3|Equal4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|next_state.INIT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|next_state.INIT~1 .extended_lut = "off";
defparam \f3|next_state.INIT~1 .lut_mask = 64'h5555555555555545;
defparam \f3|next_state.INIT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N21
twentynm_lcell_comb \f3|Equal1~0 (
// Equation(s):
// \f3|Equal1~0_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( !\f3|out_index [9] ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( \f3|out_index [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3|out_index [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal1~0 .extended_lut = "off";
defparam \f3|Equal1~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \f3|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y173_N0
twentynm_ram_block \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]}),
	.portaaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N12
twentynm_lcell_comb \f3|Equal1~2 (
// Equation(s):
// \f3|Equal1~2_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (\f3|out_index [1] & (\f3|out_index [2] & 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (\f3|out_index [0])))) ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( 
// (\f3|out_index [1] & (!\f3|out_index [2] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (\f3|out_index [0])))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\f3|out_index [1] & (\f3|out_index [2] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (\f3|out_index [0])))) ) ) ) # ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\f3|out_index [1] & (!\f3|out_index [2] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [0] $ (\f3|out_index [0])))) ) ) )

	.dataa(!\f3|out_index [1]),
	.datab(!\f3|out_index [2]),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\f3|out_index [0]),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal1~2 .extended_lut = "off";
defparam \f3|Equal1~2 .lut_mask = 64'h8008200240041001;
defparam \f3|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y173_N2
twentynm_ram_block \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]}),
	.portaaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y175_N51
twentynm_lcell_comb \f3|Equal1~3 (
// Equation(s):
// \f3|Equal1~3_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (\f3|out_index [4] & (\f3|out_index [5] & (!\f3|out_index [3] $ 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (\f3|out_index [4] & 
// (!\f3|out_index [5] & (!\f3|out_index [3] $ (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\f3|out_index [4] & (\f3|out_index [5] & (!\f3|out_index [3] $ (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) ) # ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\f3|out_index [4] & (!\f3|out_index [5] & (!\f3|out_index [3] $ 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) )

	.dataa(!\f3|out_index [4]),
	.datab(!\f3|out_index [3]),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\f3|out_index [5]),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal1~3 .extended_lut = "off";
defparam \f3|Equal1~3 .lut_mask = 64'h8200008241000041;
defparam \f3|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N48
twentynm_lcell_comb \f3|next_state.INIT~0 (
// Equation(s):
// \f3|next_state.INIT~0_combout  = ( \f3|Equal1~1_combout  & ( \f3|Equal1~3_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((!\f3a|state.V_READY~q ) # ((!\f3|Equal1~2_combout ) # (\f3|Equal1~0_combout )))) ) ) ) # ( 
// !\f3|Equal1~1_combout  & ( \f3|Equal1~3_combout  & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) ) # ( \f3|Equal1~1_combout  & ( !\f3|Equal1~3_combout  & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) ) # ( 
// !\f3|Equal1~1_combout  & ( !\f3|Equal1~3_combout  & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\f3a|state.V_READY~q ),
	.datac(!\f3|Equal1~0_combout ),
	.datad(!\f3|Equal1~2_combout ),
	.datae(!\f3|Equal1~1_combout ),
	.dataf(!\f3|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|next_state.INIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|next_state.INIT~0 .extended_lut = "off";
defparam \f3|next_state.INIT~0 .lut_mask = 64'hAAAAAAAAAAAAAA8A;
defparam \f3|next_state.INIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N42
twentynm_lcell_comb \f3|state~10 (
// Equation(s):
// \f3|state~10_combout  = ( \f3|next_state.INIT~1_combout  & ( \f3|next_state.INIT~0_combout  & ( (!\reset_reset~input_o  & (((\f3|always1~0_combout  & \f3|raw_data_eq_next~7_combout )) # (\f3|always1~2_combout ))) ) ) ) # ( !\f3|next_state.INIT~1_combout  
// & ( \f3|next_state.INIT~0_combout  & ( !\reset_reset~input_o  ) ) ) # ( \f3|next_state.INIT~1_combout  & ( !\f3|next_state.INIT~0_combout  & ( !\reset_reset~input_o  ) ) ) # ( !\f3|next_state.INIT~1_combout  & ( !\f3|next_state.INIT~0_combout  & ( 
// !\reset_reset~input_o  ) ) )

	.dataa(!\f3|always1~0_combout ),
	.datab(!\reset_reset~input_o ),
	.datac(!\f3|always1~2_combout ),
	.datad(!\f3|raw_data_eq_next~7_combout ),
	.datae(!\f3|next_state.INIT~1_combout ),
	.dataf(!\f3|next_state.INIT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|state~10 .extended_lut = "off";
defparam \f3|state~10 .lut_mask = 64'hCCCCCCCCCCCC0C4C;
defparam \f3|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N43
dffeas \f3|state.INIT (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3|state.INIT .is_wysiwyg = "true";
defparam \f3|state.INIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y175_N18
twentynm_lcell_comb \f3|out_index[9]~0 (
// Equation(s):
// \f3|out_index[9]~0_combout  = ( !\reset_reset~input_o  & ( \f3|out_index_ld~0_combout  & ( !\f3|state.INIT~q  ) ) ) # ( !\reset_reset~input_o  & ( !\f3|out_index_ld~0_combout  ) )

	.dataa(gnd),
	.datab(!\f3|state.INIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset_reset~input_o ),
	.dataf(!\f3|out_index_ld~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|out_index[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|out_index[9]~0 .extended_lut = "off";
defparam \f3|out_index[9]~0 .lut_mask = 64'hFFFF0000CCCC0000;
defparam \f3|out_index[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y175_N49
dffeas \f3|out_index[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f3|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f3|out_index_ld~0_combout ),
	.sload(vcc),
	.ena(\f3|out_index[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out_index[0] .is_wysiwyg = "true";
defparam \f3|out_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N3
twentynm_lcell_comb \f3|Add0~29 (
// Equation(s):
// \f3|Add0~29_sumout  = SUM(( GND ) + ( \f3|out_index [1] ) + ( \f3|Add0~2  ))
// \f3|Add0~30  = CARRY(( GND ) + ( \f3|out_index [1] ) + ( \f3|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f3|out_index [1]),
	.datag(gnd),
	.cin(\f3|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f3|Add0~29_sumout ),
	.cout(\f3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \f3|Add0~29 .extended_lut = "off";
defparam \f3|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \f3|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y175_N56
dffeas \f3|out_index[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f3|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f3|out_index_ld~0_combout ),
	.sload(vcc),
	.ena(\f3|out_index[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out_index[1] .is_wysiwyg = "true";
defparam \f3|out_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N6
twentynm_lcell_comb \f3|Add0~33 (
// Equation(s):
// \f3|Add0~33_sumout  = SUM(( \f3|out_index [2] ) + ( GND ) + ( \f3|Add0~30  ))
// \f3|Add0~34  = CARRY(( \f3|out_index [2] ) + ( GND ) + ( \f3|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f3|out_index [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f3|Add0~33_sumout ),
	.cout(\f3|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \f3|Add0~33 .extended_lut = "off";
defparam \f3|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \f3|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y175_N40
dffeas \f3|out_index[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f3|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f3|out_index_ld~0_combout ),
	.sload(vcc),
	.ena(\f3|out_index[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out_index[2] .is_wysiwyg = "true";
defparam \f3|out_index[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N9
twentynm_lcell_comb \f3|Add0~37 (
// Equation(s):
// \f3|Add0~37_sumout  = SUM(( GND ) + ( \f3|out_index [3] ) + ( \f3|Add0~34  ))
// \f3|Add0~38  = CARRY(( GND ) + ( \f3|out_index [3] ) + ( \f3|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f3|out_index [3]),
	.datag(gnd),
	.cin(\f3|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f3|Add0~37_sumout ),
	.cout(\f3|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \f3|Add0~37 .extended_lut = "off";
defparam \f3|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \f3|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y175_N44
dffeas \f3|out_index[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f3|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f3|out_index_ld~0_combout ),
	.sload(vcc),
	.ena(\f3|out_index[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out_index[3] .is_wysiwyg = "true";
defparam \f3|out_index[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N12
twentynm_lcell_comb \f3|Add0~17 (
// Equation(s):
// \f3|Add0~17_sumout  = SUM(( \f3|out_index [4] ) + ( GND ) + ( \f3|Add0~38  ))
// \f3|Add0~18  = CARRY(( \f3|out_index [4] ) + ( GND ) + ( \f3|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f3|out_index [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f3|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f3|Add0~17_sumout ),
	.cout(\f3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \f3|Add0~17 .extended_lut = "off";
defparam \f3|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \f3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y175_N38
dffeas \f3|out_index[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f3|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f3|out_index_ld~0_combout ),
	.sload(vcc),
	.ena(\f3|out_index[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out_index[4] .is_wysiwyg = "true";
defparam \f3|out_index[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N15
twentynm_lcell_comb \f3|Add0~21 (
// Equation(s):
// \f3|Add0~21_sumout  = SUM(( \f3|out_index [5] ) + ( GND ) + ( \f3|Add0~18  ))
// \f3|Add0~22  = CARRY(( \f3|out_index [5] ) + ( GND ) + ( \f3|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f3|out_index [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f3|Add0~21_sumout ),
	.cout(\f3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \f3|Add0~21 .extended_lut = "off";
defparam \f3|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \f3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y175_N52
dffeas \f3|out_index[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f3|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f3|out_index_ld~0_combout ),
	.sload(vcc),
	.ena(\f3|out_index[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out_index[5] .is_wysiwyg = "true";
defparam \f3|out_index[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N18
twentynm_lcell_comb \f3|Add0~25 (
// Equation(s):
// \f3|Add0~25_sumout  = SUM(( \f3|out_index [6] ) + ( GND ) + ( \f3|Add0~22  ))
// \f3|Add0~26  = CARRY(( \f3|out_index [6] ) + ( GND ) + ( \f3|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f3|out_index [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f3|Add0~25_sumout ),
	.cout(\f3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \f3|Add0~25 .extended_lut = "off";
defparam \f3|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \f3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y175_N58
dffeas \f3|out_index[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f3|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f3|out_index_ld~0_combout ),
	.sload(vcc),
	.ena(\f3|out_index[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out_index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out_index[6] .is_wysiwyg = "true";
defparam \f3|out_index[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X136_Y175_N47
dffeas \f3|out_index[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f3|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f3|out_index_ld~0_combout ),
	.sload(vcc),
	.ena(\f3|out_index[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out_index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out_index[7] .is_wysiwyg = "true";
defparam \f3|out_index[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N3
twentynm_lcell_comb \f3|Equal1~1 (
// Equation(s):
// \f3|Equal1~1_combout  = ( \f3|out_index [6] & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( (!\f3|out_index [7] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & (!\f3|out_index [8] $ 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])))) # (\f3|out_index [7] & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & (!\f3|out_index [8] $ (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [8])))) ) ) ) # ( !\f3|out_index [6] & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( (!\f3|out_index [7] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & (!\f3|out_index [8] $ 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])))) # (\f3|out_index [7] & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & (!\f3|out_index [8] $ (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [8])))) ) ) )

	.dataa(!\f3|out_index [7]),
	.datab(!\f3|out_index [8]),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(!\f3|out_index [6]),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal1~1 .extended_lut = "off";
defparam \f3|Equal1~1 .lut_mask = 64'h8421000000008421;
defparam \f3|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y175_N54
twentynm_lcell_comb \f3|state~13 (
// Equation(s):
// \f3|state~13_combout  = ( \f3|state.OF_FULL~q  & ( !\reset_reset~input_o  ) ) # ( !\f3|state.OF_FULL~q  & ( (\f3|state.WAIT_DATA~q  & !\reset_reset~input_o ) ) )

	.dataa(!\f3|state.WAIT_DATA~q ),
	.datab(gnd),
	.datac(!\reset_reset~input_o ),
	.datad(gnd),
	.datae(!\f3|state.OF_FULL~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|state~13 .extended_lut = "off";
defparam \f3|state~13 .lut_mask = 64'h5050F0F05050F0F0;
defparam \f3|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y175_N12
twentynm_lcell_comb \f3|state~15 (
// Equation(s):
// \f3|state~15_combout  = ( \f3|Equal1~2_combout  & ( \f3|state~13_combout  & ( (\f3|always1~1_combout  & (\f3|Equal1~1_combout  & (!\f3|Equal1~0_combout  & \f3|Equal1~3_combout ))) ) ) )

	.dataa(!\f3|always1~1_combout ),
	.datab(!\f3|Equal1~1_combout ),
	.datac(!\f3|Equal1~0_combout ),
	.datad(!\f3|Equal1~3_combout ),
	.datae(!\f3|Equal1~2_combout ),
	.dataf(!\f3|state~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|state~15 .extended_lut = "off";
defparam \f3|state~15 .lut_mask = 64'h0000000000000010;
defparam \f3|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y175_N14
dffeas \f3|state.V_PUSH (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|state.V_PUSH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3|state.V_PUSH .is_wysiwyg = "true";
defparam \f3|state.V_PUSH .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y173_N0
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = ( \f3|state.V_PUSH_INC~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) # ( !\f3|state.V_PUSH_INC~q  & ( 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f3a|state.V_FETCH~q ) # (\f3|state.V_PUSH~q ))) ) )

	.dataa(gnd),
	.datab(!\f3|state.V_PUSH~q ),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3a|state.V_FETCH~q ),
	.datae(gnd),
	.dataf(!\f3|state.V_PUSH_INC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N51
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]))) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000010001;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N42
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000001010101;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y173_N36
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ))) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datae(gnd),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000010001;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y173_N27
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0000AAAA00AAAAAA;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y173_N28
dffeas \out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N51
twentynm_lcell_comb \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  = ( \f2|state.ENCODE_N~q  & ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) # ( !\f2|state.ENCODE_N~q  & ( 
// !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \f2|state.ENCODE_L~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f2|state.ENCODE_L~q ),
	.datae(!\f2|state.ENCODE_N~q ),
	.dataf(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h00FFFFFF00000000;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y173_N1
twentynm_ram_block \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]}),
	.portaaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out1|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out1|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "varint_out_index:out1|varint_out_index_fifo_160_tgkntjy:fifo_0|scfifo:scfifo_component|scfifo_sn91:auto_generated|a_dpfifo_ff91:dpfifo|altsyncram_oin1:FIFOram|ALTSYNCRAM";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 12;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 4095;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 10;
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X135_Y175_N42
twentynm_lcell_comb \f3|varint_eq_next~7 (
// Equation(s):
// \f3|varint_eq_next~7_combout  = ( \f3|Add0~33_sumout  & ( \f3|Add0~37_sumout  & ( (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (\f3|Add0~29_sumout )))) ) ) ) # ( !\f3|Add0~33_sumout  & ( \f3|Add0~37_sumout  & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (\f3|Add0~29_sumout )))) ) ) ) # ( \f3|Add0~33_sumout  & ( !\f3|Add0~37_sumout  & ( 
// (\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (\f3|Add0~29_sumout )))) ) ) ) # ( 
// !\f3|Add0~33_sumout  & ( !\f3|Add0~37_sumout  & ( (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// (!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] $ (\f3|Add0~29_sumout )))) ) ) )

	.dataa(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datac(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\f3|Add0~29_sumout ),
	.datae(!\f3|Add0~33_sumout ),
	.dataf(!\f3|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|varint_eq_next~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|varint_eq_next~7 .extended_lut = "off";
defparam \f3|varint_eq_next~7 .lut_mask = 64'h8008400420021001;
defparam \f3|varint_eq_next~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N18
twentynm_lcell_comb \f3|always1~5 (
// Equation(s):
// \f3|always1~5_combout  = ( \f3|Equal4~2_combout  & ( (\f3|always1~0_combout  & (!\f3|Equal4~0_combout  & (\f3|Equal4~1_combout  & \f3|Equal4~3_combout ))) ) )

	.dataa(!\f3|always1~0_combout ),
	.datab(!\f3|Equal4~0_combout ),
	.datac(!\f3|Equal4~1_combout ),
	.datad(!\f3|Equal4~3_combout ),
	.datae(gnd),
	.dataf(!\f3|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|always1~5 .extended_lut = "off";
defparam \f3|always1~5 .lut_mask = 64'h0000000000040004;
defparam \f3|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N36
twentynm_lcell_comb \f3|varint_eq_next~8 (
// Equation(s):
// \f3|varint_eq_next~8_combout  = ( \in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( (\f3|out_index [9] & (\f1|state.INIT~q  & !\f1|state.RD_READY~q )) ) ) # ( !\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( 
// (!\f3|out_index [9] & (\f1|state.INIT~q  & !\f1|state.RD_READY~q )) ) )

	.dataa(gnd),
	.datab(!\f3|out_index [9]),
	.datac(!\f1|state.INIT~q ),
	.datad(!\f1|state.RD_READY~q ),
	.datae(gnd),
	.dataf(!\in4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|varint_eq_next~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|varint_eq_next~8 .extended_lut = "off";
defparam \f3|varint_eq_next~8 .lut_mask = 64'h0C000C0003000300;
defparam \f3|varint_eq_next~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y175_N39
twentynm_lcell_comb \f3|state~18 (
// Equation(s):
// \f3|state~18_combout  = ( \f3|varint_eq_next~5_combout  & ( \f3|varint_eq_next~4_combout  & ( (\f3|always1~1_combout  & (!\f3|Equal3~0_combout  & ((!\f3|varint_eq_next~3_combout ) # (!\f3|varint_eq_next~8_combout )))) ) ) ) # ( 
// !\f3|varint_eq_next~5_combout  & ( \f3|varint_eq_next~4_combout  & ( (\f3|always1~1_combout  & !\f3|Equal3~0_combout ) ) ) ) # ( \f3|varint_eq_next~5_combout  & ( !\f3|varint_eq_next~4_combout  & ( (\f3|always1~1_combout  & !\f3|Equal3~0_combout ) ) ) ) # 
// ( !\f3|varint_eq_next~5_combout  & ( !\f3|varint_eq_next~4_combout  & ( (\f3|always1~1_combout  & !\f3|Equal3~0_combout ) ) ) )

	.dataa(!\f3|varint_eq_next~3_combout ),
	.datab(!\f3|always1~1_combout ),
	.datac(!\f3|Equal3~0_combout ),
	.datad(!\f3|varint_eq_next~8_combout ),
	.datae(!\f3|varint_eq_next~5_combout ),
	.dataf(!\f3|varint_eq_next~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|state~18 .extended_lut = "off";
defparam \f3|state~18 .lut_mask = 64'h3030303030303020;
defparam \f3|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N36
twentynm_lcell_comb \f3|state~16 (
// Equation(s):
// \f3|state~16_combout  = ( \f3|Equal1~2_combout  & ( \f3|Equal1~3_combout  & ( (\f3|state~13_combout  & ((!\f3|always1~1_combout ) # ((!\f3|Equal1~1_combout ) # (\f3|Equal1~0_combout )))) ) ) ) # ( !\f3|Equal1~2_combout  & ( \f3|Equal1~3_combout  & ( 
// \f3|state~13_combout  ) ) ) # ( \f3|Equal1~2_combout  & ( !\f3|Equal1~3_combout  & ( \f3|state~13_combout  ) ) ) # ( !\f3|Equal1~2_combout  & ( !\f3|Equal1~3_combout  & ( \f3|state~13_combout  ) ) )

	.dataa(!\f3|always1~1_combout ),
	.datab(!\f3|Equal1~0_combout ),
	.datac(!\f3|state~13_combout ),
	.datad(!\f3|Equal1~1_combout ),
	.datae(!\f3|Equal1~2_combout ),
	.dataf(!\f3|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|state~16 .extended_lut = "off";
defparam \f3|state~16 .lut_mask = 64'h0F0F0F0F0F0F0F0B;
defparam \f3|state~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N30
twentynm_lcell_comb \f3|state~17 (
// Equation(s):
// \f3|state~17_combout  = ( \f3|varint_eq_next~1_combout  & ( \f3|state~16_combout  & ( (\f3|varint_eq_next~7_combout  & (\f3|varint_eq_next~2_combout  & (!\f3|always1~5_combout  & \f3|state~18_combout ))) ) ) )

	.dataa(!\f3|varint_eq_next~7_combout ),
	.datab(!\f3|varint_eq_next~2_combout ),
	.datac(!\f3|always1~5_combout ),
	.datad(!\f3|state~18_combout ),
	.datae(!\f3|varint_eq_next~1_combout ),
	.dataf(!\f3|state~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|state~17 .extended_lut = "off";
defparam \f3|state~17 .lut_mask = 64'h0000000000000010;
defparam \f3|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y175_N32
dffeas \f3|state.V_PUSH_INC (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|state.V_PUSH_INC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3|state.V_PUSH_INC .is_wysiwyg = "true";
defparam \f3|state.V_PUSH_INC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N48
twentynm_lcell_comb \f3|out_index_ld~0 (
// Equation(s):
// \f3|out_index_ld~0_combout  = ( !\f3|state.R_PUSH_INC~q  & ( !\f3|state.V_PUSH_INC~q  ) )

	.dataa(gnd),
	.datab(!\f3|state.V_PUSH_INC~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f3|state.R_PUSH_INC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|out_index_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|out_index_ld~0 .extended_lut = "off";
defparam \f3|out_index_ld~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \f3|out_index_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y175_N16
dffeas \f3|out_index[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f3|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f3|out_index_ld~0_combout ),
	.sload(vcc),
	.ena(\f3|out_index[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|out_index [9]),
	.prn(vcc));
// synopsys translate_off
defparam \f3|out_index[9] .is_wysiwyg = "true";
defparam \f3|out_index[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N27
twentynm_lcell_comb \f3|Add0~13 (
// Equation(s):
// \f3|Add0~13_sumout  = SUM(( GND ) + ( \f3|out_index [9] ) + ( \f3|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f3|out_index [9]),
	.datag(gnd),
	.cin(\f3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f3|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Add0~13 .extended_lut = "off";
defparam \f3|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \f3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y175_N45
twentynm_lcell_comb \f3|raw_data_eq_next~0 (
// Equation(s):
// \f3|raw_data_eq_next~0_combout  = ( \f3|Add0~5_sumout  & ( \f3|Add0~9_sumout  & ( (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] $ (\f3|Add0~13_sumout )))) ) ) ) # ( !\f3|Add0~5_sumout  & ( \f3|Add0~9_sumout  & ( (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] $ (\f3|Add0~13_sumout )))) ) ) ) # ( \f3|Add0~5_sumout  & ( !\f3|Add0~9_sumout  & ( 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] $ (\f3|Add0~13_sumout )))) ) ) ) # ( 
// !\f3|Add0~5_sumout  & ( !\f3|Add0~9_sumout  & ( (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & 
// (!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] $ (\f3|Add0~13_sumout )))) ) ) )

	.dataa(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datac(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(!\f3|Add0~13_sumout ),
	.datae(!\f3|Add0~5_sumout ),
	.dataf(!\f3|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|raw_data_eq_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|raw_data_eq_next~0 .extended_lut = "off";
defparam \f3|raw_data_eq_next~0 .lut_mask = 64'h8020080240100401;
defparam \f3|raw_data_eq_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N39
twentynm_lcell_comb \f3|Equal4~4 (
// Equation(s):
// \f3|Equal4~4_combout  = ( !\f3|Equal4~0_combout  & ( (\f3|Equal4~3_combout  & (\f3|Equal4~2_combout  & \f3|Equal4~1_combout )) ) )

	.dataa(gnd),
	.datab(!\f3|Equal4~3_combout ),
	.datac(!\f3|Equal4~2_combout ),
	.datad(!\f3|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\f3|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal4~4 .extended_lut = "off";
defparam \f3|Equal4~4 .lut_mask = 64'h0003000300000000;
defparam \f3|Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y174_N30
twentynm_lcell_comb \f3|raw_data_eq_next~8 (
// Equation(s):
// \f3|raw_data_eq_next~8_combout  = ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (\f3|out_index [0] & (\f2|state.INIT~q  & (\f3|out_index [1] & 
// !\f2|state.V_READY~q ))) ) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (\f3|out_index [0] & (\f2|state.INIT~q  & (!\f3|out_index [1] & 
// !\f2|state.V_READY~q ))) ) ) ) # ( \in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f3|out_index [0] & (\f2|state.INIT~q  & (\f3|out_index [1] & 
// !\f2|state.V_READY~q ))) ) ) ) # ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( !\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f3|out_index [0] & (\f2|state.INIT~q  & (!\f3|out_index [1] & 
// !\f2|state.V_READY~q ))) ) ) )

	.dataa(!\f3|out_index [0]),
	.datab(!\f2|state.INIT~q ),
	.datac(!\f3|out_index [1]),
	.datad(!\f2|state.V_READY~q ),
	.datae(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\in1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|raw_data_eq_next~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|raw_data_eq_next~8 .extended_lut = "off";
defparam \f3|raw_data_eq_next~8 .lut_mask = 64'h2000020010000100;
defparam \f3|raw_data_eq_next~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y174_N12
twentynm_lcell_comb \f3|raw_data_eq_next~9 (
// Equation(s):
// \f3|raw_data_eq_next~9_combout  = ( \f3|raw_data_eq_next~2_combout  & ( \f3|raw_data_eq_next~3_combout  & ( (!\f3|raw_data_eq_next~8_combout  & (!\f3|Add0~1_sumout  $ ((\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])))) # 
// (\f3|raw_data_eq_next~8_combout  & (!\f3|raw_data_eq_next~4_combout  & (!\f3|Add0~1_sumout  $ (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])))) ) ) ) # ( !\f3|raw_data_eq_next~2_combout  & ( \f3|raw_data_eq_next~3_combout  & ( 
// !\f3|Add0~1_sumout  $ (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) ) ) ) # ( \f3|raw_data_eq_next~2_combout  & ( !\f3|raw_data_eq_next~3_combout  & ( !\f3|Add0~1_sumout  $ 
// (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) ) ) ) # ( !\f3|raw_data_eq_next~2_combout  & ( !\f3|raw_data_eq_next~3_combout  & ( !\f3|Add0~1_sumout  $ (\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) ) ) )

	.dataa(!\f3|Add0~1_sumout ),
	.datab(!\out3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(!\f3|raw_data_eq_next~8_combout ),
	.datad(!\f3|raw_data_eq_next~4_combout ),
	.datae(!\f3|raw_data_eq_next~2_combout ),
	.dataf(!\f3|raw_data_eq_next~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|raw_data_eq_next~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|raw_data_eq_next~9 .extended_lut = "off";
defparam \f3|raw_data_eq_next~9 .lut_mask = 64'h9999999999999990;
defparam \f3|raw_data_eq_next~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N24
twentynm_lcell_comb \f3|always1~3 (
// Equation(s):
// \f3|always1~3_combout  = ( \f3|Equal4~4_combout  & ( \f3|raw_data_eq_next~9_combout  & ( \f3b|state.R_READY~q  ) ) ) # ( !\f3|Equal4~4_combout  & ( \f3|raw_data_eq_next~9_combout  & ( (\f3b|state.R_READY~q  & (\f3|raw_data_eq_next~0_combout  & 
// (\f3|raw_data_eq_next~1_combout  & \f3|raw_data_eq_next~6_combout ))) ) ) ) # ( \f3|Equal4~4_combout  & ( !\f3|raw_data_eq_next~9_combout  & ( \f3b|state.R_READY~q  ) ) )

	.dataa(!\f3b|state.R_READY~q ),
	.datab(!\f3|raw_data_eq_next~0_combout ),
	.datac(!\f3|raw_data_eq_next~1_combout ),
	.datad(!\f3|raw_data_eq_next~6_combout ),
	.datae(!\f3|Equal4~4_combout ),
	.dataf(!\f3|raw_data_eq_next~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|always1~3 .extended_lut = "off";
defparam \f3|always1~3 .lut_mask = 64'h0000555500015555;
defparam \f3|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y176_N24
twentynm_lcell_comb \f3|varint_eq_next~9 (
// Equation(s):
// \f3|varint_eq_next~9_combout  = ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \f3|varint_eq_next~4_combout  & ( (\f3|Add0~1_sumout  & ((!\f3|varint_eq_next~8_combout ) # ((!\f3|varint_eq_next~3_combout ) # 
// (!\f3|varint_eq_next~5_combout )))) ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \f3|varint_eq_next~4_combout  & ( (!\f3|Add0~1_sumout  & ((!\f3|varint_eq_next~8_combout ) # ((!\f3|varint_eq_next~3_combout ) # 
// (!\f3|varint_eq_next~5_combout )))) ) ) ) # ( \out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( !\f3|varint_eq_next~4_combout  & ( \f3|Add0~1_sumout  ) ) ) # ( !\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// !\f3|varint_eq_next~4_combout  & ( !\f3|Add0~1_sumout  ) ) )

	.dataa(!\f3|Add0~1_sumout ),
	.datab(!\f3|varint_eq_next~8_combout ),
	.datac(!\f3|varint_eq_next~3_combout ),
	.datad(!\f3|varint_eq_next~5_combout ),
	.datae(!\out1|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.dataf(!\f3|varint_eq_next~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|varint_eq_next~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|varint_eq_next~9 .extended_lut = "off";
defparam \f3|varint_eq_next~9 .lut_mask = 64'hAAAA5555AAA85554;
defparam \f3|varint_eq_next~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N36
twentynm_lcell_comb \f3|Equal1~4 (
// Equation(s):
// \f3|Equal1~4_combout  = ( \f3|Equal1~3_combout  & ( (!\f3|Equal1~0_combout  & (\f3|Equal1~1_combout  & \f3|Equal1~2_combout )) ) )

	.dataa(!\f3|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\f3|Equal1~1_combout ),
	.datad(!\f3|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\f3|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Equal1~4 .extended_lut = "off";
defparam \f3|Equal1~4 .lut_mask = 64'h00000000000A000A;
defparam \f3|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N54
twentynm_lcell_comb \f3|always1~4 (
// Equation(s):
// \f3|always1~4_combout  = ( \f3|varint_eq_next~1_combout  & ( \f3|Equal1~4_combout  & ( \f3a|state.V_READY~q  ) ) ) # ( !\f3|varint_eq_next~1_combout  & ( \f3|Equal1~4_combout  & ( \f3a|state.V_READY~q  ) ) ) # ( \f3|varint_eq_next~1_combout  & ( 
// !\f3|Equal1~4_combout  & ( (\f3a|state.V_READY~q  & (\f3|varint_eq_next~7_combout  & (\f3|varint_eq_next~2_combout  & \f3|varint_eq_next~9_combout ))) ) ) )

	.dataa(!\f3a|state.V_READY~q ),
	.datab(!\f3|varint_eq_next~7_combout ),
	.datac(!\f3|varint_eq_next~2_combout ),
	.datad(!\f3|varint_eq_next~9_combout ),
	.datae(!\f3|varint_eq_next~1_combout ),
	.dataf(!\f3|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|always1~4 .extended_lut = "off";
defparam \f3|always1~4 .lut_mask = 64'h0000000155555555;
defparam \f3|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N18
twentynm_lcell_comb \f3|Selector5~0 (
// Equation(s):
// \f3|Selector5~0_combout  = ( \f3|always1~4_combout  & ( (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\f3|state.OF_FULL~q ) # (\f3|state.WAIT_DATA~q ))) ) ) # ( !\f3|always1~4_combout  & ( 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\f3|state.WAIT_DATA~q  & \f3|always1~3_combout )) # (\f3|state.OF_FULL~q ))) ) )

	.dataa(!\f3|state.WAIT_DATA~q ),
	.datab(!\f3|state.OF_FULL~q ),
	.datac(!\f3|always1~3_combout ),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\f3|always1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Selector5~0 .extended_lut = "off";
defparam \f3|Selector5~0 .lut_mask = 64'h0037003700770077;
defparam \f3|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y176_N19
dffeas \f3|state.OF_FULL (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|state.OF_FULL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3|state.OF_FULL .is_wysiwyg = "true";
defparam \f3|state.OF_FULL .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y180_N57
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( \f3|state.WAIT_DATA~q  & ( \f3|state.INIT~q  ) ) # ( !\f3|state.WAIT_DATA~q  & ( \f3|state.INIT~q  & ( (\f3|state.OF_FULL~q ) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( \f3|state.WAIT_DATA~q  & ( !\f3|state.INIT~q  ) ) # ( !\f3|state.WAIT_DATA~q  & ( !\f3|state.INIT~q  ) )

	.dataa(gnd),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\f3|state.OF_FULL~q ),
	.datad(gnd),
	.datae(!\f3|state.WAIT_DATA~q ),
	.dataf(!\f3|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'hFFFFFFFF3F3FFFFF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y12_N17
twentynm_io_ibuf \axs_s0_arvalid~input (
	.i(axs_s0_arvalid),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arvalid~input_o ));
// synopsys translate_off
defparam \axs_s0_arvalid~input .bus_hold = "false";
defparam \axs_s0_arvalid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y10_N17
twentynm_io_ibuf \axs_s0_rready~input (
	.i(axs_s0_rready),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_rready~input_o ));
// synopsys translate_off
defparam \axs_s0_rready~input .bus_hold = "false";
defparam \axs_s0_rready~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y200_N47
twentynm_io_ibuf \axs_s0_arlen[3]~input (
	.i(axs_s0_arlen[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arlen[3]~input_o ));
// synopsys translate_off
defparam \axs_s0_arlen[3]~input .bus_hold = "false";
defparam \axs_s0_arlen[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y199_N47
twentynm_io_ibuf \axs_s0_arlen[5]~input (
	.i(axs_s0_arlen[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arlen[5]~input_o ));
// synopsys translate_off
defparam \axs_s0_arlen[5]~input .bus_hold = "false";
defparam \axs_s0_arlen[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y198_N47
twentynm_io_ibuf \axs_s0_arlen[0]~input (
	.i(axs_s0_arlen[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arlen[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_arlen[0]~input .bus_hold = "false";
defparam \axs_s0_arlen[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y197_N32
twentynm_io_ibuf \axs_s0_arlen[2]~input (
	.i(axs_s0_arlen[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arlen[2]~input_o ));
// synopsys translate_off
defparam \axs_s0_arlen[2]~input .bus_hold = "false";
defparam \axs_s0_arlen[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y202_N32
twentynm_io_ibuf \axs_s0_arlen[4]~input (
	.i(axs_s0_arlen[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arlen[4]~input_o ));
// synopsys translate_off
defparam \axs_s0_arlen[4]~input .bus_hold = "false";
defparam \axs_s0_arlen[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y200_N32
twentynm_io_ibuf \axs_s0_arlen[1]~input (
	.i(axs_s0_arlen[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arlen[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_arlen[1]~input .bus_hold = "false";
defparam \axs_s0_arlen[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N30
twentynm_lcell_comb \f4|Equal0~0 (
// Equation(s):
// \f4|Equal0~0_combout  = ( !\axs_s0_arlen[4]~input_o  & ( !\axs_s0_arlen[1]~input_o  & ( (!\axs_s0_arlen[3]~input_o  & (!\axs_s0_arlen[5]~input_o  & (!\axs_s0_arlen[0]~input_o  & !\axs_s0_arlen[2]~input_o ))) ) ) )

	.dataa(!\axs_s0_arlen[3]~input_o ),
	.datab(!\axs_s0_arlen[5]~input_o ),
	.datac(!\axs_s0_arlen[0]~input_o ),
	.datad(!\axs_s0_arlen[2]~input_o ),
	.datae(!\axs_s0_arlen[4]~input_o ),
	.dataf(!\axs_s0_arlen[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Equal0~0 .extended_lut = "off";
defparam \f4|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \f4|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y197_N17
twentynm_io_ibuf \axs_s0_arlen[7]~input (
	.i(axs_s0_arlen[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arlen[7]~input_o ));
// synopsys translate_off
defparam \axs_s0_arlen[7]~input .bus_hold = "false";
defparam \axs_s0_arlen[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y203_N17
twentynm_io_ibuf \axs_s0_arlen[6]~input (
	.i(axs_s0_arlen[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arlen[6]~input_o ));
// synopsys translate_off
defparam \axs_s0_arlen[6]~input .bus_hold = "false";
defparam \axs_s0_arlen[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N51
twentynm_lcell_comb \f4|Equal0~1 (
// Equation(s):
// \f4|Equal0~1_combout  = ( !\axs_s0_arlen[7]~input_o  & ( !\axs_s0_arlen[6]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\axs_s0_arlen[7]~input_o ),
	.dataf(!\axs_s0_arlen[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Equal0~1 .extended_lut = "off";
defparam \f4|Equal0~1 .lut_mask = 64'hFFFF000000000000;
defparam \f4|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N33
twentynm_lcell_comb \f4|Selector4~1 (
// Equation(s):
// \f4|Selector4~1_combout  = ( \axs_s0_arvalid~input_o  & ( \f4|Equal0~1_combout  & ( (\f4|state.AR_READY~q  & !\f4|Equal0~0_combout ) ) ) ) # ( \axs_s0_arvalid~input_o  & ( !\f4|Equal0~1_combout  & ( \f4|state.AR_READY~q  ) ) )

	.dataa(!\f4|state.AR_READY~q ),
	.datab(gnd),
	.datac(!\f4|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\axs_s0_arvalid~input_o ),
	.dataf(!\f4|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector4~1 .extended_lut = "off";
defparam \f4|Selector4~1 .lut_mask = 64'h0000555500005050;
defparam \f4|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N0
twentynm_lcell_comb \f4|Add0~1 (
// Equation(s):
// \f4|Add0~1_sumout  = SUM(( \f4|arlen [0] ) + ( VCC ) + ( !VCC ))
// \f4|Add0~2  = CARRY(( \f4|arlen [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f4|arlen [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\f4|Add0~1_sumout ),
	.cout(\f4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \f4|Add0~1 .extended_lut = "off";
defparam \f4|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \f4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N48
twentynm_lcell_comb \f4|arlen_ld_mux~0 (
// Equation(s):
// \f4|arlen_ld_mux~0_combout  = ( \f4|state.AR_READY~q  & ( (\f4|state.MASTER_WAIT~q  & !\axs_s0_rready~input_o ) ) ) # ( !\f4|state.AR_READY~q  & ( (!\f4|state.MASTER_WAIT~q  & ((!\f4|state.R_VALID~q ))) # (\f4|state.MASTER_WAIT~q  & 
// (!\axs_s0_rready~input_o )) ) )

	.dataa(!\f4|state.MASTER_WAIT~q ),
	.datab(gnd),
	.datac(!\axs_s0_rready~input_o ),
	.datad(!\f4|state.R_VALID~q ),
	.datae(gnd),
	.dataf(!\f4|state.AR_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|arlen_ld_mux~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|arlen_ld_mux~0 .extended_lut = "off";
defparam \f4|arlen_ld_mux~0 .lut_mask = 64'hFA50FA5050505050;
defparam \f4|arlen_ld_mux~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N6
twentynm_lcell_comb \f4|arlen[1]~0 (
// Equation(s):
// \f4|arlen[1]~0_combout  = ( \f4|state.AR_READY~q  & ( \f4|state.R_VALID~q  & ( (!\reset_reset~input_o  & ((!\f4|state.MASTER_WAIT~q ) # ((!\f4|state.INIT~q ) # (\axs_s0_rready~input_o )))) ) ) ) # ( !\f4|state.AR_READY~q  & ( \f4|state.R_VALID~q  & ( 
// (!\reset_reset~input_o  & ((!\f4|state.MASTER_WAIT~q ) # ((!\f4|state.INIT~q ) # (\axs_s0_rready~input_o )))) ) ) ) # ( \f4|state.AR_READY~q  & ( !\f4|state.R_VALID~q  & ( (!\reset_reset~input_o  & ((!\f4|state.MASTER_WAIT~q ) # ((!\f4|state.INIT~q ) # 
// (\axs_s0_rready~input_o )))) ) ) ) # ( !\f4|state.AR_READY~q  & ( !\f4|state.R_VALID~q  & ( (!\reset_reset~input_o  & ((!\f4|state.INIT~q ) # ((\f4|state.MASTER_WAIT~q  & \axs_s0_rready~input_o )))) ) ) )

	.dataa(!\f4|state.MASTER_WAIT~q ),
	.datab(!\axs_s0_rready~input_o ),
	.datac(!\f4|state.INIT~q ),
	.datad(!\reset_reset~input_o ),
	.datae(!\f4|state.AR_READY~q ),
	.dataf(!\f4|state.R_VALID~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|arlen[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|arlen[1]~0 .extended_lut = "off";
defparam \f4|arlen[1]~0 .lut_mask = 64'hF100FB00FB00FB00;
defparam \f4|arlen[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y187_N2
dffeas \f4|arlen[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Add0~1_sumout ),
	.asdata(\axs_s0_arlen[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f4|arlen_ld_mux~0_combout ),
	.sload(\f4|state~10_combout ),
	.ena(\f4|arlen[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arlen [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arlen[0] .is_wysiwyg = "true";
defparam \f4|arlen[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N3
twentynm_lcell_comb \f4|Add0~29 (
// Equation(s):
// \f4|Add0~29_sumout  = SUM(( \f4|arlen [1] ) + ( VCC ) + ( \f4|Add0~2  ))
// \f4|Add0~30  = CARRY(( \f4|arlen [1] ) + ( VCC ) + ( \f4|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f4|arlen [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f4|Add0~29_sumout ),
	.cout(\f4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \f4|Add0~29 .extended_lut = "off";
defparam \f4|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \f4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y187_N5
dffeas \f4|arlen[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Add0~29_sumout ),
	.asdata(\axs_s0_arlen[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f4|arlen_ld_mux~0_combout ),
	.sload(\f4|state~10_combout ),
	.ena(\f4|arlen[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arlen [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arlen[1] .is_wysiwyg = "true";
defparam \f4|arlen[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N6
twentynm_lcell_comb \f4|Add0~5 (
// Equation(s):
// \f4|Add0~5_sumout  = SUM(( \f4|arlen [2] ) + ( VCC ) + ( \f4|Add0~30  ))
// \f4|Add0~6  = CARRY(( \f4|arlen [2] ) + ( VCC ) + ( \f4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f4|arlen [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f4|Add0~5_sumout ),
	.cout(\f4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \f4|Add0~5 .extended_lut = "off";
defparam \f4|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \f4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y187_N8
dffeas \f4|arlen[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Add0~5_sumout ),
	.asdata(\axs_s0_arlen[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f4|arlen_ld_mux~0_combout ),
	.sload(\f4|state~10_combout ),
	.ena(\f4|arlen[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arlen [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arlen[2] .is_wysiwyg = "true";
defparam \f4|arlen[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N9
twentynm_lcell_comb \f4|Add0~25 (
// Equation(s):
// \f4|Add0~25_sumout  = SUM(( \f4|arlen [3] ) + ( VCC ) + ( \f4|Add0~6  ))
// \f4|Add0~26  = CARRY(( \f4|arlen [3] ) + ( VCC ) + ( \f4|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f4|arlen [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f4|Add0~25_sumout ),
	.cout(\f4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \f4|Add0~25 .extended_lut = "off";
defparam \f4|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \f4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y187_N10
dffeas \f4|arlen[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Add0~25_sumout ),
	.asdata(\axs_s0_arlen[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f4|arlen_ld_mux~0_combout ),
	.sload(\f4|state~10_combout ),
	.ena(\f4|arlen[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arlen [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arlen[3] .is_wysiwyg = "true";
defparam \f4|arlen[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N12
twentynm_lcell_comb \f4|Add0~21 (
// Equation(s):
// \f4|Add0~21_sumout  = SUM(( \f4|arlen [4] ) + ( VCC ) + ( \f4|Add0~26  ))
// \f4|Add0~22  = CARRY(( \f4|arlen [4] ) + ( VCC ) + ( \f4|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f4|arlen [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f4|Add0~21_sumout ),
	.cout(\f4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \f4|Add0~21 .extended_lut = "off";
defparam \f4|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \f4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y187_N14
dffeas \f4|arlen[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Add0~21_sumout ),
	.asdata(\axs_s0_arlen[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f4|arlen_ld_mux~0_combout ),
	.sload(\f4|state~10_combout ),
	.ena(\f4|arlen[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arlen [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arlen[4] .is_wysiwyg = "true";
defparam \f4|arlen[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N15
twentynm_lcell_comb \f4|Add0~17 (
// Equation(s):
// \f4|Add0~17_sumout  = SUM(( \f4|arlen [5] ) + ( VCC ) + ( \f4|Add0~22  ))
// \f4|Add0~18  = CARRY(( \f4|arlen [5] ) + ( VCC ) + ( \f4|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f4|arlen [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f4|Add0~17_sumout ),
	.cout(\f4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \f4|Add0~17 .extended_lut = "off";
defparam \f4|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \f4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y187_N16
dffeas \f4|arlen[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Add0~17_sumout ),
	.asdata(\axs_s0_arlen[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f4|arlen_ld_mux~0_combout ),
	.sload(\f4|state~10_combout ),
	.ena(\f4|arlen[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arlen [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arlen[5] .is_wysiwyg = "true";
defparam \f4|arlen[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N18
twentynm_lcell_comb \f4|Add0~13 (
// Equation(s):
// \f4|Add0~13_sumout  = SUM(( \f4|arlen [6] ) + ( VCC ) + ( \f4|Add0~18  ))
// \f4|Add0~14  = CARRY(( \f4|arlen [6] ) + ( VCC ) + ( \f4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f4|arlen [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f4|Add0~13_sumout ),
	.cout(\f4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \f4|Add0~13 .extended_lut = "off";
defparam \f4|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \f4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y187_N20
dffeas \f4|arlen[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Add0~13_sumout ),
	.asdata(\axs_s0_arlen[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f4|arlen_ld_mux~0_combout ),
	.sload(\f4|state~10_combout ),
	.ena(\f4|arlen[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arlen [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arlen[6] .is_wysiwyg = "true";
defparam \f4|arlen[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N21
twentynm_lcell_comb \f4|Add0~9 (
// Equation(s):
// \f4|Add0~9_sumout  = SUM(( \f4|arlen [7] ) + ( VCC ) + ( \f4|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f4|arlen [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f4|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Add0~9 .extended_lut = "off";
defparam \f4|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \f4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y187_N22
dffeas \f4|arlen[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Add0~9_sumout ),
	.asdata(\axs_s0_arlen[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f4|arlen_ld_mux~0_combout ),
	.sload(\f4|state~10_combout ),
	.ena(\f4|arlen[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arlen [7]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arlen[7] .is_wysiwyg = "true";
defparam \f4|arlen[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N42
twentynm_lcell_comb \f4|Equal1~0 (
// Equation(s):
// \f4|Equal1~0_combout  = ( !\f4|arlen [6] & ( !\f4|arlen [3] & ( (!\f4|arlen [4] & (!\f4|arlen [5] & (!\f4|arlen [1] & !\f4|arlen [7]))) ) ) )

	.dataa(!\f4|arlen [4]),
	.datab(!\f4|arlen [5]),
	.datac(!\f4|arlen [1]),
	.datad(!\f4|arlen [7]),
	.datae(!\f4|arlen [6]),
	.dataf(!\f4|arlen [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Equal1~0 .extended_lut = "off";
defparam \f4|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \f4|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N27
twentynm_lcell_comb \f4|Equal1~1 (
// Equation(s):
// \f4|Equal1~1_combout  = ( !\f4|arlen [2] & ( \f4|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f4|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f4|arlen [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Equal1~1 .extended_lut = "off";
defparam \f4|Equal1~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \f4|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N54
twentynm_lcell_comb \f4|Selector4~0 (
// Equation(s):
// \f4|Selector4~0_combout  = ( \f4|arlen [0] & ( \f4|Equal1~1_combout  & ( \f4|state.OF_EMPTY~q  ) ) ) # ( \f4|arlen [0] & ( !\f4|Equal1~1_combout  & ( \f4|state.OF_EMPTY~q  ) ) ) # ( !\f4|arlen [0] & ( !\f4|Equal1~1_combout  & ( \f4|state.OF_EMPTY~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f4|state.OF_EMPTY~q ),
	.datad(gnd),
	.datae(!\f4|arlen [0]),
	.dataf(!\f4|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector4~0 .extended_lut = "off";
defparam \f4|Selector4~0 .lut_mask = 64'h0F0F0F0F00000F0F;
defparam \f4|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N24
twentynm_lcell_comb \f4|Selector4~2 (
// Equation(s):
// \f4|Selector4~2_combout  = ( !\f4|Equal1~1_combout  & ( \f4|state.R_VALID~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f4|state.R_VALID~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f4|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector4~2 .extended_lut = "off";
defparam \f4|Selector4~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \f4|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N36
twentynm_lcell_comb \f4|Selector4~3 (
// Equation(s):
// \f4|Selector4~3_combout  = ( \f4|state.MASTER_WAIT~q  & ( \f4|Selector4~2_combout  & ( !\axs_s0_rready~input_o  ) ) ) # ( !\f4|state.MASTER_WAIT~q  & ( \f4|Selector4~2_combout  & ( (!\axs_s0_rready~input_o  & 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( \f4|state.MASTER_WAIT~q  & ( !\f4|Selector4~2_combout  & ( !\axs_s0_rready~input_o  ) ) ) # ( !\f4|state.MASTER_WAIT~q  & ( !\f4|Selector4~2_combout  & ( (!\axs_s0_rready~input_o  
// & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f4|Selector4~0_combout ) # (\f4|Selector4~1_combout )))) ) ) )

	.dataa(!\axs_s0_rready~input_o ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f4|Selector4~1_combout ),
	.datad(!\f4|Selector4~0_combout ),
	.datae(!\f4|state.MASTER_WAIT~q ),
	.dataf(!\f4|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector4~3 .extended_lut = "off";
defparam \f4|Selector4~3 .lut_mask = 64'h0222AAAA2222AAAA;
defparam \f4|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y187_N37
dffeas \f4|state.MASTER_WAIT (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|state.MASTER_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f4|state.MASTER_WAIT .is_wysiwyg = "true";
defparam \f4|state.MASTER_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N9
twentynm_lcell_comb \f4|state~10 (
// Equation(s):
// \f4|state~10_combout  = ( !\f4|state.MASTER_WAIT~q  & ( !\f4|state.R_VALID~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f4|state.R_VALID~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f4|state.MASTER_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~10 .extended_lut = "off";
defparam \f4|state~10 .lut_mask = 64'hF0F0F0F000000000;
defparam \f4|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N12
twentynm_lcell_comb \f4|always1~0 (
// Equation(s):
// \f4|always1~0_combout  = ( \f4|Equal1~0_combout  & ( (\f4|arlen [2] & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \axs_s0_rready~input_o )) ) ) # ( !\f4|Equal1~0_combout  & ( 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \axs_s0_rready~input_o ) ) )

	.dataa(!\f4|arlen [2]),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(!\axs_s0_rready~input_o ),
	.datae(gnd),
	.dataf(!\f4|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|always1~0 .extended_lut = "off";
defparam \f4|always1~0 .lut_mask = 64'h0033003300110011;
defparam \f4|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N30
twentynm_lcell_comb \f4|state~11 (
// Equation(s):
// \f4|state~11_combout  = ( \f4|Equal1~0_combout  & ( (\axs_s0_rready~input_o  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f4|arlen [2]) # (\f4|arlen [0])))) ) ) # ( !\f4|Equal1~0_combout  & ( (\axs_s0_rready~input_o  & 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) )

	.dataa(!\axs_s0_rready~input_o ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f4|arlen [0]),
	.datad(!\f4|arlen [2]),
	.datae(gnd),
	.dataf(!\f4|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~11 .extended_lut = "off";
defparam \f4|state~11 .lut_mask = 64'h1111111101110111;
defparam \f4|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N54
twentynm_lcell_comb \f4|state~12 (
// Equation(s):
// \f4|state~12_combout  = ( \axs_s0_arvalid~input_o  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (\f4|state.AR_READY~q  & (\axs_s0_rready~input_o  & ((!\f4|Equal0~0_combout ) # (!\f4|Equal0~1_combout )))) ) ) )

	.dataa(!\f4|state.AR_READY~q ),
	.datab(!\f4|Equal0~0_combout ),
	.datac(!\f4|Equal0~1_combout ),
	.datad(!\axs_s0_rready~input_o ),
	.datae(!\axs_s0_arvalid~input_o ),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~12 .extended_lut = "off";
defparam \f4|state~12 .lut_mask = 64'h0000000000000054;
defparam \f4|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N0
twentynm_lcell_comb \f4|state~13 (
// Equation(s):
// \f4|state~13_combout  = ( \f4|state~12_combout  & ( (!\f4|state~10_combout  & (((!\f4|always1~0_combout )))) # (\f4|state~10_combout  & (\f4|state.OF_EMPTY~q  & ((!\f4|state~11_combout )))) ) ) # ( !\f4|state~12_combout  & ( (!\f4|state~10_combout  & 
// (((!\f4|always1~0_combout )))) # (\f4|state~10_combout  & ((!\f4|state.OF_EMPTY~q ) # ((!\f4|state~11_combout )))) ) )

	.dataa(!\f4|state.OF_EMPTY~q ),
	.datab(!\f4|state~10_combout ),
	.datac(!\f4|always1~0_combout ),
	.datad(!\f4|state~11_combout ),
	.datae(gnd),
	.dataf(!\f4|state~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~13 .extended_lut = "off";
defparam \f4|state~13 .lut_mask = 64'hF3E2F3E2D1C0D1C0;
defparam \f4|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N33
twentynm_lcell_comb \f4|always1~1 (
// Equation(s):
// \f4|always1~1_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \axs_s0_rready~input_o  ) )

	.dataa(!\axs_s0_rready~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|always1~1 .extended_lut = "off";
defparam \f4|always1~1 .lut_mask = 64'h0000000055555555;
defparam \f4|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y187_N36
twentynm_lcell_comb \f4|state~14 (
// Equation(s):
// \f4|state~14_combout  = ( \f4|always1~1_combout  & ( \f4|Equal1~0_combout  & ( (!\f4|arlen [2] & ((!\f4|state~10_combout ) # ((\f4|state.OF_EMPTY~q  & !\f4|arlen [0])))) ) ) ) # ( !\f4|always1~1_combout  & ( \f4|Equal1~0_combout  & ( 
// (!\f4|state~10_combout ) # (\f4|state.OF_EMPTY~q ) ) ) ) # ( !\f4|always1~1_combout  & ( !\f4|Equal1~0_combout  & ( (!\f4|state~10_combout ) # (\f4|state.OF_EMPTY~q ) ) ) )

	.dataa(!\f4|state.OF_EMPTY~q ),
	.datab(!\f4|state~10_combout ),
	.datac(!\f4|arlen [2]),
	.datad(!\f4|arlen [0]),
	.datae(!\f4|always1~1_combout ),
	.dataf(!\f4|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~14 .extended_lut = "off";
defparam \f4|state~14 .lut_mask = 64'hDDDD0000DDDDD0C0;
defparam \f4|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N39
twentynm_lcell_comb \f4|state~15 (
// Equation(s):
// \f4|state~15_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (\axs_s0_rready~input_o  & (\axs_s0_arvalid~input_o  & ((!\f4|Equal0~1_combout ) # (!\f4|Equal0~0_combout )))) ) )

	.dataa(!\f4|Equal0~1_combout ),
	.datab(!\f4|Equal0~0_combout ),
	.datac(!\axs_s0_rready~input_o ),
	.datad(!\axs_s0_arvalid~input_o ),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~15 .extended_lut = "off";
defparam \f4|state~15 .lut_mask = 64'h00000000000E000E;
defparam \f4|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N51
twentynm_lcell_comb \f4|state~21 (
// Equation(s):
// \f4|state~21_combout  = ( \f4|always1~0_combout  & ( ((!\f4|state~14_combout  & ((\f4|state.OF_EMPTY~q ) # (\f4|state.MASTER_WAIT~q )))) # (\f4|state~15_combout ) ) ) # ( !\f4|always1~0_combout  & ( (\f4|state~15_combout  & (((!\f4|state.MASTER_WAIT~q  & 
// !\f4|state.OF_EMPTY~q )) # (\f4|state~14_combout ))) ) )

	.dataa(!\f4|state.MASTER_WAIT~q ),
	.datab(!\f4|state.OF_EMPTY~q ),
	.datac(!\f4|state~14_combout ),
	.datad(!\f4|state~15_combout ),
	.datae(gnd),
	.dataf(!\f4|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~21 .extended_lut = "off";
defparam \f4|state~21 .lut_mask = 64'h008F008F70FF70FF;
defparam \f4|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N6
twentynm_lcell_comb \f4|state~16 (
// Equation(s):
// \f4|state~16_combout  = ( \f4|Equal1~0_combout  & ( (\axs_s0_rready~input_o  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\f4|arlen [2] & \f4|state.R_VALID~q ))) ) ) # ( !\f4|Equal1~0_combout  & ( (\axs_s0_rready~input_o  & 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \f4|state.R_VALID~q )) ) )

	.dataa(!\axs_s0_rready~input_o ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f4|arlen [2]),
	.datad(!\f4|state.R_VALID~q ),
	.datae(gnd),
	.dataf(!\f4|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~16 .extended_lut = "off";
defparam \f4|state~16 .lut_mask = 64'h0011001100010001;
defparam \f4|state~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N42
twentynm_lcell_comb \f4|state~17 (
// Equation(s):
// \f4|state~17_combout  = ( \f4|always1~0_combout  & ( (!\f4|state~11_combout  & (((\f4|state.OF_EMPTY~q  & !\f4|state~10_combout )) # (\reset_reset~input_o ))) ) ) # ( !\f4|always1~0_combout  & ( (!\f4|state~11_combout ) # ((!\reset_reset~input_o  & 
// ((!\f4|state.OF_EMPTY~q ) # (!\f4|state~10_combout )))) ) )

	.dataa(!\f4|state.OF_EMPTY~q ),
	.datab(!\reset_reset~input_o ),
	.datac(!\f4|state~10_combout ),
	.datad(!\f4|state~11_combout ),
	.datae(gnd),
	.dataf(!\f4|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~17 .extended_lut = "off";
defparam \f4|state~17 .lut_mask = 64'hFFC8FFC873007300;
defparam \f4|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N18
twentynm_lcell_comb \f4|state~18 (
// Equation(s):
// \f4|state~18_combout  = ( !\f4|state~16_combout  & ( \f4|state~17_combout  & ( (!\reset_reset~input_o  & (((!\f4|state.OF_EMPTY~q  & \f4|state~21_combout )) # (\f4|state~13_combout ))) ) ) ) # ( \f4|state~16_combout  & ( !\f4|state~17_combout  & ( 
// !\reset_reset~input_o  ) ) ) # ( !\f4|state~16_combout  & ( !\f4|state~17_combout  & ( (!\reset_reset~input_o  & (((\f4|state~21_combout ) # (\f4|state~13_combout )) # (\f4|state.OF_EMPTY~q ))) ) ) )

	.dataa(!\reset_reset~input_o ),
	.datab(!\f4|state.OF_EMPTY~q ),
	.datac(!\f4|state~13_combout ),
	.datad(!\f4|state~21_combout ),
	.datae(!\f4|state~16_combout ),
	.dataf(!\f4|state~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~18 .extended_lut = "off";
defparam \f4|state~18 .lut_mask = 64'h2AAAAAAA0A8A0000;
defparam \f4|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y187_N20
dffeas \f4|state.INIT (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f4|state.INIT .is_wysiwyg = "true";
defparam \f4|state.INIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N51
twentynm_lcell_comb \f4|Selector3~1 (
// Equation(s):
// \f4|Selector3~1_combout  = (\f4|state.R_VALID_LAST~q  & !\axs_s0_rready~input_o )

	.dataa(gnd),
	.datab(!\f4|state.R_VALID_LAST~q ),
	.datac(!\axs_s0_rready~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector3~1 .extended_lut = "off";
defparam \f4|Selector3~1 .lut_mask = 64'h3030303030303030;
defparam \f4|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N48
twentynm_lcell_comb \f4|Selector3~0 (
// Equation(s):
// \f4|Selector3~0_combout  = (\f4|state.AR_READY~q  & \axs_s0_arvalid~input_o )

	.dataa(!\f4|state.AR_READY~q ),
	.datab(gnd),
	.datac(!\axs_s0_arvalid~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector3~0 .extended_lut = "off";
defparam \f4|Selector3~0 .lut_mask = 64'h0505050505050505;
defparam \f4|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N54
twentynm_lcell_comb \f4|Selector3~2 (
// Equation(s):
// \f4|Selector3~2_combout  = ( \axs_s0_rready~input_o  & ( \f4|Equal1~1_combout  & ( (((!\f4|arlen [0] & \f4|state.OF_EMPTY~q )) # (\f4|state.R_VALID~q )) # (\f4|state.MASTER_WAIT~q ) ) ) ) # ( !\axs_s0_rready~input_o  & ( \f4|Equal1~1_combout  & ( 
// ((!\f4|arlen [0] & \f4|state.OF_EMPTY~q )) # (\f4|state.R_VALID~q ) ) ) )

	.dataa(!\f4|state.MASTER_WAIT~q ),
	.datab(!\f4|state.R_VALID~q ),
	.datac(!\f4|arlen [0]),
	.datad(!\f4|state.OF_EMPTY~q ),
	.datae(!\axs_s0_rready~input_o ),
	.dataf(!\f4|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector3~2 .extended_lut = "off";
defparam \f4|Selector3~2 .lut_mask = 64'h0000000033F377F7;
defparam \f4|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N45
twentynm_lcell_comb \f4|Selector3~3 (
// Equation(s):
// \f4|Selector3~3_combout  = ( \f4|Equal0~0_combout  & ( \f4|Selector3~2_combout  & ( (\f4|Selector3~1_combout ) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( !\f4|Equal0~0_combout  & ( \f4|Selector3~2_combout  & ( 
// (\f4|Selector3~1_combout ) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( \f4|Equal0~0_combout  & ( !\f4|Selector3~2_combout  & ( ((\f4|Equal0~1_combout  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \f4|Selector3~0_combout ))) # (\f4|Selector3~1_combout ) ) ) ) # ( !\f4|Equal0~0_combout  & ( !\f4|Selector3~2_combout  & ( \f4|Selector3~1_combout  ) ) )

	.dataa(!\f4|Equal0~1_combout ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f4|Selector3~1_combout ),
	.datad(!\f4|Selector3~0_combout ),
	.datae(!\f4|Equal0~0_combout ),
	.dataf(!\f4|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector3~3 .extended_lut = "off";
defparam \f4|Selector3~3 .lut_mask = 64'h0F0F0F1F3F3F3F3F;
defparam \f4|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y187_N47
dffeas \f4|state.R_VALID_LAST (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|state.R_VALID_LAST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f4|state.R_VALID_LAST .is_wysiwyg = "true";
defparam \f4|state.R_VALID_LAST .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N3
twentynm_lcell_comb \f4|Selector1~0 (
// Equation(s):
// \f4|Selector1~0_combout  = ( \f4|state.AR_READY~q  & ( \axs_s0_rready~input_o  & ( (!\f4|state.INIT~q ) # ((!\axs_s0_arvalid~input_o ) # (\f4|state.R_VALID_LAST~q )) ) ) ) # ( !\f4|state.AR_READY~q  & ( \axs_s0_rready~input_o  & ( (!\f4|state.INIT~q ) # 
// (\f4|state.R_VALID_LAST~q ) ) ) ) # ( \f4|state.AR_READY~q  & ( !\axs_s0_rready~input_o  & ( (!\f4|state.INIT~q ) # (!\axs_s0_arvalid~input_o ) ) ) ) # ( !\f4|state.AR_READY~q  & ( !\axs_s0_rready~input_o  & ( !\f4|state.INIT~q  ) ) )

	.dataa(!\f4|state.INIT~q ),
	.datab(gnd),
	.datac(!\f4|state.R_VALID_LAST~q ),
	.datad(!\axs_s0_arvalid~input_o ),
	.datae(!\f4|state.AR_READY~q ),
	.dataf(!\axs_s0_rready~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector1~0 .extended_lut = "off";
defparam \f4|Selector1~0 .lut_mask = 64'hAAAAFFAAAFAFFFAF;
defparam \f4|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y187_N5
dffeas \f4|state.AR_READY (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|state.AR_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f4|state.AR_READY .is_wysiwyg = "true";
defparam \f4|state.AR_READY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N36
twentynm_lcell_comb \f4|Selector2~0 (
// Equation(s):
// \f4|Selector2~0_combout  = ( !\f4|state.OF_EMPTY~q  & ( !\f4|state.R_VALID~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f4|state.R_VALID~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f4|state.OF_EMPTY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector2~0 .extended_lut = "off";
defparam \f4|Selector2~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \f4|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N24
twentynm_lcell_comb \f4|Selector2~1 (
// Equation(s):
// \f4|Selector2~1_combout  = ( \axs_s0_arvalid~input_o  & ( \axs_s0_rready~input_o  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((!\f4|Selector2~0_combout ) # (\f4|state.MASTER_WAIT~q )) # (\f4|state.AR_READY~q ))) ) ) ) # ( 
// !\axs_s0_arvalid~input_o  & ( \axs_s0_rready~input_o  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\f4|Selector2~0_combout ) # (\f4|state.MASTER_WAIT~q ))) ) ) ) # ( \axs_s0_arvalid~input_o  & ( !\axs_s0_rready~input_o  & ( 
// (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\f4|Selector2~0_combout ) # (\f4|state.AR_READY~q ))) ) ) ) # ( !\axs_s0_arvalid~input_o  & ( !\axs_s0_rready~input_o  & ( 
// (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & !\f4|Selector2~0_combout ) ) ) )

	.dataa(!\f4|state.AR_READY~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f4|state.MASTER_WAIT~q ),
	.datad(!\f4|Selector2~0_combout ),
	.datae(!\axs_s0_arvalid~input_o ),
	.dataf(!\axs_s0_rready~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|Selector2~1 .extended_lut = "off";
defparam \f4|Selector2~1 .lut_mask = 64'hCC00CC44CC0CCC4C;
defparam \f4|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y187_N25
dffeas \f4|state.OF_EMPTY (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|state.OF_EMPTY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f4|state.OF_EMPTY .is_wysiwyg = "true";
defparam \f4|state.OF_EMPTY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N3
twentynm_lcell_comb \f4|state~19 (
// Equation(s):
// \f4|state~19_combout  = ( \f4|always1~0_combout  & ( ((!\reset_reset~input_o  & ((!\f4|state.OF_EMPTY~q ) # (\f4|state~10_combout )))) # (\f4|state~11_combout ) ) ) # ( !\f4|always1~0_combout  & ( (\f4|state~11_combout  & (((\f4|state.OF_EMPTY~q  & 
// \f4|state~10_combout )) # (\reset_reset~input_o ))) ) )

	.dataa(!\f4|state.OF_EMPTY~q ),
	.datab(!\f4|state~10_combout ),
	.datac(!\reset_reset~input_o ),
	.datad(!\f4|state~11_combout ),
	.datae(gnd),
	.dataf(!\f4|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~19 .extended_lut = "off";
defparam \f4|state~19 .lut_mask = 64'h001F001FB0FFB0FF;
defparam \f4|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N24
twentynm_lcell_comb \f4|state~20 (
// Equation(s):
// \f4|state~20_combout  = ( \f4|state~13_combout  & ( \f4|state~16_combout  & ( (!\reset_reset~input_o  & \f4|state~19_combout ) ) ) ) # ( !\f4|state~13_combout  & ( \f4|state~16_combout  & ( (!\reset_reset~input_o  & \f4|state~19_combout ) ) ) ) # ( 
// !\f4|state~13_combout  & ( !\f4|state~16_combout  & ( (!\reset_reset~input_o  & ((!\f4|state.OF_EMPTY~q  & ((\f4|state~21_combout ))) # (\f4|state.OF_EMPTY~q  & (\f4|state~19_combout )))) ) ) )

	.dataa(!\reset_reset~input_o ),
	.datab(!\f4|state.OF_EMPTY~q ),
	.datac(!\f4|state~19_combout ),
	.datad(!\f4|state~21_combout ),
	.datae(!\f4|state~13_combout ),
	.dataf(!\f4|state~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|state~20 .extended_lut = "off";
defparam \f4|state~20 .lut_mask = 64'h028A00000A0A0A0A;
defparam \f4|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y187_N26
dffeas \f4|state.R_VALID (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|state.R_VALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f4|state.R_VALID .is_wysiwyg = "true";
defparam \f4|state.R_VALID .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N18
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  = ( \f4|state.AR_READY~q  & ( \f4|state.MASTER_WAIT~q  & ( !\axs_s0_rready~input_o  ) ) ) # ( !\f4|state.AR_READY~q  & ( \f4|state.MASTER_WAIT~q  & ( !\axs_s0_rready~input_o  ) ) ) 
// # ( \f4|state.AR_READY~q  & ( !\f4|state.MASTER_WAIT~q  & ( !\axs_s0_arvalid~input_o  ) ) ) # ( !\f4|state.AR_READY~q  & ( !\f4|state.MASTER_WAIT~q  & ( (!\f4|state.R_VALID~q  & !\f4|state.OF_EMPTY~q ) ) ) )

	.dataa(!\axs_s0_arvalid~input_o ),
	.datab(!\axs_s0_rready~input_o ),
	.datac(!\f4|state.R_VALID~q ),
	.datad(!\f4|state.OF_EMPTY~q ),
	.datae(!\f4|state.AR_READY~q ),
	.dataf(!\f4|state.MASTER_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1 .lut_mask = 64'hF000AAAACCCCCCCC;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y180_N54
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (\f3|state.INIT~q  & 
// ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout )))) ) ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\f3|state.INIT~q  & 
// (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ))) ) ) ) # ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( \f3|state.INIT~q  ) ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ))) ) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f3|state.INIT~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h2233333310003233;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y180_N55
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y187_N12
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = ( \f4|state.MASTER_WAIT~q  & ( \f4|Selector2~0_combout  & ( (\axs_s0_rready~input_o  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( 
// !\f4|state.MASTER_WAIT~q  & ( \f4|Selector2~0_combout  & ( (\axs_s0_arvalid~input_o  & (\f4|state.AR_READY~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) ) ) # ( \f4|state.MASTER_WAIT~q  & ( !\f4|Selector2~0_combout  & ( 
// (\axs_s0_rready~input_o  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( !\f4|state.MASTER_WAIT~q  & ( !\f4|Selector2~0_combout  & ( (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\f4|state.AR_READY~q 
// ) # (\axs_s0_arvalid~input_o ))) ) ) )

	.dataa(!\axs_s0_arvalid~input_o ),
	.datab(!\axs_s0_rready~input_o ),
	.datac(!\f4|state.AR_READY~q ),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\f4|state.MASTER_WAIT~q ),
	.dataf(!\f4|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 64'h00F5003300050033;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N0
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y180_N0
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( !\f3|state.INIT~q  
// ) ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (!\f3|state.INIT~q ) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) 
// ) ) ) # ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( (!\f3|state.INIT~q ) # (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) )

	.dataa(gnd),
	.datab(!\f3|state.INIT~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hFCFCFFFFCFCFCCCC;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N2
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N3
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000FF00000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N4
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N6
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000FF0000000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N8
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N9
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000FF00000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N10
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N12
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000FF00000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N14
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N15
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000FF00000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N16
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N18
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000FF00000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N19
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y180_N30
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) ) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h8080000000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N21
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h0000FF0000000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N23
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N24
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h0000FF00000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N26
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N27
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h0000FF0000000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N28
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N30
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .lut_mask = 64'h0000FF0000003333;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N31
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N33
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .lut_mask = 64'h0000FF0000000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N35
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N36
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12 .lut_mask = 64'h0000FF0000000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y180_N37
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[12] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N54
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( 
// (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12] & (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] & 
// (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] & !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]))) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12]),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h8000800000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N42
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout )) ) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h0000000A00000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y180_N36
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (\f3|state.INIT~q  & (((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout )) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))) ) 
// ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f3|state.INIT~q  & 
// ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout )) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))))) ) ) ) # ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) 
// # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))))) ) ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & \f3|state.INIT~q ))) ) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datad(!\f3|state.INIT~q ),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'h008000DA008500DF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y180_N38
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y180_N24
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (\f3|state.INIT~q  & (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))) ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( 
// (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(!\f3|state.INIT~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0033103000331030;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y180_N26
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y180_N21
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) ) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(gnd),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000000101;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N57
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12] & 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] & 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]))) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12]),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000010001;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y180_N51
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout )) ) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datad(gnd),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000000101;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y180_N27
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( 
// (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ) ) ) ) # ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout )) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ) ) ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ))) ) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0A0F5F0F0000AAFF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y180_N28
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N42
twentynm_lcell_comb \f3|next_state.INIT~2 (
// Equation(s):
// \f3|next_state.INIT~2_combout  = ( \f3|varint_eq_next~1_combout  & ( \f3|varint_eq_next~2_combout  & ( (\f3|next_state.INIT~0_combout  & ((!\f3|always1~1_combout ) # ((!\f3|varint_eq_next~7_combout ) # (!\f3|varint_eq_next~9_combout )))) ) ) ) # ( 
// !\f3|varint_eq_next~1_combout  & ( \f3|varint_eq_next~2_combout  & ( \f3|next_state.INIT~0_combout  ) ) ) # ( \f3|varint_eq_next~1_combout  & ( !\f3|varint_eq_next~2_combout  & ( \f3|next_state.INIT~0_combout  ) ) ) # ( !\f3|varint_eq_next~1_combout  & ( 
// !\f3|varint_eq_next~2_combout  & ( \f3|next_state.INIT~0_combout  ) ) )

	.dataa(!\f3|always1~1_combout ),
	.datab(!\f3|varint_eq_next~7_combout ),
	.datac(!\f3|next_state.INIT~0_combout ),
	.datad(!\f3|varint_eq_next~9_combout ),
	.datae(!\f3|varint_eq_next~1_combout ),
	.dataf(!\f3|varint_eq_next~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|next_state.INIT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|next_state.INIT~2 .extended_lut = "off";
defparam \f3|next_state.INIT~2 .lut_mask = 64'h0F0F0F0F0F0F0F0E;
defparam \f3|next_state.INIT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N12
twentynm_lcell_comb \f3|Selector0~0 (
// Equation(s):
// \f3|Selector0~0_combout  = ( \f3|state.WAIT_DATA~q  & ( \f3|next_state.INIT~2_combout  & ( !\f3|always1~3_combout  ) ) ) # ( !\f3|state.WAIT_DATA~q  & ( \f3|next_state.INIT~2_combout  & ( !\f3|state.OF_FULL~q  ) ) ) # ( \f3|state.WAIT_DATA~q  & ( 
// !\f3|next_state.INIT~2_combout  & ( (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\f3|always1~4_combout  & !\f3|always1~3_combout )) ) ) ) # ( !\f3|state.WAIT_DATA~q  & ( !\f3|next_state.INIT~2_combout  & ( !\f3|state.OF_FULL~q  ) ) 
// )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\f3|state.OF_FULL~q ),
	.datac(!\f3|always1~4_combout ),
	.datad(!\f3|always1~3_combout ),
	.datae(!\f3|state.WAIT_DATA~q ),
	.dataf(!\f3|next_state.INIT~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|Selector0~0 .extended_lut = "off";
defparam \f3|Selector0~0 .lut_mask = 64'hCCCC5000CCCCFF00;
defparam \f3|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y176_N13
dffeas \f3|state.WAIT_DATA (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3|state.WAIT_DATA .is_wysiwyg = "true";
defparam \f3|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N54
twentynm_lcell_comb \f3|state~11 (
// Equation(s):
// \f3|state~11_combout  = ( \f3|Equal1~1_combout  & ( \f3|Equal1~3_combout  & ( (\f3|always1~1_combout  & (\f3|Equal1~2_combout  & !\f3|Equal1~0_combout )) ) ) )

	.dataa(!\f3|always1~1_combout ),
	.datab(gnd),
	.datac(!\f3|Equal1~2_combout ),
	.datad(!\f3|Equal1~0_combout ),
	.datae(!\f3|Equal1~1_combout ),
	.dataf(!\f3|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|state~11 .extended_lut = "off";
defparam \f3|state~11 .lut_mask = 64'h0000000000000500;
defparam \f3|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y176_N21
twentynm_lcell_comb \f3|state~12 (
// Equation(s):
// \f3|state~12_combout  = ( \f3|always1~5_combout  & ( (!\f3|state~11_combout  & (!\reset_reset~input_o  & ((\f3|state.OF_FULL~q ) # (\f3|state.WAIT_DATA~q )))) ) )

	.dataa(!\f3|state.WAIT_DATA~q ),
	.datab(!\f3|state.OF_FULL~q ),
	.datac(!\f3|state~11_combout ),
	.datad(!\reset_reset~input_o ),
	.datae(gnd),
	.dataf(!\f3|always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|state~12 .extended_lut = "off";
defparam \f3|state~12 .lut_mask = 64'h0000000070007000;
defparam \f3|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y176_N22
dffeas \f3|state.R_PUSH (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|state.R_PUSH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3|state.R_PUSH .is_wysiwyg = "true";
defparam \f3|state.R_PUSH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y176_N6
twentynm_lcell_comb \f3b|state~5 (
// Equation(s):
// \f3b|state~5_combout  = ( \f3b|state.R_READY~q  & ( \f3|state.R_PUSH~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) ) # ( !\f3b|state.R_READY~q  & ( \f3|state.R_PUSH~q  & ( (\f3b|state.R_FETCH~q  & 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( \f3b|state.R_READY~q  & ( !\f3|state.R_PUSH~q  & ( (!\f3|state.R_PUSH_INC~q ) # (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( !\f3b|state.R_READY~q  
// & ( !\f3|state.R_PUSH~q  & ( (\f3b|state.R_FETCH~q  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) )

	.dataa(!\f3|state.R_PUSH_INC~q ),
	.datab(!\f3b|state.R_FETCH~q ),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\f3b|state.R_READY~q ),
	.dataf(!\f3|state.R_PUSH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3b|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3b|state~5 .extended_lut = "off";
defparam \f3b|state~5 .lut_mask = 64'h0033AAFF003300FF;
defparam \f3b|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y176_N8
dffeas \f3b|state.R_READY (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3b|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3b|state.R_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3b|state.R_READY .is_wysiwyg = "true";
defparam \f3b|state.R_READY .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N36
twentynm_lcell_comb \f3|always1~0 (
// Equation(s):
// \f3|always1~0_combout  = ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \f3b|state.R_READY~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3b|state.R_READY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|always1~0 .extended_lut = "off";
defparam \f3|always1~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \f3|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y176_N48
twentynm_lcell_comb \f3|state~14 (
// Equation(s):
// \f3|state~14_combout  = ( \f3|raw_data_eq_next~7_combout  & ( !\f3|always1~2_combout  & ( (\f3|always1~0_combout  & (!\f3|always1~5_combout  & (!\f3|state~11_combout  & \f3|state~13_combout ))) ) ) )

	.dataa(!\f3|always1~0_combout ),
	.datab(!\f3|always1~5_combout ),
	.datac(!\f3|state~11_combout ),
	.datad(!\f3|state~13_combout ),
	.datae(!\f3|raw_data_eq_next~7_combout ),
	.dataf(!\f3|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f3|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f3|state~14 .extended_lut = "off";
defparam \f3|state~14 .lut_mask = 64'h0000004000000000;
defparam \f3|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y176_N49
dffeas \f3|state.R_PUSH_INC (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f3|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f3|state.R_PUSH_INC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f3|state.R_PUSH_INC .is_wysiwyg = "true";
defparam \f3|state.R_PUSH_INC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N48
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = ( \f3b|state.R_FETCH~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) # ( !\f3b|state.R_FETCH~q  & ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (\f3|state.R_PUSH~q ) # (\f3|state.R_PUSH_INC~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\f3|state.R_PUSH~q ),
	.datae(!\f3b|state.R_FETCH~q ),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 64'h000000000FFFFFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y176_N42
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))) ) ) )

	.dataa(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000000001;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y176_N19
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N21
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE_q  & (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE_q  & 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE_q  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) ) ) )

	.dataa(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE_q ),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]~DUPLICATE_q ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]~DUPLICATE_q ),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000000001;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N24
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( (\raw_data_push~0_combout  & 
// (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & \raw_data_push~1_combout ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) )

	.dataa(!\raw_data_push~0_combout ),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datad(!\raw_data_push~1_combout ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000CCCC0004CCCC;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y176_N26
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N21
twentynm_lcell_comb \f1|Selector2~0 (
// Equation(s):
// \f1|Selector2~0_combout  = ( \f1|index [1] & ( \f1|state.RF_FULL~q  & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( !\f1|index [1] & ( 
// \f1|state.RF_FULL~q  & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((!\f1|index [0]) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))) ) ) ) # ( \f1|index [1] & ( !\f1|state.RF_FULL~q  & ( 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( !\f1|index [1] & ( !\f1|state.RF_FULL~q  & ( 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\f1|index [0]),
	.datad(gnd),
	.datae(!\f1|index [1]),
	.dataf(!\f1|state.RF_FULL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|Selector2~0 .extended_lut = "off";
defparam \f1|Selector2~0 .lut_mask = 64'h44444444C4C44444;
defparam \f1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y175_N22
dffeas \f1|state.PUSH_0 (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|state.PUSH_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f1|state.PUSH_0 .is_wysiwyg = "true";
defparam \f1|state.PUSH_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N36
twentynm_lcell_comb \f1|index~2 (
// Equation(s):
// \f1|index~2_combout  = ( \f1|index [1] & ( \f1|state.PUSH_0~q  & ( !\f1|index [0] ) ) ) # ( !\f1|index [1] & ( \f1|state.PUSH_0~q  & ( \f1|index [0] ) ) ) # ( \f1|index [1] & ( !\f1|state.PUSH_0~q  & ( (!\f1|index [0] & ((\f1|state.PUSH_2~q ) # 
// (\f1|state.PUSH_1~q ))) ) ) ) # ( !\f1|index [1] & ( !\f1|state.PUSH_0~q  & ( (\f1|index [0] & ((\f1|state.PUSH_2~q ) # (\f1|state.PUSH_1~q ))) ) ) )

	.dataa(!\f1|index [0]),
	.datab(!\f1|state.PUSH_1~q ),
	.datac(!\f1|state.PUSH_2~q ),
	.datad(gnd),
	.datae(!\f1|index [1]),
	.dataf(!\f1|state.PUSH_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|index~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|index~2 .extended_lut = "off";
defparam \f1|index~2 .lut_mask = 64'h15152A2A5555AAAA;
defparam \f1|index~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N54
twentynm_lcell_comb \f1|index[1]~1 (
// Equation(s):
// \f1|index[1]~1_combout  = ( \f1|state.INIT~q  & ( \f1|state.PUSH_1~q  & ( !\reset_reset~input_o  ) ) ) # ( !\f1|state.INIT~q  & ( \f1|state.PUSH_1~q  & ( !\reset_reset~input_o  ) ) ) # ( \f1|state.INIT~q  & ( !\f1|state.PUSH_1~q  & ( 
// (!\reset_reset~input_o  & (((\f1|state.PUSH_2~q ) # (\f1|state.PUSH_0~q )) # (\f1|state.PUSH_3~q ))) ) ) ) # ( !\f1|state.INIT~q  & ( !\f1|state.PUSH_1~q  & ( !\reset_reset~input_o  ) ) )

	.dataa(!\f1|state.PUSH_3~q ),
	.datab(!\f1|state.PUSH_0~q ),
	.datac(!\f1|state.PUSH_2~q ),
	.datad(!\reset_reset~input_o ),
	.datae(!\f1|state.INIT~q ),
	.dataf(!\f1|state.PUSH_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|index[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|index[1]~1 .extended_lut = "off";
defparam \f1|index[1]~1 .lut_mask = 64'hFF007F00FF00FF00;
defparam \f1|index[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y176_N38
dffeas \f1|index[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f1|index~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f1|index[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|index[1] .is_wysiwyg = "true";
defparam \f1|index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N48
twentynm_lcell_comb \f1|state~10 (
// Equation(s):
// \f1|state~10_combout  = ( !\reset_reset~input_o  & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) )

	.dataa(gnd),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset_reset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|state~10 .extended_lut = "off";
defparam \f1|state~10 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \f1|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N15
twentynm_lcell_comb \f1|state~13 (
// Equation(s):
// \f1|state~13_combout  = ( \f1|state~10_combout  & ( ((\f1|state.RF_FULL~q  & (!\f1|index [0] & \f1|index [1]))) # (\f1|state.PUSH_1~q ) ) )

	.dataa(!\f1|state.RF_FULL~q ),
	.datab(!\f1|index [0]),
	.datac(!\f1|state.PUSH_1~q ),
	.datad(!\f1|index [1]),
	.datae(gnd),
	.dataf(!\f1|state~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|state~13 .extended_lut = "off";
defparam \f1|state~13 .lut_mask = 64'h000000000F4F0F4F;
defparam \f1|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y175_N17
dffeas \f1|state.PUSH_2 (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f1|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|state.PUSH_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f1|state.PUSH_2 .is_wysiwyg = "true";
defparam \f1|state.PUSH_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N12
twentynm_lcell_comb \f1|index~0 (
// Equation(s):
// \f1|index~0_combout  = ( !\f1|index [0] & ( \f1|state.PUSH_1~q  ) ) # ( !\f1|index [0] & ( !\f1|state.PUSH_1~q  & ( (\f1|state.PUSH_0~q ) # (\f1|state.PUSH_2~q ) ) ) )

	.dataa(!\f1|state.PUSH_2~q ),
	.datab(gnd),
	.datac(!\f1|state.PUSH_0~q ),
	.datad(gnd),
	.datae(!\f1|index [0]),
	.dataf(!\f1|state.PUSH_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|index~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|index~0 .extended_lut = "off";
defparam \f1|index~0 .lut_mask = 64'h5F5F0000FFFF0000;
defparam \f1|index~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y176_N14
dffeas \f1|index[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f1|index~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f1|index[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|index[0] .is_wysiwyg = "true";
defparam \f1|index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N6
twentynm_lcell_comb \f1|state~12 (
// Equation(s):
// \f1|state~12_combout  = ( \f1|index [1] & ( \f1|state~10_combout  & ( \f1|state.PUSH_0~q  ) ) ) # ( !\f1|index [1] & ( \f1|state~10_combout  & ( ((\f1|state.RF_FULL~q  & \f1|index [0])) # (\f1|state.PUSH_0~q ) ) ) )

	.dataa(!\f1|state.RF_FULL~q ),
	.datab(!\f1|index [0]),
	.datac(!\f1|state.PUSH_0~q ),
	.datad(gnd),
	.datae(!\f1|index [1]),
	.dataf(!\f1|state~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|state~12 .extended_lut = "off";
defparam \f1|state~12 .lut_mask = 64'h000000001F1F0F0F;
defparam \f1|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y175_N8
dffeas \f1|state.PUSH_1 (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f1|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|state.PUSH_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f1|state.PUSH_1 .is_wysiwyg = "true";
defparam \f1|state.PUSH_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N24
twentynm_lcell_comb \f1|Selector1~0 (
// Equation(s):
// \f1|Selector1~0_combout  = ( \f1|state.RF_FULL~q  & ( \f1|state.PUSH_0~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) ) # ( !\f1|state.RF_FULL~q  & ( \f1|state.PUSH_0~q  & ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) ) # ( \f1|state.RF_FULL~q  & ( !\f1|state.PUSH_0~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) ) # ( !\f1|state.RF_FULL~q  & ( !\f1|state.PUSH_0~q  & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (((\f1|state.PUSH_2~q ) # (\f1|state.PUSH_1~q )) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\f1|state.PUSH_1~q ),
	.datac(!\f1|state.PUSH_2~q ),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(!\f1|state.RF_FULL~q ),
	.dataf(!\f1|state.PUSH_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|Selector1~0 .extended_lut = "off";
defparam \f1|Selector1~0 .lut_mask = 64'h007F00FF00FF00FF;
defparam \f1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y175_N25
dffeas \f1|state.RF_FULL (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|state.RF_FULL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f1|state.RF_FULL .is_wysiwyg = "true";
defparam \f1|state.RF_FULL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N12
twentynm_lcell_comb \f1|state~11 (
// Equation(s):
// \f1|state~11_combout  = ( \f1|state~10_combout  & ( ((\f1|state.RF_FULL~q  & (\f1|index [0] & \f1|index [1]))) # (\f1|state.PUSH_2~q ) ) )

	.dataa(!\f1|state.RF_FULL~q ),
	.datab(!\f1|index [0]),
	.datac(!\f1|state.PUSH_2~q ),
	.datad(!\f1|index [1]),
	.datae(gnd),
	.dataf(!\f1|state~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|state~11 .extended_lut = "off";
defparam \f1|state~11 .lut_mask = 64'h000000000F1F0F1F;
defparam \f1|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y175_N14
dffeas \f1|state.PUSH_3 (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f1|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|state.PUSH_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f1|state.PUSH_3 .is_wysiwyg = "true";
defparam \f1|state.PUSH_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y175_N36
twentynm_lcell_comb \f1|Selector0~0 (
// Equation(s):
// \f1|Selector0~0_combout  = ( \f1|state.RD_READY~q  & ( (!\f1|state.INIT~q ) # ((!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (\f1|state.PUSH_3~q )) ) ) # ( !\f1|state.RD_READY~q  & ( (!\f1|state.INIT~q ) # (\f1|state.PUSH_3~q ) ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f1|state.PUSH_3~q ),
	.datad(gnd),
	.datae(!\f1|state.RD_READY~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|Selector0~0 .extended_lut = "off";
defparam \f1|Selector0~0 .lut_mask = 64'hAFAFEFEFAFAFEFEF;
defparam \f1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y175_N38
dffeas \f1|state.RD_READY (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|state.RD_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f1|state.RD_READY .is_wysiwyg = "true";
defparam \f1|state.RD_READY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N6
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \f0|state.B_READY_RN~q  & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  $ (!\f1|state.RD_READY~q ))) ) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \f0|state.B_READY_RN~q  & ( 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\f0|state.B_READY_RN~q  & ( 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & (!\f1|state.RD_READY~q  $ (((!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \f0|state.B_READY_RL~q ))))) ) ) ) # ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\f0|state.B_READY_RN~q  & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ((!\f0|state.B_READY_RL~q ) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\f0|state.B_READY_RL~q ),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\f0|state.B_READY_RN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h00DD00D20055005A;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y175_N22
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N48
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \f0|state.B_READY_RN~q  & ( (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// ((!\f1|state.RD_READY~q ) # (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) ) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( !\f0|state.B_READY_RN~q  & ( 
// (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\f0|state.B_READY_RL~q  & ((!\f1|state.RD_READY~q ) # (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )))) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\f0|state.B_READY_RL~q ),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\f0|state.B_READY_RN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'h22200000AAA00000;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N36
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \f1|state.RD_READY~q  & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((!\f0|state.B_READY_RL~q  & !\f0|state.B_READY_RN~q )) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(!\f0|state.B_READY_RL~q ),
	.datac(!\f0|state.B_READY_RN~q ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h0000000000D500D5;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N42
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h000000FF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y175_N44
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N45
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h000000FF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y175_N46
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N48
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h000000FF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y175_N50
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N51
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h000000FF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y175_N52
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N54
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h000000FF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y175_N56
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N57
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h000000FF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X145_Y175_N58
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N6
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] & ( (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h8000000000000000;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N24
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f0|state.INIT~q  & 
// (((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout )) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))) ) ) ) 
// # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f0|state.INIT~q  & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout 
// ) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) ) ) ) # ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (\f0|state.INIT~q  & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) ) ) ) # ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f0|state.INIT~q  & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datab(!\f0|state.INIT~q ),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 64'h0333033303331333;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y175_N26
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N21
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (\f0|state.INIT~q  & ((!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) 
// # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (\f0|state.INIT~q  & ((!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  
// & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h1054105444554455;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N18
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y175_N20
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N12
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = ( \f1|state.RD_READY~q  & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) )

	.dataa(gnd),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h0000000033333333;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N0
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000000505;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N15
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000050005;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X145_Y175_N12
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout )) ) )

	.dataa(gnd),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000030003;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N39
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h550055005F005F00;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y175_N41
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N9
twentynm_lcell_comb \f0|always1~2 (
// Equation(s):
// \f0|always1~2_combout  = ( \axs_s0_awaddr[7]~input_o  & ( (\axs_s0_awaddr[4]~input_o  & (\axs_s0_awaddr[5]~input_o  & (\axs_s0_awaddr[6]~input_o  & !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) )

	.dataa(!\axs_s0_awaddr[4]~input_o ),
	.datab(!\axs_s0_awaddr[5]~input_o ),
	.datac(!\axs_s0_awaddr[6]~input_o ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\axs_s0_awaddr[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|always1~2 .extended_lut = "off";
defparam \f0|always1~2 .lut_mask = 64'h0000000001000100;
defparam \f0|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N39
twentynm_lcell_comb \f0|Selector5~0 (
// Equation(s):
// \f0|Selector5~0_combout  = ( \f0|state.W_READY_RL~q  & ( \f0|always1~2_combout  & ( (!\axs_s0_wvalid~input_o ) # ((\f0|state.AW_READY~q  & (\f0|always1~0_combout  & \axs_s0_awaddr[0]~input_o ))) ) ) ) # ( !\f0|state.W_READY_RL~q  & ( \f0|always1~2_combout 
//  & ( (\f0|state.AW_READY~q  & (\f0|always1~0_combout  & \axs_s0_awaddr[0]~input_o )) ) ) ) # ( \f0|state.W_READY_RL~q  & ( !\f0|always1~2_combout  & ( !\axs_s0_wvalid~input_o  ) ) )

	.dataa(!\f0|state.AW_READY~q ),
	.datab(!\f0|always1~0_combout ),
	.datac(!\axs_s0_awaddr[0]~input_o ),
	.datad(!\axs_s0_wvalid~input_o ),
	.datae(!\f0|state.W_READY_RL~q ),
	.dataf(!\f0|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|Selector5~0 .extended_lut = "off";
defparam \f0|Selector5~0 .lut_mask = 64'h0000FF000101FF01;
defparam \f0|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N41
dffeas \f0|state.W_READY_RL (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.W_READY_RL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.W_READY_RL .is_wysiwyg = "true";
defparam \f0|state.W_READY_RL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N45
twentynm_lcell_comb \f0|WideOr8 (
// Equation(s):
// \f0|WideOr8~combout  = ( \f0|state.W_READY_RN~q  ) # ( !\f0|state.W_READY_RN~q  & ( ((\f0|state.W_READY_VN~q ) # (\f0|state.W_READY_RL~q )) # (\f0|state.W_READY_VL~q ) ) )

	.dataa(!\f0|state.W_READY_VL~q ),
	.datab(gnd),
	.datac(!\f0|state.W_READY_RL~q ),
	.datad(!\f0|state.W_READY_VN~q ),
	.datae(gnd),
	.dataf(!\f0|state.W_READY_RN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|WideOr8 .extended_lut = "off";
defparam \f0|WideOr8 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \f0|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y172_N19
dffeas \f0|wdata[24] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[24] .is_wysiwyg = "true";
defparam \f0|wdata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N30
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N0
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \f0|state.INIT~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) ) # ( !\f0|state.INIT~q  & ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) ) # ( !\f0|state.INIT~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\f0|state.INIT~q ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y168_N31
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N33
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y168_N34
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N36
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y168_N37
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N39
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y168_N41
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N42
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y168_N44
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N45
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y168_N46
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N48
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y168_N49
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N51
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y168_N52
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N54
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y168_N55
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y168_N57
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y168_N59
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N9
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \f0|state.INIT~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y169_N10
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X136_Y169_N31
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N36
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f0|state.INIT~q  & !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h3300330033003300;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N39
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \f2|state.V_READY~q  & ( (!\f0|state.INIT~q ) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) # ( !\f2|state.V_READY~q  & ( (!\f0|state.INIT~q ) # 
// ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \f2|state.POP_64~q )) ) )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\f2|state.V_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCCCFCCCFCFCFCFCF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y169_N38
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N6
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \f2|state.V_READY~q  & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0])) # 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))) ) ) # ( !\f2|state.V_READY~q  & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0])) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\f2|state.POP_64~q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0])) # 
// (\f2|state.POP_64~q  & ((!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))))) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f2|state.POP_64~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\f2|state.V_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h5754575477447744;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y170_N0
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N57
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \f0|state.INIT~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) ) # ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\f0|state.INIT~q  ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\f0|state.INIT~q  ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hFFFFFFFF0000AAAA;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y170_N1
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N45
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  & ( \f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y170_N47
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N42
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( ((!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # 
// ((!\f2|state.V_READY~q  & !\f2|state.POP_64~q ))) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\f2|state.POP_64~q ) # (\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(!\f2|state.POP_64~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00130013FFB3FFB3;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y170_N3
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y170_N4
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N27
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \f0|state.INIT~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y170_N28
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N24
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (!\f2|state.V_READY~q  & ((!\f2|state.POP_64~q  & 
// ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # (\f2|state.POP_64~q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])))) # (\f2|state.V_READY~q  & 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(!\f2|state.V_READY~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h0F0F0F0F1D551D55;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y170_N6
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y170_N7
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N33
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (\f0|state.INIT~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h000F000F000F000F;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y170_N34
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N30
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # 
// (((!\f2|state.V_READY~q  & !\f2|state.POP_64~q )) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ((\f2|state.POP_64~q ) # (\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\f2|state.POP_64~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00130013ECFFECFF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y170_N9
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y170_N10
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N18
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h000F000F000F000F;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y170_N19
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N21
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \f2|state.V_READY~q  & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [4]))) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) ) ) # ( !\f2|state.V_READY~q  & ( (!\f2|state.POP_64~q  & 
// (((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4])))) # (\f2|state.POP_64~q  & ((!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]))) # 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])))) ) )

	.dataa(!\f2|state.POP_64~q ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\f2|state.V_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h01FB01FB03F303F3;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y170_N12
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y170_N13
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N15
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (\f0|state.INIT~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h000F000F000F000F;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y170_N17
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N12
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( ((!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # 
// ((!\f2|state.V_READY~q  & !\f2|state.POP_64~q ))) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\f2|state.POP_64~q ) # (\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(!\f2|state.POP_64~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00130013FFB3FFB3;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y170_N15
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y170_N16
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N6
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  & ( \f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0000000000FF00FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y170_N8
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N9
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \f2|state.V_READY~q  & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [6]))) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) ) ) # ( !\f2|state.V_READY~q  & ( (!\f2|state.POP_64~q  & 
// (((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (\f2|state.POP_64~q  & ((!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))) # 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])))) ) )

	.dataa(!\f2|state.POP_64~q ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\f2|state.V_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h01FB01FB03F303F3;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y170_N18
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y170_N20
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N39
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (\f0|state.INIT~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h000F000F000F000F;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y170_N41
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N36
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # 
// (((!\f2|state.V_READY~q  & !\f2|state.POP_64~q )) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ((\f2|state.POP_64~q ) # (\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\f2|state.POP_64~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h00130013ECFFECFF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y170_N21
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y170_N22
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N24
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h000F000F000F000F;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y170_N26
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N27
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( ((!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # 
// ((!\f2|state.V_READY~q  & !\f2|state.POP_64~q ))) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\f2|state.POP_64~q ) # (\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h01030103FBF3FBF3;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y170_N24
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y170_N26
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N57
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  & ( \f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y170_N59
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y170_N54
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # 
// (((!\f2|state.V_READY~q  & !\f2|state.POP_64~q )) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8])) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ((\f2|state.POP_64~q ) # (\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\f2|state.POP_64~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h00130013ECFFECFF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y170_N19
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [24]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_bit_number = 24;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_bit_number = 24;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y206_N47
twentynm_io_ibuf \axs_s0_wdata[22]~input (
	.i(axs_s0_wdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[22]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[22]~input .bus_hold = "false";
defparam \axs_s0_wdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N34
dffeas \f0|wdata[22] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[22] .is_wysiwyg = "true";
defparam \f0|wdata[22] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N17
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [22]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_bit_number = 22;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_bit_number = 22;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y198_N17
twentynm_io_ibuf \axs_s0_wdata[19]~input (
	.i(axs_s0_wdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[19]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[19]~input .bus_hold = "false";
defparam \axs_s0_wdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N56
dffeas \f0|wdata[19] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[19] .is_wysiwyg = "true";
defparam \f0|wdata[19] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N14
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [19]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_bit_number = 19;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_bit_number = 19;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y207_N47
twentynm_io_ibuf \axs_s0_wdata[23]~input (
	.i(axs_s0_wdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[23]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[23]~input .bus_hold = "false";
defparam \axs_s0_wdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N35
dffeas \f0|wdata[23] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[23] .is_wysiwyg = "true";
defparam \f0|wdata[23] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N18
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [23]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_bit_number = 23;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_bit_number = 23;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y197_N62
twentynm_io_ibuf \axs_s0_wdata[21]~input (
	.i(axs_s0_wdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[21]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[21]~input .bus_hold = "false";
defparam \axs_s0_wdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N16
dffeas \f0|wdata[21] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[21] .is_wysiwyg = "true";
defparam \f0|wdata[21] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N16
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [21]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_bit_number = 21;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_bit_number = 21;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y207_N62
twentynm_io_ibuf \axs_s0_wdata[20]~input (
	.i(axs_s0_wdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[20]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[20]~input .bus_hold = "false";
defparam \axs_s0_wdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N58
dffeas \f0|wdata[20] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[20] .is_wysiwyg = "true";
defparam \f0|wdata[20] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N15
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [20]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_bit_number = 20;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_bit_number = 20;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X142_Y170_N27
twentynm_lcell_comb \f2|LessThan0~0 (
// Equation(s):
// \f2|LessThan0~0_combout  = ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] & 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] & !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23])) ) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datab(gnd),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~0 .extended_lut = "off";
defparam \f2|LessThan0~0 .lut_mask = 64'hA000000000000000;
defparam \f2|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y203_N47
twentynm_io_ibuf \axs_s0_wdata[30]~input (
	.i(axs_s0_wdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[30]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[30]~input .bus_hold = "false";
defparam \axs_s0_wdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N47
dffeas \f0|wdata[30] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[30] .is_wysiwyg = "true";
defparam \f0|wdata[30] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N10
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [30]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_bit_number = 30;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_bit_number = 30;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N45
twentynm_lcell_comb \f2|varint_in_mux[62]~49 (
// Equation(s):
// \f2|varint_in_mux[62]~49_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] & ( (!\f2|varint_in_sel~q  & \f2|varint64~q ) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[62]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[62]~49 .extended_lut = "off";
defparam \f2|varint_in_mux[62]~49 .lut_mask = 64'h0000000022222222;
defparam \f2|varint_in_mux[62]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N15
twentynm_lcell_comb \f2|varint_data[63]~3 (
// Equation(s):
// \f2|varint_data[63]~3_combout  = ( \f2|state.LOAD_COND~q  & ( !\reset_reset~input_o  ) ) # ( !\f2|state.LOAD_COND~q  & ( (!\reset_reset~input_o  & !\f2|state.INIT~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_reset~input_o ),
	.datad(!\f2|state.INIT~q ),
	.datae(gnd),
	.dataf(!\f2|state.LOAD_COND~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data[63]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data[63]~3 .extended_lut = "off";
defparam \f2|varint_data[63]~3 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \f2|varint_data[63]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N46
dffeas \f2|varint_data[62] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[62]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [62]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[62] .is_wysiwyg = "true";
defparam \f2|varint_data[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N0
twentynm_lcell_comb \f2|varint_in_mux[55]~43 (
// Equation(s):
// \f2|varint_in_mux[55]~43_combout  = (!\f2|varint_in_sel~q  & (\f2|varint64~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [62]))))

	.dataa(!\f2|varint64~q ),
	.datab(!\f2|varint_data [62]),
	.datac(!\f2|varint_in_sel~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[55]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[55]~43 .extended_lut = "off";
defparam \f2|varint_in_mux[55]~43 .lut_mask = 64'h0353035303530353;
defparam \f2|varint_in_mux[55]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N1
dffeas \f2|varint_data[55] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[55]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [55]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[55] .is_wysiwyg = "true";
defparam \f2|varint_data[55] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y196_N17
twentynm_io_ibuf \axs_s0_wdata[16]~input (
	.i(axs_s0_wdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[16]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[16]~input .bus_hold = "false";
defparam \axs_s0_wdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N25
dffeas \f0|wdata[16] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[16] .is_wysiwyg = "true";
defparam \f0|wdata[16] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N11
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [16]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_bit_number = 16;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_bit_number = 16;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X143_Y169_N36
twentynm_lcell_comb \f2|varint_in_mux[48]~30 (
// Equation(s):
// \f2|varint_in_mux[48]~30_combout  = ( \f2|varint64~q  & ( (!\f2|varint_in_sel~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]))) # (\f2|varint_in_sel~q  & (\f2|varint_data [55])) ) ) # ( !\f2|varint64~q  & ( (\f2|varint_data 
// [55] & \f2|varint_in_sel~q ) ) )

	.dataa(!\f2|varint_data [55]),
	.datab(!\f2|varint_in_sel~q ),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datae(gnd),
	.dataf(!\f2|varint64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[48]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[48]~30 .extended_lut = "off";
defparam \f2|varint_in_mux[48]~30 .lut_mask = 64'h1111111111DD11DD;
defparam \f2|varint_in_mux[48]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y169_N38
dffeas \f2|varint_data[48] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[48]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [48]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[48] .is_wysiwyg = "true";
defparam \f2|varint_data[48] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y200_N17
twentynm_io_ibuf \axs_s0_wdata[31]~input (
	.i(axs_s0_wdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[31]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[31]~input .bus_hold = "false";
defparam \axs_s0_wdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N38
dffeas \f0|wdata[31] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[31] .is_wysiwyg = "true";
defparam \f0|wdata[31] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N11
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [31]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_bit_number = 31;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_bit_number = 31;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N33
twentynm_lcell_comb \f2|varint_in_mux[63]~48 (
// Equation(s):
// \f2|varint_in_mux[63]~48_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] & ( (!\f2|varint_in_sel~q  & \f2|varint64~q ) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[63]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[63]~48 .extended_lut = "off";
defparam \f2|varint_in_mux[63]~48 .lut_mask = 64'h0000000022222222;
defparam \f2|varint_in_mux[63]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N34
dffeas \f2|varint_data[63] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[63]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [63]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[63] .is_wysiwyg = "true";
defparam \f2|varint_data[63] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y201_N62
twentynm_io_ibuf \axs_s0_wdata[28]~input (
	.i(axs_s0_wdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[28]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[28]~input .bus_hold = "false";
defparam \axs_s0_wdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N41
dffeas \f0|wdata[28] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[28] .is_wysiwyg = "true";
defparam \f0|wdata[28] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N8
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [28]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_bit_number = 28;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_bit_number = 28;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N9
twentynm_lcell_comb \f2|varint_in_mux[60]~50 (
// Equation(s):
// \f2|varint_in_mux[60]~50_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28] & ( (!\f2|varint_in_sel~q  & \f2|varint64~q ) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[60]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[60]~50 .extended_lut = "off";
defparam \f2|varint_in_mux[60]~50 .lut_mask = 64'h0000000022222222;
defparam \f2|varint_in_mux[60]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N11
dffeas \f2|varint_data[60] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[60]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [60]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[60] .is_wysiwyg = "true";
defparam \f2|varint_data[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N48
twentynm_lcell_comb \f2|varint_in_mux[53]~37 (
// Equation(s):
// \f2|varint_in_mux[53]~37_combout  = (!\f2|varint_in_sel~q  & (\f2|varint64~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [60]))))

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [60]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[53]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[53]~37 .extended_lut = "off";
defparam \f2|varint_in_mux[53]~37 .lut_mask = 64'h0527052705270527;
defparam \f2|varint_in_mux[53]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N50
dffeas \f2|varint_data[53] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[53]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [53]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[53] .is_wysiwyg = "true";
defparam \f2|varint_data[53] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y200_N62
twentynm_io_ibuf \axs_s0_wdata[14]~input (
	.i(axs_s0_wdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[14]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[14]~input .bus_hold = "false";
defparam \axs_s0_wdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N17
dffeas \f0|wdata[14] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[14] .is_wysiwyg = "true";
defparam \f0|wdata[14] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N9
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [14]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_bit_number = 14;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_bit_number = 14;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N3
twentynm_lcell_comb \f2|varint_in_mux[46]~47 (
// Equation(s):
// \f2|varint_in_mux[46]~47_combout  = ( \f2|varint_in_sel~q  & ( \f2|varint_data [53] ) ) # ( !\f2|varint_in_sel~q  & ( (\f2|varint64~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]) ) )

	.dataa(!\f2|varint64~q ),
	.datab(gnd),
	.datac(!\f2|varint_data [53]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datae(gnd),
	.dataf(!\f2|varint_in_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[46]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[46]~47 .extended_lut = "off";
defparam \f2|varint_in_mux[46]~47 .lut_mask = 64'h005500550F0F0F0F;
defparam \f2|varint_in_mux[46]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N4
dffeas \f2|varint_data[46] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[46]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [46]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[46] .is_wysiwyg = "true";
defparam \f2|varint_data[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N15
twentynm_lcell_comb \f2|varint_in_mux[56]~46 (
// Equation(s):
// \f2|varint_in_mux[56]~46_combout  = ( \f2|varint_data [63] & ( ((\f2|varint64~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24])) # (\f2|varint_in_sel~q ) ) ) # ( !\f2|varint_data [63] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24])) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f2|varint_data [63]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[56]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[56]~46 .extended_lut = "off";
defparam \f2|varint_in_mux[56]~46 .lut_mask = 64'h0202020257575757;
defparam \f2|varint_in_mux[56]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N16
dffeas \f2|varint_data[56] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[56]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [56]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[56] .is_wysiwyg = "true";
defparam \f2|varint_data[56] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y199_N62
twentynm_io_ibuf \axs_s0_wdata[29]~input (
	.i(axs_s0_wdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[29]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[29]~input .bus_hold = "false";
defparam \axs_s0_wdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N37
dffeas \f0|wdata[29] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[29] .is_wysiwyg = "true";
defparam \f0|wdata[29] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N9
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [29]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_bit_number = 29;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_bit_number = 29;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X143_Y169_N15
twentynm_lcell_comb \f2|varint_in_mux[61]~42 (
// Equation(s):
// \f2|varint_in_mux[61]~42_combout  = ( !\f2|varint_in_sel~q  & ( \f2|varint64~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29] ) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\f2|varint_in_sel~q ),
	.dataf(!\f2|varint64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[61]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[61]~42 .extended_lut = "off";
defparam \f2|varint_in_mux[61]~42 .lut_mask = 64'h0000000055550000;
defparam \f2|varint_in_mux[61]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y169_N17
dffeas \f2|varint_data[61] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[61]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [61]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[61] .is_wysiwyg = "true";
defparam \f2|varint_data[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y169_N54
twentynm_lcell_comb \f2|varint_in_mux[54]~44 (
// Equation(s):
// \f2|varint_in_mux[54]~44_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] & ( \f2|varint64~q  & ( (!\f2|varint_in_sel~q ) # (\f2|varint_data [61]) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [22] & ( \f2|varint64~q  & ( (\f2|varint_data [61] & \f2|varint_in_sel~q ) ) ) ) # ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] & ( !\f2|varint64~q  & ( (\f2|varint_data [61] & \f2|varint_in_sel~q ) ) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] & ( !\f2|varint64~q  & ( (\f2|varint_data [61] & \f2|varint_in_sel~q ) ) ) )

	.dataa(!\f2|varint_data [61]),
	.datab(!\f2|varint_in_sel~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.dataf(!\f2|varint64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[54]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[54]~44 .extended_lut = "off";
defparam \f2|varint_in_mux[54]~44 .lut_mask = 64'h111111111111DDDD;
defparam \f2|varint_in_mux[54]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y169_N56
dffeas \f2|varint_data[54] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[54]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [54]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[54] .is_wysiwyg = "true";
defparam \f2|varint_data[54] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y202_N17
twentynm_io_ibuf \axs_s0_wdata[15]~input (
	.i(axs_s0_wdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[15]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[15]~input .bus_hold = "false";
defparam \axs_s0_wdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N31
dffeas \f0|wdata[15] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[15] .is_wysiwyg = "true";
defparam \f0|wdata[15] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N10
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [15]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_bit_number = 15;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_bit_number = 15;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X143_Y169_N27
twentynm_lcell_comb \f2|varint_in_mux[47]~45 (
// Equation(s):
// \f2|varint_in_mux[47]~45_combout  = ( \f2|varint_in_sel~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( \f2|varint_data [54] ) ) ) # ( !\f2|varint_in_sel~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [15] & ( \f2|varint64~q  ) ) ) # ( \f2|varint_in_sel~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( \f2|varint_data [54] ) ) )

	.dataa(gnd),
	.datab(!\f2|varint_data [54]),
	.datac(!\f2|varint64~q ),
	.datad(gnd),
	.datae(!\f2|varint_in_sel~q ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[47]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[47]~45 .extended_lut = "off";
defparam \f2|varint_in_mux[47]~45 .lut_mask = 64'h000033330F0F3333;
defparam \f2|varint_in_mux[47]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y169_N29
dffeas \f2|varint_data[47] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[47]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [47]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[47] .is_wysiwyg = "true";
defparam \f2|varint_data[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y169_N57
twentynm_lcell_comb \f2|LessThan1~1 (
// Equation(s):
// \f2|LessThan1~1_combout  = ( !\f2|varint_data [56] & ( !\f2|varint_data [47] & ( (!\f2|varint_data [63] & (!\f2|varint_data [62] & !\f2|varint_data [46])) ) ) )

	.dataa(!\f2|varint_data [63]),
	.datab(gnd),
	.datac(!\f2|varint_data [62]),
	.datad(!\f2|varint_data [46]),
	.datae(!\f2|varint_data [56]),
	.dataf(!\f2|varint_data [47]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~1 .extended_lut = "off";
defparam \f2|LessThan1~1 .lut_mask = 64'hA000000000000000;
defparam \f2|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y198_N32
twentynm_io_ibuf \axs_s0_wdata[13]~input (
	.i(axs_s0_wdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[13]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[13]~input .bus_hold = "false";
defparam \axs_s0_wdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N32
dffeas \f0|wdata[13] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[13] .is_wysiwyg = "true";
defparam \f0|wdata[13] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N8
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [13]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_bit_number = 13;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_bit_number = 13;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y205_N32
twentynm_io_ibuf \axs_s0_wdata[27]~input (
	.i(axs_s0_wdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[27]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[27]~input .bus_hold = "false";
defparam \axs_s0_wdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N44
dffeas \f0|wdata[27] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[27] .is_wysiwyg = "true";
defparam \f0|wdata[27] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N7
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [27]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_bit_number = 27;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_bit_number = 27;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N39
twentynm_lcell_comb \f2|varint_in_mux[59]~51 (
// Equation(s):
// \f2|varint_in_mux[59]~51_combout  = ( !\f2|varint_in_sel~q  & ( (\f2|varint64~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]) ) )

	.dataa(gnd),
	.datab(!\f2|varint64~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f2|varint_in_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[59]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[59]~51 .extended_lut = "off";
defparam \f2|varint_in_mux[59]~51 .lut_mask = 64'h0303030300000000;
defparam \f2|varint_in_mux[59]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N41
dffeas \f2|varint_data[59] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[59]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [59]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[59] .is_wysiwyg = "true";
defparam \f2|varint_data[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N6
twentynm_lcell_comb \f2|varint_in_mux[52]~38 (
// Equation(s):
// \f2|varint_in_mux[52]~38_combout  = (!\f2|varint_in_sel~q  & (\f2|varint64~q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [59]))))

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datad(!\f2|varint_data [59]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[52]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[52]~38 .extended_lut = "off";
defparam \f2|varint_in_mux[52]~38 .lut_mask = 64'h0257025702570257;
defparam \f2|varint_in_mux[52]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N8
dffeas \f2|varint_data[52] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[52]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [52]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[52] .is_wysiwyg = "true";
defparam \f2|varint_data[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N27
twentynm_lcell_comb \f2|varint_in_mux[45]~31 (
// Equation(s):
// \f2|varint_in_mux[45]~31_combout  = ( \f2|varint_data [52] & ( ((\f2|varint64~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13])) # (\f2|varint_in_sel~q ) ) ) # ( !\f2|varint_data [52] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13])) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(gnd),
	.datac(!\f2|varint64~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datae(gnd),
	.dataf(!\f2|varint_data [52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[45]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[45]~31 .extended_lut = "off";
defparam \f2|varint_in_mux[45]~31 .lut_mask = 64'h000A000A555F555F;
defparam \f2|varint_in_mux[45]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N28
dffeas \f2|varint_data[45] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[45]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [45]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[45] .is_wysiwyg = "true";
defparam \f2|varint_data[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y169_N36
twentynm_lcell_comb \f2|LessThan1~11 (
// Equation(s):
// \f2|LessThan1~11_combout  = ( !\f2|varint_data [55] & ( !\f2|varint_data [61] & ( !\f2|varint_data [45] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f2|varint_data [45]),
	.datad(gnd),
	.datae(!\f2|varint_data [55]),
	.dataf(!\f2|varint_data [61]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~11 .extended_lut = "off";
defparam \f2|LessThan1~11 .lut_mask = 64'hF0F0000000000000;
defparam \f2|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y201_N17
twentynm_io_ibuf \axs_s0_wdata[17]~input (
	.i(axs_s0_wdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[17]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[17]~input .bus_hold = "false";
defparam \axs_s0_wdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N49
dffeas \f0|wdata[17] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[17] .is_wysiwyg = "true";
defparam \f0|wdata[17] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N12
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [17]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_bit_number = 17;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_bit_number = 17;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N57
twentynm_lcell_comb \f2|varint_in_mux[49]~41 (
// Equation(s):
// \f2|varint_in_mux[49]~41_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q )) # (\f2|varint_in_sel~q  & ((\f2|varint_data [56]))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] & ( (\f2|varint_in_sel~q  & \f2|varint_data [56]) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [56]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[49]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[49]~41 .extended_lut = "off";
defparam \f2|varint_in_mux[49]~41 .lut_mask = 64'h0505050527272727;
defparam \f2|varint_in_mux[49]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N59
dffeas \f2|varint_data[49] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[49]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [49]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[49] .is_wysiwyg = "true";
defparam \f2|varint_data[49] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y204_N62
twentynm_io_ibuf \axs_s0_wdata[26]~input (
	.i(axs_s0_wdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[26]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[26]~input .bus_hold = "false";
defparam \axs_s0_wdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N4
dffeas \f0|wdata[26] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[26] .is_wysiwyg = "true";
defparam \f0|wdata[26] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N6
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [26]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_bit_number = 26;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_bit_number = 26;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N42
twentynm_lcell_comb \f2|varint_in_mux[58]~52 (
// Equation(s):
// \f2|varint_in_mux[58]~52_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] & ( (\f2|varint64~q  & !\f2|varint_in_sel~q ) ) )

	.dataa(gnd),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_in_sel~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[58]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[58]~52 .extended_lut = "off";
defparam \f2|varint_in_mux[58]~52 .lut_mask = 64'h0000000030303030;
defparam \f2|varint_in_mux[58]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N43
dffeas \f2|varint_data[58] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[58]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [58]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[58] .is_wysiwyg = "true";
defparam \f2|varint_data[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N54
twentynm_lcell_comb \f2|varint_in_mux[51]~39 (
// Equation(s):
// \f2|varint_in_mux[51]~39_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q )) # (\f2|varint_in_sel~q  & ((\f2|varint_data [58]))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] & ( (\f2|varint_in_sel~q  & \f2|varint_data [58]) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [58]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[51]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[51]~39 .extended_lut = "off";
defparam \f2|varint_in_mux[51]~39 .lut_mask = 64'h0505050527272727;
defparam \f2|varint_in_mux[51]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N55
dffeas \f2|varint_data[51] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[51]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [51]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[51] .is_wysiwyg = "true";
defparam \f2|varint_data[51] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y205_N62
twentynm_io_ibuf \axs_s0_wdata[18]~input (
	.i(axs_s0_wdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[18]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[18]~input .bus_hold = "false";
defparam \axs_s0_wdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N59
dffeas \f0|wdata[18] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[18] .is_wysiwyg = "true";
defparam \f0|wdata[18] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N13
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [18]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_bit_number = 18;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_bit_number = 18;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y205_N17
twentynm_io_ibuf \axs_s0_wdata[25]~input (
	.i(axs_s0_wdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[25]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[25]~input .bus_hold = "false";
defparam \axs_s0_wdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N43
dffeas \f0|wdata[25] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[25] .is_wysiwyg = "true";
defparam \f0|wdata[25] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N5
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [25]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_bit_number = 25;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_bit_number = 25;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N18
twentynm_lcell_comb \f2|varint_in_mux[57]~53 (
// Equation(s):
// \f2|varint_in_mux[57]~53_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] & ( (!\f2|varint_in_sel~q  & \f2|varint64~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f2|varint_in_sel~q ),
	.datad(!\f2|varint64~q ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[57]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[57]~53 .extended_lut = "off";
defparam \f2|varint_in_mux[57]~53 .lut_mask = 64'h0000000000F000F0;
defparam \f2|varint_in_mux[57]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N19
dffeas \f2|varint_data[57] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[57]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [57]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[57] .is_wysiwyg = "true";
defparam \f2|varint_data[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N30
twentynm_lcell_comb \f2|varint_in_mux[50]~40 (
// Equation(s):
// \f2|varint_in_mux[50]~40_combout  = ( \f2|varint_data [57] & ( ((\f2|varint64~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18])) # (\f2|varint_in_sel~q ) ) ) # ( !\f2|varint_data [57] & ( (\f2|varint64~q  & (!\f2|varint_in_sel~q  & 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18])) ) )

	.dataa(gnd),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_in_sel~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datae(gnd),
	.dataf(!\f2|varint_data [57]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[50]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[50]~40 .extended_lut = "off";
defparam \f2|varint_in_mux[50]~40 .lut_mask = 64'h003000300F3F0F3F;
defparam \f2|varint_in_mux[50]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N31
dffeas \f2|varint_data[50] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[50]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [50]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[50] .is_wysiwyg = "true";
defparam \f2|varint_data[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N21
twentynm_lcell_comb \f2|LessThan1~0 (
// Equation(s):
// \f2|LessThan1~0_combout  = ( !\f2|varint_data [50] & ( (!\f2|varint_data [52] & (!\f2|varint_data [49] & (!\f2|varint_data [53] & !\f2|varint_data [51]))) ) )

	.dataa(!\f2|varint_data [52]),
	.datab(!\f2|varint_data [49]),
	.datac(!\f2|varint_data [53]),
	.datad(!\f2|varint_data [51]),
	.datae(gnd),
	.dataf(!\f2|varint_data [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~0 .extended_lut = "off";
defparam \f2|LessThan1~0 .lut_mask = 64'h8000800000000000;
defparam \f2|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y206_N62
twentynm_io_ibuf \axs_s0_wdata[11]~input (
	.i(axs_s0_wdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[11]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[11]~input .bus_hold = "false";
defparam \axs_s0_wdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N40
dffeas \f0|wdata[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[11] .is_wysiwyg = "true";
defparam \f0|wdata[11] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N4
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [11]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_bit_number = 11;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_bit_number = 11;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N36
twentynm_lcell_comb \f2|varint_in_mux[43]~36 (
// Equation(s):
// \f2|varint_in_mux[43]~36_combout  = ( \f2|varint_in_sel~q  & ( \f2|varint_data [50] ) ) # ( !\f2|varint_in_sel~q  & ( (\f2|varint64~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]) ) )

	.dataa(gnd),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [50]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datae(gnd),
	.dataf(!\f2|varint_in_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[43]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[43]~36 .extended_lut = "off";
defparam \f2|varint_in_mux[43]~36 .lut_mask = 64'h003300330F0F0F0F;
defparam \f2|varint_in_mux[43]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N37
dffeas \f2|varint_data[43] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[43]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [43]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[43] .is_wysiwyg = "true";
defparam \f2|varint_data[43] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y201_N47
twentynm_io_ibuf \axs_s0_wdata[8]~input (
	.i(axs_s0_wdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[8]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[8]~input .bus_hold = "false";
defparam \axs_s0_wdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N13
dffeas \f0|wdata[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[8] .is_wysiwyg = "true";
defparam \f0|wdata[8] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N1
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [8]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X143_Y169_N0
twentynm_lcell_comb \f2|varint_in_mux[40]~33 (
// Equation(s):
// \f2|varint_in_mux[40]~33_combout  = ( \f2|varint_in_sel~q  & ( \f2|varint64~q  & ( \f2|varint_data [47] ) ) ) # ( !\f2|varint_in_sel~q  & ( \f2|varint64~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) ) ) # ( 
// \f2|varint_in_sel~q  & ( !\f2|varint64~q  & ( \f2|varint_data [47] ) ) )

	.dataa(gnd),
	.datab(!\f2|varint_data [47]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(gnd),
	.datae(!\f2|varint_in_sel~q ),
	.dataf(!\f2|varint64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[40]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[40]~33 .extended_lut = "off";
defparam \f2|varint_in_mux[40]~33 .lut_mask = 64'h000033330F0F3333;
defparam \f2|varint_in_mux[40]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y169_N2
dffeas \f2|varint_data[40] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[40]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [40]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[40] .is_wysiwyg = "true";
defparam \f2|varint_data[40] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y204_N17
twentynm_io_ibuf \axs_s0_wdata[10]~input (
	.i(axs_s0_wdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[10]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[10]~input .bus_hold = "false";
defparam \axs_s0_wdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N46
dffeas \f0|wdata[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[10] .is_wysiwyg = "true";
defparam \f0|wdata[10] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N3
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [10]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_bit_number = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_bit_number = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N51
twentynm_lcell_comb \f2|varint_in_mux[42]~35 (
// Equation(s):
// \f2|varint_in_mux[42]~35_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q )) # (\f2|varint_in_sel~q  & ((\f2|varint_data [49]))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( (\f2|varint_in_sel~q  & \f2|varint_data [49]) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [49]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[42]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[42]~35 .extended_lut = "off";
defparam \f2|varint_in_mux[42]~35 .lut_mask = 64'h0505050527272727;
defparam \f2|varint_in_mux[42]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N52
dffeas \f2|varint_data[42] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[42]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [42]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[42] .is_wysiwyg = "true";
defparam \f2|varint_data[42] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y199_N32
twentynm_io_ibuf \axs_s0_wdata[12]~input (
	.i(axs_s0_wdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[12]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[12]~input .bus_hold = "false";
defparam \axs_s0_wdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N10
dffeas \f0|wdata[12] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[12] .is_wysiwyg = "true";
defparam \f0|wdata[12] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N7
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [12]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_bit_number = 12;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_bit_number = 12;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N12
twentynm_lcell_comb \f2|varint_in_mux[44]~32 (
// Equation(s):
// \f2|varint_in_mux[44]~32_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q )) # (\f2|varint_in_sel~q  & ((\f2|varint_data [51]))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & ( (\f2|varint_in_sel~q  & \f2|varint_data [51]) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [51]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[44]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[44]~32 .extended_lut = "off";
defparam \f2|varint_in_mux[44]~32 .lut_mask = 64'h0505050527272727;
defparam \f2|varint_in_mux[44]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y169_N13
dffeas \f2|varint_data[44] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[44]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [44]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[44] .is_wysiwyg = "true";
defparam \f2|varint_data[44] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y202_N47
twentynm_io_ibuf \axs_s0_wdata[9]~input (
	.i(axs_s0_wdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[9]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[9]~input .bus_hold = "false";
defparam \axs_s0_wdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N5
dffeas \f0|wdata[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[9] .is_wysiwyg = "true";
defparam \f0|wdata[9] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N2
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [9]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X143_Y169_N39
twentynm_lcell_comb \f2|varint_in_mux[41]~34 (
// Equation(s):
// \f2|varint_in_mux[41]~34_combout  = ( \f2|varint64~q  & ( (!\f2|varint_in_sel~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]))) # (\f2|varint_in_sel~q  & (\f2|varint_data [48])) ) ) # ( !\f2|varint64~q  & ( (\f2|varint_in_sel~q  
// & \f2|varint_data [48]) ) )

	.dataa(gnd),
	.datab(!\f2|varint_in_sel~q ),
	.datac(!\f2|varint_data [48]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datae(gnd),
	.dataf(!\f2|varint64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[41]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[41]~34 .extended_lut = "off";
defparam \f2|varint_in_mux[41]~34 .lut_mask = 64'h0303030303CF03CF;
defparam \f2|varint_in_mux[41]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y169_N41
dffeas \f2|varint_data[41] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[41]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [41]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[41] .is_wysiwyg = "true";
defparam \f2|varint_data[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y169_N12
twentynm_lcell_comb \f2|LessThan1~10 (
// Equation(s):
// \f2|LessThan1~10_combout  = ( !\f2|varint_data [44] & ( !\f2|varint_data [41] & ( (!\f2|varint_data [54] & (!\f2|varint_data [43] & (!\f2|varint_data [40] & !\f2|varint_data [42]))) ) ) )

	.dataa(!\f2|varint_data [54]),
	.datab(!\f2|varint_data [43]),
	.datac(!\f2|varint_data [40]),
	.datad(!\f2|varint_data [42]),
	.datae(!\f2|varint_data [44]),
	.dataf(!\f2|varint_data [41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~10 .extended_lut = "off";
defparam \f2|LessThan1~10 .lut_mask = 64'h8000000000000000;
defparam \f2|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y169_N24
twentynm_lcell_comb \f2|LessThan1~2 (
// Equation(s):
// \f2|LessThan1~2_combout  = ( !\f2|varint_data [58] & ( (!\f2|varint_data [57] & (!\f2|varint_data [59] & !\f2|varint_data [60])) ) )

	.dataa(gnd),
	.datab(!\f2|varint_data [57]),
	.datac(!\f2|varint_data [59]),
	.datad(!\f2|varint_data [60]),
	.datae(gnd),
	.dataf(!\f2|varint_data [58]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~2 .extended_lut = "off";
defparam \f2|LessThan1~2 .lut_mask = 64'hC000C00000000000;
defparam \f2|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y169_N18
twentynm_lcell_comb \f2|LessThan1~3 (
// Equation(s):
// \f2|LessThan1~3_combout  = ( \f2|LessThan1~10_combout  & ( \f2|LessThan1~2_combout  & ( (!\f2|varint_data [48] & (\f2|LessThan1~1_combout  & (\f2|LessThan1~11_combout  & \f2|LessThan1~0_combout ))) ) ) )

	.dataa(!\f2|varint_data [48]),
	.datab(!\f2|LessThan1~1_combout ),
	.datac(!\f2|LessThan1~11_combout ),
	.datad(!\f2|LessThan1~0_combout ),
	.datae(!\f2|LessThan1~10_combout ),
	.dataf(!\f2|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~3 .extended_lut = "off";
defparam \f2|LessThan1~3 .lut_mask = 64'h0000000000000002;
defparam \f2|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y203_N62
twentynm_io_ibuf \axs_s0_wdata[6]~input (
	.i(axs_s0_wdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[6]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[6]~input .bus_hold = "false";
defparam \axs_s0_wdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N1
dffeas \f0|wdata[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[6] .is_wysiwyg = "true";
defparam \f0|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N5
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [6]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X142_Y170_N42
twentynm_lcell_comb \f2|LessThan0~1 (
// Equation(s):
// \f2|LessThan0~1_combout  = ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] & !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13])) ) ) )

	.dataa(gnd),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~1 .extended_lut = "off";
defparam \f2|LessThan0~1 .lut_mask = 64'hC000000000000000;
defparam \f2|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y198_N62
twentynm_io_ibuf \axs_s0_wdata[4]~input (
	.i(axs_s0_wdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[4]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[4]~input .bus_hold = "false";
defparam \axs_s0_wdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N50
dffeas \f0|wdata[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[4] .is_wysiwyg = "true";
defparam \f0|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N3
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [4]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y199_N17
twentynm_io_ibuf \axs_s0_wdata[2]~input (
	.i(axs_s0_wdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[2]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[2]~input .bus_hold = "false";
defparam \axs_s0_wdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N26
dffeas \f0|wdata[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[2] .is_wysiwyg = "true";
defparam \f0|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N1
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [2]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y203_N32
twentynm_io_ibuf \axs_s0_wdata[5]~input (
	.i(axs_s0_wdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[5]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[5]~input .bus_hold = "false";
defparam \axs_s0_wdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N22
dffeas \f0|wdata[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[5] .is_wysiwyg = "true";
defparam \f0|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N4
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [5]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y205_N47
twentynm_io_ibuf \axs_s0_wdata[1]~input (
	.i(axs_s0_wdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[1]~input .bus_hold = "false";
defparam \axs_s0_wdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N11
dffeas \f0|wdata[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[1] .is_wysiwyg = "true";
defparam \f0|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N0
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [1]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X148_Y196_N62
twentynm_io_ibuf \axs_s0_wdata[3]~input (
	.i(axs_s0_wdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[3]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[3]~input .bus_hold = "false";
defparam \axs_s0_wdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N55
dffeas \f0|wdata[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[3] .is_wysiwyg = "true";
defparam \f0|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N2
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [3]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y170_N15
twentynm_lcell_comb \f2|LessThan0~2 (
// Equation(s):
// \f2|LessThan0~2_combout  = ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])) ) ) )

	.dataa(gnd),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~2 .extended_lut = "off";
defparam \f2|LessThan0~2 .lut_mask = 64'hC000000000000000;
defparam \f2|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X148_Y202_N62
twentynm_io_ibuf \axs_s0_wdata[7]~input (
	.i(axs_s0_wdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[7]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[7]~input .bus_hold = "false";
defparam \axs_s0_wdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N23
dffeas \f0|wdata[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\axs_s0_wdata[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(gnd),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[7] .is_wysiwyg = "true";
defparam \f0|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y170_N6
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [7]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y170_N42
twentynm_lcell_comb \f2|LessThan0~3 (
// Equation(s):
// \f2|LessThan0~3_combout  = ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])) ) ) )

	.dataa(gnd),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~3 .extended_lut = "off";
defparam \f2|LessThan0~3 .lut_mask = 64'hC000000000000000;
defparam \f2|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y170_N54
twentynm_lcell_comb \f2|LessThan0~4 (
// Equation(s):
// \f2|LessThan0~4_combout  = ( \f2|LessThan0~2_combout  & ( \f2|LessThan0~3_combout  & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] & (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & \f2|LessThan0~1_combout ))) ) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(!\f2|LessThan0~1_combout ),
	.datae(!\f2|LessThan0~2_combout ),
	.dataf(!\f2|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~4 .extended_lut = "off";
defparam \f2|LessThan0~4 .lut_mask = 64'h0000000000000080;
defparam \f2|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y170_N6
twentynm_lcell_comb \f2|LessThan0~5 (
// Equation(s):
// \f2|LessThan0~5_combout  = ( \f2|LessThan1~3_combout  & ( \f2|LessThan0~4_combout  & ( ((!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] & \f2|LessThan0~0_combout )) # (\f2|varint_in_sel~q ) ) ) ) # ( !\f2|LessThan1~3_combout  & ( 
// \f2|LessThan0~4_combout  & ( (!\f2|varint_in_sel~q  & (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] & \f2|LessThan0~0_combout )) ) ) ) # ( \f2|LessThan1~3_combout  & ( !\f2|LessThan0~4_combout  & ( \f2|varint_in_sel~q  ) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(gnd),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.datad(!\f2|LessThan0~0_combout ),
	.datae(!\f2|LessThan1~3_combout ),
	.dataf(!\f2|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~5 .extended_lut = "off";
defparam \f2|LessThan0~5 .lut_mask = 64'h0000555500A055F5;
defparam \f2|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N33
twentynm_lcell_comb \f2|varint_in_mux[39]~28 (
// Equation(s):
// \f2|varint_in_mux[39]~28_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q )) # (\f2|varint_in_sel~q  & ((\f2|varint_data [46]))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (\f2|varint_in_sel~q  & \f2|varint_data [46]) ) )

	.dataa(!\f2|varint64~q ),
	.datab(!\f2|varint_in_sel~q ),
	.datac(!\f2|varint_data [46]),
	.datad(gnd),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[39]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[39]~28 .extended_lut = "off";
defparam \f2|varint_in_mux[39]~28 .lut_mask = 64'h0303474703034747;
defparam \f2|varint_in_mux[39]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y169_N34
dffeas \f2|varint_data[39] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[39]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [39]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[39] .is_wysiwyg = "true";
defparam \f2|varint_data[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N54
twentynm_lcell_comb \f2|varint_in_mux[36]~54 (
// Equation(s):
// \f2|varint_in_mux[36]~54_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q )) # (\f2|varint_in_sel~q  & ((\f2|varint_data [43]))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (\f2|varint_in_sel~q  & \f2|varint_data [43]) ) )

	.dataa(!\f2|varint64~q ),
	.datab(!\f2|varint_in_sel~q ),
	.datac(!\f2|varint_data [43]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[36]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[36]~54 .extended_lut = "off";
defparam \f2|varint_in_mux[36]~54 .lut_mask = 64'h0303030347474747;
defparam \f2|varint_in_mux[36]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y169_N56
dffeas \f2|varint_data[36] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[36]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [36]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[36] .is_wysiwyg = "true";
defparam \f2|varint_data[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N30
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N3
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \f0|state.INIT~q  & ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  
// ) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) ) ) # ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\f0|state.INIT~q  ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(gnd),
	.datae(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hFFFFFFFF0F0FF0F0;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N32
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N33
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h000000FF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N35
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N36
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h000000FF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N37
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N39
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h000000FF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N40
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N12
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) ) ) )

	.dataa(gnd),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(gnd),
	.datae(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h3030000000000000;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y172_N44
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N36
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q  & (((!\f0|state.B_READY_VN~q  & !\f0|state.B_READY_VL~q )) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) ) # ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q  & (((!\f0|state.B_READY_VN~q  
// & !\f0|state.B_READY_VL~q )) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) ) # ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( 
// (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q  & ((\f0|state.B_READY_VL~q ) # (\f0|state.B_READY_VN~q )))) ) ) ) # ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q  & (((!\f0|state.B_READY_VN~q 
//  & !\f0|state.B_READY_VL~q )) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) )

	.dataa(!\f0|state.B_READY_VN~q ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\f0|state.B_READY_VL~q ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q ),
	.datae(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h00B3004C00B300B3;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N21
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = ( \f0|state.B_READY_VN~q  & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) # ( 
// !\f0|state.B_READY_VN~q  & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \f0|state.B_READY_VL~q )) ) )

	.dataa(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\f0|state.B_READY_VL~q ),
	.datae(gnd),
	.dataf(!\f0|state.B_READY_VN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 64'h00A000A0A0A0A0A0;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N42
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h000000FF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N44
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N45
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h000000FF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N47
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N48
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h000000FF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N50
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N51
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h000000FF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N52
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N54
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h000000FF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N55
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N57
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h000000FF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N58
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N6
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [6] & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) ) )

	.dataa(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h8000000000000000;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N24
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & (((!\f0|state.B_READY_VL~q  & !\f0|state.B_READY_VN~q )) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) )

	.dataa(!\f0|state.B_READY_VL~q ),
	.datab(!\f0|state.B_READY_VN~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 64'h00000000000080F0;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N42
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( 
// (\f0|state.INIT~q  & ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))) ) ) ) # ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( (\f0|state.INIT~q  & 
// (((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout )) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))) ) ) ) 
// # ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & 
// \f0|state.INIT~q ) ) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( (\f0|state.INIT~q  & 
// ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) ) ) )

	.dataa(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datac(!\f0|state.INIT~q ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.datae(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 64'h030F0303070F0707;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y172_N43
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N48
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (\f0|state.INIT~q  & ((!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  
// & (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))) ) ) # ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (\f0|state.INIT~q  & ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))) ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h1155115540514051;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y172_N50
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N18
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & 
// (((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout )))) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & 
// (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout )) ) )

	.dataa(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'h20202020202C202C;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N51
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// ((!\f0|state.INIT~q ) # (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & ((!\f0|state.INIT~q ) # ((!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # 
// (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout )))) ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h00FE00FE00EE00EE;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y172_N53
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N27
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = ( \f2|state.V_READY~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) # ( !\f2|state.V_READY~q  & ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \f2|state.POP_64~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f2|state.POP_64~q ),
	.datad(gnd),
	.datae(!\f2|state.V_READY~q ),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 64'h000000000F0FFFFF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N24
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])) ) )

	.dataa(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000050005;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N21
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) ) )

	.dataa(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000050005;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N18
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout )) ) )

	.dataa(gnd),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000030003;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y172_N27
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ))) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( 
// (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & \in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(gnd),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h00CC00CC0CCC0CCC;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y172_N28
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N6
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  = ( \f0|state.B_READY_VL~q  & ( \f0|state.B_READY_VN~q  & ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) ) # ( !\f0|state.B_READY_VL~q  & ( 
// \f0|state.B_READY_VN~q  & ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) ) # ( \f0|state.B_READY_VL~q  & ( !\f0|state.B_READY_VN~q  & ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(!\f0|state.B_READY_VL~q ),
	.dataf(!\f0|state.B_READY_VN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h0000FF00FF00FF00;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N42
twentynm_lcell_comb \f0|varint64~0 (
// Equation(s):
// \f0|varint64~0_combout  = ( \f0|state.INIT~q  & ( ((!\f0|state.W_READY_VL~q  & \f0|varint64~q )) # (\f0|state.W_READY_VN~q ) ) ) # ( !\f0|state.INIT~q  & ( \f0|state.W_READY_VN~q  ) )

	.dataa(gnd),
	.datab(!\f0|state.W_READY_VN~q ),
	.datac(!\f0|state.W_READY_VL~q ),
	.datad(!\f0|varint64~q ),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|varint64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|varint64~0 .extended_lut = "off";
defparam \f0|varint64~0 .lut_mask = 64'h3333333333F333F3;
defparam \f0|varint64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N43
dffeas \f0|varint64 (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|varint64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|varint64~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|varint64 .is_wysiwyg = "true";
defparam \f0|varint64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N0
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N30
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( !\f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y171_N1
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N3
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y171_N4
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N6
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y171_N8
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N9
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y171_N10
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N12
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y171_N13
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N15
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y171_N16
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N18
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y171_N20
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N21
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y171_N22
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N24
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y171_N26
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y171_N27
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y171_N28
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N51
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f0|state.INIT~q  & !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h3300330033003300;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N48
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \f2|state.V_READY~q  & ( (!\f0|state.INIT~q ) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) # ( !\f2|state.V_READY~q  & ( (!\f0|state.INIT~q ) # 
// ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \f2|state.POP_64~q )) ) )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\f2|state.V_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCCCFCCCFCFCFCFCF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y171_N52
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N24
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y171_N25
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N27
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\f2|state.V_READY~q  & !\f2|state.POP_64~q ))) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ((\f2|state.POP_64~q ) # (\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h10301030FEFCFEFC;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N30
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N3
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\f0|state.INIT~q  ) ) ) # ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) # ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( !\f0|state.INIT~q  ) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( 
// !\f0|state.INIT~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hF0F0F0F0FFFFF0F0;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N32
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N18
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N20
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N21
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\f2|state.V_READY~q  & ((!\f2|state.POP_64~q  & 
// ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # (\f2|state.POP_64~q  & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])))) # (\f2|state.V_READY~q  & 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h0F0F0F0F1B331B33;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N33
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N34
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N18
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y171_N20
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N21
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \f2|state.V_READY~q  & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) ) ) # ( !\f2|state.V_READY~q  & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\f2|state.POP_64~q  & ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # 
// (\f2|state.POP_64~q  & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])))) ) )

	.dataa(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f2|state.POP_64~q ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\f2|state.V_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h01FD01FD11DD11DD;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N36
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N38
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N6
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0000000000FF00FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y171_N7
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N9
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( ((!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f2|state.POP_64~q  & 
// !\f2|state.V_READY~q ))) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f2|state.V_READY~q ) # (\f2|state.POP_64~q )))) ) )

	.dataa(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f2|state.POP_64~q ),
	.datad(!\f2|state.V_READY~q ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h01110111FDDDFDDD;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N39
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N40
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N36
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y171_N37
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N39
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (((!\f2|state.V_READY~q  & 
// !\f2|state.POP_64~q )) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  
// & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ((\f2|state.POP_64~q ) # (\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f2|state.POP_64~q ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00130013ECFFECFF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N42
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N43
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N42
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y171_N43
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N45
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (((!\f2|state.V_READY~q  & 
// !\f2|state.POP_64~q )) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  
// & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ((\f2|state.POP_64~q ) # (\f2|state.V_READY~q )))) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h01030103EFCFEFCF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N45
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N46
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N12
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y171_N14
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N15
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\f2|state.V_READY~q  & ((!\f2|state.POP_64~q  & 
// ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))) # (\f2|state.POP_64~q  & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])))) # (\f2|state.V_READY~q  & 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datac(!\f2|state.POP_64~q ),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00FF00FF13B313B3;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N48
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N50
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N9
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N10
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N6
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( (!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (((!\f2|state.POP_64~q  & 
// !\f2|state.V_READY~q )) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q 
//  & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ((\f2|state.V_READY~q ) # (\f2|state.POP_64~q )))) ) )

	.dataa(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f2|state.POP_64~q ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datad(!\f2|state.V_READY~q ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h01050105EFAFEFAF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N51
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N52
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N30
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y171_N32
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N33
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\f2|state.V_READY~q  & ((!\f2|state.POP_64~q  & 
// ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))) # (\f2|state.POP_64~q  & (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])))) # (\f2|state.V_READY~q  & 
// (((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])))) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\f2|state.POP_64~q ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h00FF00FF078F078F;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N54
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = ( \f0|state.INIT~q  & ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y171_N56
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y171_N54
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y171_N55
dffeas \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y171_N57
twentynm_lcell_comb \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( ((\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\f2|state.POP_64~q ) # (\f2|state.V_READY~q )))) # (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]) ) ) # ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( 
// (\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ((!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f2|state.V_READY~q  & !\f2|state.POP_64~q )))) ) )

	.dataa(!\f2|state.V_READY~q ),
	.datab(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h0E0C0E0C1F3F1F3F;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y171_N0
twentynm_ram_block \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|varint64~q }),
	.portaaddr({\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "varint_in_size:in2|varint_in_size_fifo_160_sjmeklq:fifo_0|scfifo:scfifo_component|scfifo_ul91:auto_generated|a_dpfifo_hd91:dpfifo|altsyncram_sen1:FIFOram|ALTSYNCRAM";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N51
twentynm_lcell_comb \f2|Selector2~0 (
// Equation(s):
// \f2|Selector2~0_combout  = ( \f2|state.LOAD_COND~q  & ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) ) # ( !\f2|state.LOAD_COND~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(gnd),
	.dataf(!\f2|state.LOAD_COND~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|Selector2~0 .extended_lut = "off";
defparam \f2|Selector2~0 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \f2|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N3
twentynm_lcell_comb \f2|lsb[7]~0 (
// Equation(s):
// \f2|lsb[7]~0_combout  = ( !\reset_reset~input_o  & ( \f2|Selector2~0_combout  & ( !\f2|state.INIT~q  ) ) ) # ( !\reset_reset~input_o  & ( !\f2|Selector2~0_combout  ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset_reset~input_o ),
	.dataf(!\f2|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|lsb[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|lsb[7]~0 .extended_lut = "off";
defparam \f2|lsb[7]~0 .lut_mask = 64'hFFFF0000AAAA0000;
defparam \f2|lsb[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y168_N28
dffeas \f2|lsb[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[11] .is_wysiwyg = "true";
defparam \f2|lsb[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X138_Y168_N35
dffeas \f2|lsb[25] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [25]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[25] .is_wysiwyg = "true";
defparam \f2|lsb[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y207_N17
twentynm_io_ibuf \axs_s0_wdata[0]~input (
	.i(axs_s0_wdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_wdata[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_wdata[0]~input .bus_hold = "false";
defparam \axs_s0_wdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X141_Y172_N14
dffeas \f0|wdata[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_wdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|WideOr8~combout ),
	.sload(vcc),
	.ena(\f0|wdata[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|wdata[0] .is_wysiwyg = "true";
defparam \f0|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: EC_X140_Y169_N0
twentynm_ram_block \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [0]}),
	.portaaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "varint_in_fifo:in0|varint_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N30
twentynm_lcell_comb \f2|varint_in_mux[32]~3 (
// Equation(s):
// \f2|varint_in_mux[32]~3_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q )) # (\f2|varint_in_sel~q  & ((\f2|varint_data [39]))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (\f2|varint_in_sel~q  & \f2|varint_data [39]) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [39]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[32]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[32]~3 .extended_lut = "off";
defparam \f2|varint_in_mux[32]~3 .lut_mask = 64'h0505050527272727;
defparam \f2|varint_in_mux[32]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y169_N20
dffeas \f2|varint_data[32] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[32]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [32]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[32] .is_wysiwyg = "true";
defparam \f2|varint_data[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N45
twentynm_lcell_comb \f2|varint_in_mux[25]~4 (
// Equation(s):
// \f2|varint_in_mux[25]~4_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [25])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [32])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & (\f2|lsb [25]))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [32])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|lsb [25]),
	.datad(!\f2|varint_data [32]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[25]~4 .extended_lut = "off";
defparam \f2|varint_in_mux[25]~4 .lut_mask = 64'h025702578ADF8ADF;
defparam \f2|varint_in_mux[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y169_N46
dffeas \f2|varint_data[25] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[25]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[25] .is_wysiwyg = "true";
defparam \f2|varint_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X138_Y168_N11
dffeas \f2|lsb[18] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [18]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[18] .is_wysiwyg = "true";
defparam \f2|lsb[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N33
twentynm_lcell_comb \f2|varint_in_mux[18]~1 (
// Equation(s):
// \f2|varint_in_mux[18]~1_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [18])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [25])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & ((\f2|lsb [18])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [25])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [25]),
	.datad(!\f2|lsb [18]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[18]~1 .extended_lut = "off";
defparam \f2|varint_in_mux[18]~1 .lut_mask = 64'h052705278DAF8DAF;
defparam \f2|varint_in_mux[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y169_N5
dffeas \f2|varint_data[18] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[18]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[18] .is_wysiwyg = "true";
defparam \f2|varint_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N39
twentynm_lcell_comb \f2|varint_in_mux[11]~20 (
// Equation(s):
// \f2|varint_in_mux[11]~20_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [11])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [18])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & (\f2|lsb [11]))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [18])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|lsb [11]),
	.datad(!\f2|varint_data [18]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[11]~20 .extended_lut = "off";
defparam \f2|varint_in_mux[11]~20 .lut_mask = 64'h025702578ADF8ADF;
defparam \f2|varint_in_mux[11]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y169_N41
dffeas \f2|varint_data[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[11] .is_wysiwyg = "true";
defparam \f2|varint_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N0
twentynm_lcell_comb \f2|varint_in_mux[37]~29 (
// Equation(s):
// \f2|varint_in_mux[37]~29_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \f2|varint64~q  & ( (!\f2|varint_in_sel~q ) # (\f2|varint_data [44]) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] 
// & ( \f2|varint64~q  & ( (\f2|varint_data [44] & \f2|varint_in_sel~q ) ) ) ) # ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\f2|varint64~q  & ( (\f2|varint_data [44] & \f2|varint_in_sel~q ) ) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( !\f2|varint64~q  & ( (\f2|varint_data [44] & \f2|varint_in_sel~q ) ) ) )

	.dataa(!\f2|varint_data [44]),
	.datab(!\f2|varint_in_sel~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.dataf(!\f2|varint64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[37]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[37]~29 .extended_lut = "off";
defparam \f2|varint_in_mux[37]~29 .lut_mask = 64'h111111111111DDDD;
defparam \f2|varint_in_mux[37]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y169_N2
dffeas \f2|varint_data[37] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[37]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [37]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[37] .is_wysiwyg = "true";
defparam \f2|varint_data[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X138_Y168_N49
dffeas \f2|lsb[31] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [31]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[31] .is_wysiwyg = "true";
defparam \f2|lsb[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N57
twentynm_lcell_comb \f2|varint_in_mux[38]~27 (
// Equation(s):
// \f2|varint_in_mux[38]~27_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q )) # (\f2|varint_in_sel~q  & ((\f2|varint_data [45]))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( (\f2|varint_in_sel~q  & \f2|varint_data [45]) ) )

	.dataa(!\f2|varint64~q ),
	.datab(!\f2|varint_in_sel~q ),
	.datac(!\f2|varint_data [45]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[38]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[38]~27 .extended_lut = "off";
defparam \f2|varint_in_mux[38]~27 .lut_mask = 64'h0303030347474747;
defparam \f2|varint_in_mux[38]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y169_N59
dffeas \f2|varint_data[38] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[38]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [38]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[38] .is_wysiwyg = "true";
defparam \f2|varint_data[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N21
twentynm_lcell_comb \f2|varint_in_mux[31]~2 (
// Equation(s):
// \f2|varint_in_mux[31]~2_combout  = ( \f2|varint_data [38] & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] & ( ((!\f2|varint64~q ) # (\f2|lsb [31])) # (\f2|varint_in_sel~q ) ) ) ) # ( !\f2|varint_data [38] & ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # (\f2|lsb [31]))) ) ) ) # ( \f2|varint_data [38] & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] & ( ((\f2|lsb 
// [31] & \f2|varint64~q )) # (\f2|varint_in_sel~q ) ) ) ) # ( !\f2|varint_data [38] & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] & ( (!\f2|varint_in_sel~q  & (\f2|lsb [31] & \f2|varint64~q )) ) ) )

	.dataa(gnd),
	.datab(!\f2|varint_in_sel~q ),
	.datac(!\f2|lsb [31]),
	.datad(!\f2|varint64~q ),
	.datae(!\f2|varint_data [38]),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[31]~2 .extended_lut = "off";
defparam \f2|varint_in_mux[31]~2 .lut_mask = 64'h000C333FCC0CFF3F;
defparam \f2|varint_in_mux[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y169_N20
dffeas \f2|varint_data[31] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[31]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[31] .is_wysiwyg = "true";
defparam \f2|varint_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X138_Y168_N1
dffeas \f2|lsb[24] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [24]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[24] .is_wysiwyg = "true";
defparam \f2|lsb[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N54
twentynm_lcell_comb \f2|varint_in_mux[24]~15 (
// Equation(s):
// \f2|varint_in_mux[24]~15_combout  = ( \f2|lsb [24] & ( (!\f2|varint_in_sel~q  & (((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24])) # (\f2|varint64~q ))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [31])))) ) ) # ( !\f2|lsb [24] & ( 
// (!\f2|varint_in_sel~q  & (!\f2|varint64~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [31])))) ) )

	.dataa(!\f2|varint64~q ),
	.datab(!\f2|varint_data [31]),
	.datac(!\f2|varint_in_sel~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.datae(gnd),
	.dataf(!\f2|lsb [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[24]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[24]~15 .extended_lut = "off";
defparam \f2|varint_in_mux[24]~15 .lut_mask = 64'h03A303A353F353F3;
defparam \f2|varint_in_mux[24]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y170_N43
dffeas \f2|varint_data[24] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[24]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[24] .is_wysiwyg = "true";
defparam \f2|varint_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N19
dffeas \f2|lsb[17] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [17]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[17] .is_wysiwyg = "true";
defparam \f2|lsb[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N9
twentynm_lcell_comb \f2|varint_in_mux[17]~26 (
// Equation(s):
// \f2|varint_in_mux[17]~26_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] & ( \f2|lsb [17] & ( (!\f2|varint_in_sel~q ) # (\f2|varint_data [24]) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] 
// & ( \f2|lsb [17] & ( (!\f2|varint_in_sel~q  & ((\f2|varint64~q ))) # (\f2|varint_in_sel~q  & (\f2|varint_data [24])) ) ) ) # ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] & ( !\f2|lsb [17] & ( (!\f2|varint_in_sel~q  & 
// ((!\f2|varint64~q ))) # (\f2|varint_in_sel~q  & (\f2|varint_data [24])) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] & ( !\f2|lsb [17] & ( (\f2|varint_data [24] & \f2|varint_in_sel~q ) ) ) )

	.dataa(gnd),
	.datab(!\f2|varint_data [24]),
	.datac(!\f2|varint64~q ),
	.datad(!\f2|varint_in_sel~q ),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.dataf(!\f2|lsb [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[17]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[17]~26 .extended_lut = "off";
defparam \f2|varint_in_mux[17]~26 .lut_mask = 64'h0033F0330F33FF33;
defparam \f2|varint_in_mux[17]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N10
dffeas \f2|varint_data[17] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[17]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[17] .is_wysiwyg = "true";
defparam \f2|varint_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X138_Y168_N44
dffeas \f2|lsb[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[10] .is_wysiwyg = "true";
defparam \f2|lsb[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N24
twentynm_lcell_comb \f2|varint_in_mux[10]~19 (
// Equation(s):
// \f2|varint_in_mux[10]~19_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [10])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [17])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & ((\f2|lsb [10])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [17])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [17]),
	.datad(!\f2|lsb [10]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[10]~19 .extended_lut = "off";
defparam \f2|varint_in_mux[10]~19 .lut_mask = 64'h052705278DAF8DAF;
defparam \f2|varint_in_mux[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y169_N25
dffeas \f2|varint_data[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[10]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[10] .is_wysiwyg = "true";
defparam \f2|varint_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X138_Y168_N10
dffeas \f2|lsb[30] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [30]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[30] .is_wysiwyg = "true";
defparam \f2|lsb[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N36
twentynm_lcell_comb \f2|varint_in_mux[30]~9 (
// Equation(s):
// \f2|varint_in_mux[30]~9_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [30])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [37])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & ((\f2|lsb [30])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [37])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [37]),
	.datad(!\f2|lsb [30]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[30]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[30]~9 .extended_lut = "off";
defparam \f2|varint_in_mux[30]~9 .lut_mask = 64'h052705278DAF8DAF;
defparam \f2|varint_in_mux[30]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y169_N53
dffeas \f2|varint_data[30] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[30]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[30] .is_wysiwyg = "true";
defparam \f2|varint_data[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N57
twentynm_lcell_comb \f2|LessThan1~12 (
// Equation(s):
// \f2|LessThan1~12_combout  = ( !\f2|varint_data [10] & ( !\f2|varint_data [30] & ( (!\f2|varint_data [39] & (!\f2|varint_data [36] & (!\f2|varint_data [11] & !\f2|varint_data [37]))) ) ) )

	.dataa(!\f2|varint_data [39]),
	.datab(!\f2|varint_data [36]),
	.datac(!\f2|varint_data [11]),
	.datad(!\f2|varint_data [37]),
	.datae(!\f2|varint_data [10]),
	.dataf(!\f2|varint_data [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~12 .extended_lut = "off";
defparam \f2|LessThan1~12 .lut_mask = 64'h8000000000000000;
defparam \f2|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N39
twentynm_lcell_comb \f2|varint_in_mux[33]~55 (
// Equation(s):
// \f2|varint_in_mux[33]~55_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q )) # (\f2|varint_in_sel~q  & ((\f2|varint_data [40]))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (\f2|varint_in_sel~q  & \f2|varint_data [40]) ) )

	.dataa(!\f2|varint64~q ),
	.datab(!\f2|varint_in_sel~q ),
	.datac(gnd),
	.datad(!\f2|varint_data [40]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[33]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[33]~55 .extended_lut = "off";
defparam \f2|varint_in_mux[33]~55 .lut_mask = 64'h0033003344774477;
defparam \f2|varint_in_mux[33]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y169_N41
dffeas \f2|varint_data[33] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[33]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [33]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[33] .is_wysiwyg = "true";
defparam \f2|varint_data[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N36
twentynm_lcell_comb \f2|varint_in_mux[35]~57 (
// Equation(s):
// \f2|varint_in_mux[35]~57_combout  = ( \f2|varint64~q  & ( (!\f2|varint_in_sel~q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])) # (\f2|varint_in_sel~q  & ((\f2|varint_data [42]))) ) ) # ( !\f2|varint64~q  & ( (\f2|varint_in_sel~q  
// & \f2|varint_data [42]) ) )

	.dataa(gnd),
	.datab(!\f2|varint_in_sel~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\f2|varint_data [42]),
	.datae(gnd),
	.dataf(!\f2|varint64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[35]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[35]~57 .extended_lut = "off";
defparam \f2|varint_in_mux[35]~57 .lut_mask = 64'h003300330C3F0C3F;
defparam \f2|varint_in_mux[35]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y169_N38
dffeas \f2|varint_data[35] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[35]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [35]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[35] .is_wysiwyg = "true";
defparam \f2|varint_data[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N45
twentynm_lcell_comb \f2|varint_in_mux[34]~56 (
// Equation(s):
// \f2|varint_in_mux[34]~56_combout  = ( \f2|varint_data [41] & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( (\f2|varint_in_sel~q ) # (\f2|varint64~q ) ) ) ) # ( !\f2|varint_data [41] & ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( (\f2|varint64~q  & !\f2|varint_in_sel~q ) ) ) ) # ( \f2|varint_data [41] & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \f2|varint_in_sel~q  ) ) )

	.dataa(!\f2|varint64~q ),
	.datab(!\f2|varint_in_sel~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\f2|varint_data [41]),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[34]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[34]~56 .extended_lut = "off";
defparam \f2|varint_in_mux[34]~56 .lut_mask = 64'h0000333344447777;
defparam \f2|varint_in_mux[34]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y169_N46
dffeas \f2|varint_data[34] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[34]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [34]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[34] .is_wysiwyg = "true";
defparam \f2|varint_data[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N6
twentynm_lcell_comb \f2|LessThan1~4 (
// Equation(s):
// \f2|LessThan1~4_combout  = ( !\f2|varint_data [34] & ( !\f2|varint_data [32] & ( (!\f2|varint_data [33] & (!\f2|varint_data [31] & !\f2|varint_data [35])) ) ) )

	.dataa(!\f2|varint_data [33]),
	.datab(!\f2|varint_data [31]),
	.datac(gnd),
	.datad(!\f2|varint_data [35]),
	.datae(!\f2|varint_data [34]),
	.dataf(!\f2|varint_data [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~4 .extended_lut = "off";
defparam \f2|LessThan1~4 .lut_mask = 64'h8800000000000000;
defparam \f2|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y170_N10
dffeas \f2|lsb[12] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[12] .is_wysiwyg = "true";
defparam \f2|lsb[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N49
dffeas \f2|lsb[19] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [19]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[19] .is_wysiwyg = "true";
defparam \f2|lsb[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N22
dffeas \f2|lsb[26] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [26]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[26] .is_wysiwyg = "true";
defparam \f2|lsb[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N15
twentynm_lcell_comb \f2|varint_in_mux[26]~5 (
// Equation(s):
// \f2|varint_in_mux[26]~5_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [26])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [33])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & ((\f2|lsb [26])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [33])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [33]),
	.datad(!\f2|lsb [26]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[26]~5 .extended_lut = "off";
defparam \f2|varint_in_mux[26]~5 .lut_mask = 64'h052705278DAF8DAF;
defparam \f2|varint_in_mux[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N16
dffeas \f2|varint_data[26] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[26]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[26] .is_wysiwyg = "true";
defparam \f2|varint_data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N30
twentynm_lcell_comb \f2|varint_in_mux[19]~10 (
// Equation(s):
// \f2|varint_in_mux[19]~10_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [19])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [26])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & (\f2|lsb [19]))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [26])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|lsb [19]),
	.datad(!\f2|varint_data [26]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[19]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[19]~10 .extended_lut = "off";
defparam \f2|varint_in_mux[19]~10 .lut_mask = 64'h025702578ADF8ADF;
defparam \f2|varint_in_mux[19]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N31
dffeas \f2|varint_data[19] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[19]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[19] .is_wysiwyg = "true";
defparam \f2|varint_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N39
twentynm_lcell_comb \f2|varint_in_mux[12]~21 (
// Equation(s):
// \f2|varint_in_mux[12]~21_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [12])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [19])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & (\f2|lsb [12]))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [19])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|lsb [12]),
	.datad(!\f2|varint_data [19]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[12]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[12]~21 .extended_lut = "off";
defparam \f2|varint_in_mux[12]~21 .lut_mask = 64'h025702578ADF8ADF;
defparam \f2|varint_in_mux[12]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N41
dffeas \f2|varint_data[12] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[12]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[12] .is_wysiwyg = "true";
defparam \f2|varint_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X138_Y168_N8
dffeas \f2|lsb[29] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [29]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[29] .is_wysiwyg = "true";
defparam \f2|lsb[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N27
twentynm_lcell_comb \f2|varint_in_mux[29]~8 (
// Equation(s):
// \f2|varint_in_mux[29]~8_combout  = ( \f2|lsb [29] & ( (!\f2|varint_in_sel~q  & (((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29])) # (\f2|varint64~q ))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [36])))) ) ) # ( !\f2|lsb [29] & ( 
// (!\f2|varint_in_sel~q  & (!\f2|varint64~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [36])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [36]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.datae(gnd),
	.dataf(!\f2|lsb [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[29]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[29]~8 .extended_lut = "off";
defparam \f2|varint_in_mux[29]~8 .lut_mask = 64'h058D058D27AF27AF;
defparam \f2|varint_in_mux[29]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y169_N16
dffeas \f2|varint_data[29] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[29] .is_wysiwyg = "true";
defparam \f2|varint_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N40
dffeas \f2|lsb[22] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [22]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[22] .is_wysiwyg = "true";
defparam \f2|lsb[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N21
twentynm_lcell_comb \f2|varint_in_mux[22]~13 (
// Equation(s):
// \f2|varint_in_mux[22]~13_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [22])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [29])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & ((\f2|lsb [22])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [29])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [29]),
	.datad(!\f2|lsb [22]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[22]~13 .extended_lut = "off";
defparam \f2|varint_in_mux[22]~13 .lut_mask = 64'h052705278DAF8DAF;
defparam \f2|varint_in_mux[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N22
dffeas \f2|varint_data[22] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[22]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[22] .is_wysiwyg = "true";
defparam \f2|varint_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N34
dffeas \f2|lsb[15] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[15] .is_wysiwyg = "true";
defparam \f2|lsb[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N48
twentynm_lcell_comb \f2|varint_in_mux[15]~24 (
// Equation(s):
// \f2|varint_in_mux[15]~24_combout  = ( \f2|lsb [15] & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\f2|varint_in_sel~q ) # (\f2|varint_data [22]) ) ) ) # ( !\f2|lsb [15] & ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ))) # (\f2|varint_in_sel~q  & (\f2|varint_data [22])) ) ) ) # ( \f2|lsb [15] & ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\f2|varint_in_sel~q  & ((\f2|varint64~q ))) # (\f2|varint_in_sel~q  & (\f2|varint_data [22])) ) ) ) # ( !\f2|lsb [15] & ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( (\f2|varint_data [22] & \f2|varint_in_sel~q ) ) ) )

	.dataa(!\f2|varint_data [22]),
	.datab(!\f2|varint_in_sel~q ),
	.datac(gnd),
	.datad(!\f2|varint64~q ),
	.datae(!\f2|lsb [15]),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[15]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[15]~24 .extended_lut = "off";
defparam \f2|varint_in_mux[15]~24 .lut_mask = 64'h111111DDDD11DDDD;
defparam \f2|varint_in_mux[15]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N49
dffeas \f2|varint_data[15] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[15]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[15] .is_wysiwyg = "true";
defparam \f2|varint_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N52
dffeas \f2|lsb[14] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[14] .is_wysiwyg = "true";
defparam \f2|lsb[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X138_Y168_N23
dffeas \f2|lsb[28] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [28]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[28] .is_wysiwyg = "true";
defparam \f2|lsb[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N6
twentynm_lcell_comb \f2|varint_in_mux[28]~7 (
// Equation(s):
// \f2|varint_in_mux[28]~7_combout  = ( \f2|lsb [28] & ( (!\f2|varint_in_sel~q  & (((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28])) # (\f2|varint64~q ))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [35])))) ) ) # ( !\f2|lsb [28] & ( 
// (!\f2|varint_in_sel~q  & (!\f2|varint64~q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [35])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.datad(!\f2|varint_data [35]),
	.datae(gnd),
	.dataf(!\f2|lsb [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[28]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[28]~7 .extended_lut = "off";
defparam \f2|varint_in_mux[28]~7 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \f2|varint_in_mux[28]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y169_N56
dffeas \f2|varint_data[28] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[28]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[28] .is_wysiwyg = "true";
defparam \f2|varint_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N1
dffeas \f2|lsb[21] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [21]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[21] .is_wysiwyg = "true";
defparam \f2|lsb[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N30
twentynm_lcell_comb \f2|varint_in_mux[21]~12 (
// Equation(s):
// \f2|varint_in_mux[21]~12_combout  = ( \f2|varint_in_sel~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] & ( \f2|varint_data [28] ) ) ) # ( !\f2|varint_in_sel~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [21] & ( (!\f2|varint64~q ) # (\f2|lsb [21]) ) ) ) # ( \f2|varint_in_sel~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] & ( \f2|varint_data [28] ) ) ) # ( !\f2|varint_in_sel~q  & ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] & ( (\f2|varint64~q  & \f2|lsb [21]) ) ) )

	.dataa(gnd),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [28]),
	.datad(!\f2|lsb [21]),
	.datae(!\f2|varint_in_sel~q ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[21]~12 .extended_lut = "off";
defparam \f2|varint_in_mux[21]~12 .lut_mask = 64'h00330F0FCCFF0F0F;
defparam \f2|varint_in_mux[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y170_N35
dffeas \f2|varint_data[21] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[21]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[21] .is_wysiwyg = "true";
defparam \f2|varint_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N3
twentynm_lcell_comb \f2|varint_in_mux[14]~23 (
// Equation(s):
// \f2|varint_in_mux[14]~23_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [14])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [21])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & (\f2|lsb [14]))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [21])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|lsb [14]),
	.datad(!\f2|varint_data [21]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[14]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[14]~23 .extended_lut = "off";
defparam \f2|varint_in_mux[14]~23 .lut_mask = 64'h025702578ADF8ADF;
defparam \f2|varint_in_mux[14]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N4
dffeas \f2|varint_data[14] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[14]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[14] .is_wysiwyg = "true";
defparam \f2|varint_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N58
dffeas \f2|lsb[13] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[13] .is_wysiwyg = "true";
defparam \f2|lsb[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N25
dffeas \f2|lsb[20] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [20]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[20] .is_wysiwyg = "true";
defparam \f2|lsb[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N37
dffeas \f2|lsb[27] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [27]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[27] .is_wysiwyg = "true";
defparam \f2|lsb[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N36
twentynm_lcell_comb \f2|varint_in_mux[27]~6 (
// Equation(s):
// \f2|varint_in_mux[27]~6_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [27])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [34])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & (\f2|lsb [27]))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [34])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|lsb [27]),
	.datad(!\f2|varint_data [34]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[27]~6 .extended_lut = "off";
defparam \f2|varint_in_mux[27]~6 .lut_mask = 64'h025702578ADF8ADF;
defparam \f2|varint_in_mux[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N37
dffeas \f2|varint_data[27] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[27]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[27] .is_wysiwyg = "true";
defparam \f2|varint_data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N24
twentynm_lcell_comb \f2|varint_in_mux[20]~11 (
// Equation(s):
// \f2|varint_in_mux[20]~11_combout  = ( \f2|varint_data [27] & ( ((!\f2|varint64~q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20])) # (\f2|varint64~q  & ((\f2|lsb [20])))) # (\f2|varint_in_sel~q ) ) ) # ( !\f2|varint_data [27] & ( 
// (!\f2|varint_in_sel~q  & ((!\f2|varint64~q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20])) # (\f2|varint64~q  & ((\f2|lsb [20]))))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datad(!\f2|lsb [20]),
	.datae(gnd),
	.dataf(!\f2|varint_data [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[20]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[20]~11 .extended_lut = "off";
defparam \f2|varint_in_mux[20]~11 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \f2|varint_in_mux[20]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y170_N29
dffeas \f2|varint_data[20] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[20]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[20] .is_wysiwyg = "true";
defparam \f2|varint_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N45
twentynm_lcell_comb \f2|varint_in_mux[13]~22 (
// Equation(s):
// \f2|varint_in_mux[13]~22_combout  = ( \f2|varint64~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] & ( (!\f2|varint_in_sel~q  & (\f2|lsb [13])) # (\f2|varint_in_sel~q  & ((\f2|varint_data [20]))) ) ) ) # ( !\f2|varint64~q  & ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] & ( (!\f2|varint_in_sel~q ) # (\f2|varint_data [20]) ) ) ) # ( \f2|varint64~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] & ( (!\f2|varint_in_sel~q  & 
// (\f2|lsb [13])) # (\f2|varint_in_sel~q  & ((\f2|varint_data [20]))) ) ) ) # ( !\f2|varint64~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] & ( (\f2|varint_data [20] & \f2|varint_in_sel~q ) ) ) )

	.dataa(gnd),
	.datab(!\f2|lsb [13]),
	.datac(!\f2|varint_data [20]),
	.datad(!\f2|varint_in_sel~q ),
	.datae(!\f2|varint64~q ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[13]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[13]~22 .extended_lut = "off";
defparam \f2|varint_in_mux[13]~22 .lut_mask = 64'h000F330FFF0F330F;
defparam \f2|varint_in_mux[13]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y170_N4
dffeas \f2|varint_data[13] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[13]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[13] .is_wysiwyg = "true";
defparam \f2|varint_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N15
twentynm_lcell_comb \f2|LessThan1~13 (
// Equation(s):
// \f2|LessThan1~13_combout  = ( !\f2|varint_data [38] & ( !\f2|varint_data [13] & ( (!\f2|varint_data [12] & (!\f2|varint_data [15] & !\f2|varint_data [14])) ) ) )

	.dataa(!\f2|varint_data [12]),
	.datab(gnd),
	.datac(!\f2|varint_data [15]),
	.datad(!\f2|varint_data [14]),
	.datae(!\f2|varint_data [38]),
	.dataf(!\f2|varint_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~13 .extended_lut = "off";
defparam \f2|LessThan1~13 .lut_mask = 64'hA000000000000000;
defparam \f2|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y170_N14
dffeas \f2|lsb[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[8] .is_wysiwyg = "true";
defparam \f2|lsb[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N12
twentynm_lcell_comb \f2|varint_in_mux[8]~17 (
// Equation(s):
// \f2|varint_in_mux[8]~17_combout  = ( \f2|varint_data [15] & ( ((!\f2|varint64~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]))) # (\f2|varint64~q  & (\f2|lsb [8]))) # (\f2|varint_in_sel~q ) ) ) # ( !\f2|varint_data [15] & ( 
// (!\f2|varint_in_sel~q  & ((!\f2|varint64~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]))) # (\f2|varint64~q  & (\f2|lsb [8])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|lsb [8]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(gnd),
	.dataf(!\f2|varint_data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[8]~17 .extended_lut = "off";
defparam \f2|varint_in_mux[8]~17 .lut_mask = 64'h028A028A57DF57DF;
defparam \f2|varint_in_mux[8]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N58
dffeas \f2|varint_data[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[8]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[8] .is_wysiwyg = "true";
defparam \f2|varint_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N31
dffeas \f2|lsb[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[9] .is_wysiwyg = "true";
defparam \f2|lsb[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N5
dffeas \f2|lsb[23] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [23]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[23] .is_wysiwyg = "true";
defparam \f2|lsb[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N12
twentynm_lcell_comb \f2|varint_in_mux[23]~14 (
// Equation(s):
// \f2|varint_in_mux[23]~14_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [23])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [30])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & (\f2|lsb [23]))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [30])))) ) )

	.dataa(!\f2|varint64~q ),
	.datab(!\f2|varint_in_sel~q ),
	.datac(!\f2|lsb [23]),
	.datad(!\f2|varint_data [30]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[23]~14 .extended_lut = "off";
defparam \f2|varint_in_mux[23]~14 .lut_mask = 64'h043704378CBF8CBF;
defparam \f2|varint_in_mux[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y170_N2
dffeas \f2|varint_data[23] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f2|varint_in_mux[23]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(vcc),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[23] .is_wysiwyg = "true";
defparam \f2|varint_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N55
dffeas \f2|lsb[16] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [16]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[16] .is_wysiwyg = "true";
defparam \f2|lsb[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N18
twentynm_lcell_comb \f2|varint_in_mux[16]~25 (
// Equation(s):
// \f2|varint_in_mux[16]~25_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [16])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [23])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & ((\f2|lsb [16])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [23])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_data [23]),
	.datad(!\f2|lsb [16]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[16]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[16]~25 .extended_lut = "off";
defparam \f2|varint_in_mux[16]~25 .lut_mask = 64'h052705278DAF8DAF;
defparam \f2|varint_in_mux[16]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N19
dffeas \f2|varint_data[16] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[16]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[16] .is_wysiwyg = "true";
defparam \f2|varint_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N0
twentynm_lcell_comb \f2|varint_in_mux[9]~18 (
// Equation(s):
// \f2|varint_in_mux[9]~18_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( (!\f2|varint_in_sel~q  & ((!\f2|varint64~q ) # ((\f2|lsb [9])))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [16])))) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( (!\f2|varint_in_sel~q  & (\f2|varint64~q  & (\f2|lsb [9]))) # (\f2|varint_in_sel~q  & (((\f2|varint_data [16])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|lsb [9]),
	.datad(!\f2|varint_data [16]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[9]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[9]~18 .extended_lut = "off";
defparam \f2|varint_in_mux[9]~18 .lut_mask = 64'h025702578ADF8ADF;
defparam \f2|varint_in_mux[9]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N2
dffeas \f2|varint_data[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[9] .is_wysiwyg = "true";
defparam \f2|varint_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y170_N29
dffeas \f2|lsb[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[7] .is_wysiwyg = "true";
defparam \f2|lsb[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N33
twentynm_lcell_comb \f2|varint_in_mux[7]~16 (
// Equation(s):
// \f2|varint_in_mux[7]~16_combout  = ( \f2|varint_data [14] & ( ((!\f2|varint64~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) # (\f2|varint64~q  & (\f2|lsb [7]))) # (\f2|varint_in_sel~q ) ) ) # ( !\f2|varint_data [14] & ( 
// (!\f2|varint_in_sel~q  & ((!\f2|varint64~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) # (\f2|varint64~q  & (\f2|lsb [7])))) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|lsb [7]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datae(gnd),
	.dataf(!\f2|varint_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_in_mux[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_in_mux[7]~16 .extended_lut = "off";
defparam \f2|varint_in_mux[7]~16 .lut_mask = 64'h028A028A57DF57DF;
defparam \f2|varint_in_mux[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y170_N34
dffeas \f2|varint_data[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_in_mux[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.LOAD_COND~q ),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[7] .is_wysiwyg = "true";
defparam \f2|varint_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y168_N45
twentynm_lcell_comb \f2|LessThan1~5 (
// Equation(s):
// \f2|LessThan1~5_combout  = ( !\f2|varint_data [9] & ( !\f2|varint_data [7] & ( (!\f2|varint_data [28] & (!\f2|varint_data [29] & !\f2|varint_data [8])) ) ) )

	.dataa(!\f2|varint_data [28]),
	.datab(!\f2|varint_data [29]),
	.datac(!\f2|varint_data [8]),
	.datad(gnd),
	.datae(!\f2|varint_data [9]),
	.dataf(!\f2|varint_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~5 .extended_lut = "off";
defparam \f2|LessThan1~5 .lut_mask = 64'h8080000000000000;
defparam \f2|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N54
twentynm_lcell_comb \f2|LessThan1~6 (
// Equation(s):
// \f2|LessThan1~6_combout  = ( !\f2|varint_data [23] & ( !\f2|varint_data [25] & ( (!\f2|varint_data [24] & (!\f2|varint_data [26] & !\f2|varint_data [27])) ) ) )

	.dataa(gnd),
	.datab(!\f2|varint_data [24]),
	.datac(!\f2|varint_data [26]),
	.datad(!\f2|varint_data [27]),
	.datae(!\f2|varint_data [23]),
	.dataf(!\f2|varint_data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~6 .extended_lut = "off";
defparam \f2|LessThan1~6 .lut_mask = 64'hC000000000000000;
defparam \f2|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N3
twentynm_lcell_comb \f2|LessThan1~7 (
// Equation(s):
// \f2|LessThan1~7_combout  = ( !\f2|varint_data [19] & ( !\f2|varint_data [20] & ( (!\f2|varint_data [21] & !\f2|varint_data [18]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f2|varint_data [21]),
	.datad(!\f2|varint_data [18]),
	.datae(!\f2|varint_data [19]),
	.dataf(!\f2|varint_data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~7 .extended_lut = "off";
defparam \f2|LessThan1~7 .lut_mask = 64'hF000000000000000;
defparam \f2|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N42
twentynm_lcell_comb \f2|LessThan1~8 (
// Equation(s):
// \f2|LessThan1~8_combout  = ( !\f2|varint_data [17] & ( !\f2|varint_data [16] & ( (!\f2|varint_data [22] & (\f2|LessThan1~6_combout  & \f2|LessThan1~7_combout )) ) ) )

	.dataa(!\f2|varint_data [22]),
	.datab(gnd),
	.datac(!\f2|LessThan1~6_combout ),
	.datad(!\f2|LessThan1~7_combout ),
	.datae(!\f2|varint_data [17]),
	.dataf(!\f2|varint_data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~8 .extended_lut = "off";
defparam \f2|LessThan1~8 .lut_mask = 64'h000A000000000000;
defparam \f2|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N48
twentynm_lcell_comb \f2|LessThan1~9 (
// Equation(s):
// \f2|LessThan1~9_combout  = ( \f2|LessThan1~8_combout  & ( \f2|LessThan1~3_combout  & ( (\f2|LessThan1~12_combout  & (\f2|LessThan1~4_combout  & (\f2|LessThan1~13_combout  & \f2|LessThan1~5_combout ))) ) ) )

	.dataa(!\f2|LessThan1~12_combout ),
	.datab(!\f2|LessThan1~4_combout ),
	.datac(!\f2|LessThan1~13_combout ),
	.datad(!\f2|LessThan1~5_combout ),
	.datae(!\f2|LessThan1~8_combout ),
	.dataf(!\f2|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan1~9 .extended_lut = "off";
defparam \f2|LessThan1~9 .lut_mask = 64'h0000000000000001;
defparam \f2|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N18
twentynm_lcell_comb \f2|Selector5~1 (
// Equation(s):
// \f2|Selector5~1_combout  = ( !\in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \f2|state.LOAD_COND~q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) )

	.dataa(gnd),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.dataf(!\f2|state.LOAD_COND~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|Selector5~1 .extended_lut = "off";
defparam \f2|Selector5~1 .lut_mask = 64'h00000000CCCC0000;
defparam \f2|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N6
twentynm_lcell_comb \f2|LessThan0~11 (
// Equation(s):
// \f2|LessThan0~11_combout  = ( !\f2|varint_in_mux[16]~25_combout  & ( !\f2|varint_in_mux[17]~26_combout  & ( (!\f2|varint_in_mux[13]~22_combout  & (!\f2|varint_in_mux[15]~24_combout  & !\f2|varint_in_mux[14]~23_combout )) ) ) )

	.dataa(gnd),
	.datab(!\f2|varint_in_mux[13]~22_combout ),
	.datac(!\f2|varint_in_mux[15]~24_combout ),
	.datad(!\f2|varint_in_mux[14]~23_combout ),
	.datae(!\f2|varint_in_mux[16]~25_combout ),
	.dataf(!\f2|varint_in_mux[17]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~11 .extended_lut = "off";
defparam \f2|LessThan0~11 .lut_mask = 64'hC000000000000000;
defparam \f2|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N36
twentynm_lcell_comb \f2|LessThan0~8 (
// Equation(s):
// \f2|LessThan0~8_combout  = ( !\f2|varint_in_mux[25]~4_combout  & ( !\f2|varint_in_mux[26]~5_combout  & ( (!\f2|varint_in_mux[28]~7_combout  & (!\f2|varint_in_mux[29]~8_combout  & (!\f2|varint_in_mux[27]~6_combout  & !\f2|varint_in_mux[30]~9_combout ))) ) 
// ) )

	.dataa(!\f2|varint_in_mux[28]~7_combout ),
	.datab(!\f2|varint_in_mux[29]~8_combout ),
	.datac(!\f2|varint_in_mux[27]~6_combout ),
	.datad(!\f2|varint_in_mux[30]~9_combout ),
	.datae(!\f2|varint_in_mux[25]~4_combout ),
	.dataf(!\f2|varint_in_mux[26]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~8 .extended_lut = "off";
defparam \f2|LessThan0~8 .lut_mask = 64'h8000000000000000;
defparam \f2|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N48
twentynm_lcell_comb \f2|LessThan0~9 (
// Equation(s):
// \f2|LessThan0~9_combout  = ( !\f2|varint_in_mux[19]~10_combout  & ( !\f2|varint_in_mux[22]~13_combout  & ( (!\f2|varint_in_mux[21]~12_combout  & (!\f2|varint_in_mux[20]~11_combout  & (!\f2|varint_in_mux[23]~14_combout  & !\f2|varint_in_mux[24]~15_combout 
// ))) ) ) )

	.dataa(!\f2|varint_in_mux[21]~12_combout ),
	.datab(!\f2|varint_in_mux[20]~11_combout ),
	.datac(!\f2|varint_in_mux[23]~14_combout ),
	.datad(!\f2|varint_in_mux[24]~15_combout ),
	.datae(!\f2|varint_in_mux[19]~10_combout ),
	.dataf(!\f2|varint_in_mux[22]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~9 .extended_lut = "off";
defparam \f2|LessThan0~9 .lut_mask = 64'h8000000000000000;
defparam \f2|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y170_N24
twentynm_lcell_comb \f2|LessThan0~10 (
// Equation(s):
// \f2|LessThan0~10_combout  = ( !\f2|varint_in_mux[7]~16_combout  & ( !\f2|varint_in_mux[10]~19_combout  & ( (!\f2|varint_in_mux[8]~17_combout  & (!\f2|varint_in_mux[9]~18_combout  & (!\f2|varint_in_mux[11]~20_combout  & !\f2|varint_in_mux[12]~21_combout 
// ))) ) ) )

	.dataa(!\f2|varint_in_mux[8]~17_combout ),
	.datab(!\f2|varint_in_mux[9]~18_combout ),
	.datac(!\f2|varint_in_mux[11]~20_combout ),
	.datad(!\f2|varint_in_mux[12]~21_combout ),
	.datae(!\f2|varint_in_mux[7]~16_combout ),
	.dataf(!\f2|varint_in_mux[10]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~10 .extended_lut = "off";
defparam \f2|LessThan0~10 .lut_mask = 64'h8000000000000000;
defparam \f2|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y169_N48
twentynm_lcell_comb \f2|LessThan0~6 (
// Equation(s):
// \f2|LessThan0~6_combout  = ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30] & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28] & 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] & (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29] & !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]))) ) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~6 .extended_lut = "off";
defparam \f2|LessThan0~6 .lut_mask = 64'h8000000000000000;
defparam \f2|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N21
twentynm_lcell_comb \f2|LessThan0~7 (
// Equation(s):
// \f2|LessThan0~7_combout  = ( \f2|LessThan0~6_combout  & ( !\f2|varint_in_mux[31]~2_combout  & ( (!\f2|varint_in_mux[32]~3_combout  & (((!\f2|varint64~q ) # (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31])) # (\f2|varint_in_sel~q ))) 
// ) ) ) # ( !\f2|LessThan0~6_combout  & ( !\f2|varint_in_mux[31]~2_combout  & ( (!\f2|varint_in_mux[32]~3_combout  & ((!\f2|varint64~q ) # (\f2|varint_in_sel~q ))) ) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(!\f2|varint_in_mux[32]~3_combout ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datae(!\f2|LessThan0~6_combout ),
	.dataf(!\f2|varint_in_mux[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~7 .extended_lut = "off";
defparam \f2|LessThan0~7 .lut_mask = 64'hD0D0F0D000000000;
defparam \f2|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y170_N18
twentynm_lcell_comb \f2|LessThan0~12 (
// Equation(s):
// \f2|LessThan0~12_combout  = ( \f2|LessThan0~10_combout  & ( \f2|LessThan0~7_combout  & ( (!\f2|varint_in_mux[18]~1_combout  & (\f2|LessThan0~11_combout  & (\f2|LessThan0~8_combout  & \f2|LessThan0~9_combout ))) ) ) )

	.dataa(!\f2|varint_in_mux[18]~1_combout ),
	.datab(!\f2|LessThan0~11_combout ),
	.datac(!\f2|LessThan0~8_combout ),
	.datad(!\f2|LessThan0~9_combout ),
	.datae(!\f2|LessThan0~10_combout ),
	.dataf(!\f2|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|LessThan0~12 .extended_lut = "off";
defparam \f2|LessThan0~12 .lut_mask = 64'h0000000000000002;
defparam \f2|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N30
twentynm_lcell_comb \f2|Selector4~0 (
// Equation(s):
// \f2|Selector4~0_combout  = ( \f2|Selector5~1_combout  & ( \f2|LessThan0~12_combout  & ( (!\f2|Selector5~0_combout  & (!\f2|varint_in_mux[39]~0_combout  & (!\f2|LessThan0~5_combout ))) # (\f2|Selector5~0_combout  & ((!\f2|LessThan1~9_combout ) # 
// ((!\f2|varint_in_mux[39]~0_combout  & !\f2|LessThan0~5_combout )))) ) ) ) # ( !\f2|Selector5~1_combout  & ( \f2|LessThan0~12_combout  & ( (\f2|Selector5~0_combout  & !\f2|LessThan1~9_combout ) ) ) ) # ( \f2|Selector5~1_combout  & ( 
// !\f2|LessThan0~12_combout  ) ) # ( !\f2|Selector5~1_combout  & ( !\f2|LessThan0~12_combout  & ( (\f2|Selector5~0_combout  & !\f2|LessThan1~9_combout ) ) ) )

	.dataa(!\f2|Selector5~0_combout ),
	.datab(!\f2|varint_in_mux[39]~0_combout ),
	.datac(!\f2|LessThan0~5_combout ),
	.datad(!\f2|LessThan1~9_combout ),
	.datae(!\f2|Selector5~1_combout ),
	.dataf(!\f2|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|Selector4~0 .extended_lut = "off";
defparam \f2|Selector4~0 .lut_mask = 64'h5500FFFF5500D5C0;
defparam \f2|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y170_N32
dffeas \f2|state.ENCODE_N (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|state.ENCODE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f2|state.ENCODE_N .is_wysiwyg = "true";
defparam \f2|state.ENCODE_N .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N42
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  = ( \f2|state.ENCODE_N~q  & ( \f2|state.ENCODE_L~q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) ) # ( !\f2|state.ENCODE_N~q  & ( \f2|state.ENCODE_L~q  & 
// ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) ) # ( \f2|state.ENCODE_N~q  & ( !\f2|state.ENCODE_L~q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(gnd),
	.datae(!\f2|state.ENCODE_N~q ),
	.dataf(!\f2|state.ENCODE_L~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h0000F0F0F0F0F0F0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N0
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N36
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (!\f2|state.INIT~q ) # 
// (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (!\f2|state.INIT~q ) # 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f2|state.INIT~q ),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hF0FFF0FFFFF0FFF0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N2
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N3
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000FF000000FF00;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N5
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N6
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000FF000000FF00;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N8
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N9
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000FF000000FF00;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N10
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N12
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000FF000000FF00;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N14
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N15
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000FF000000FF00;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N16
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N18
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000FF000000FF00;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N20
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N57
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) ) )

	.dataa(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h8080808000000000;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N21
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h0000F0F00000FF00;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N22
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N24
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h0000FF000000FF00;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N25
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N27
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  = CARRY(( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h0000FF000000F0F0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N29
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N30
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .lut_mask = 64'h00003333000000FF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N32
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N33
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] ) + ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .lut_mask = 64'h0000333300000F0F;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y170_N35
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N42
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] & 
// (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10])) ) ) )

	.dataa(gnd),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hC000000000000000;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N48
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))) ) )

	.dataa(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h0000000000200020;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N36
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (\f2|state.INIT~q  & (((!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) 
// ) ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f2|state.INIT~q  & 
// ((!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )))) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (\f2|state.INIT~q  & ((!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// ((!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )))) ) ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & (\f2|state.INIT~q  & !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) ) )

	.dataa(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(!\f2|state.INIT~q ),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'h02000B0906040F0D;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N38
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N54
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (\f2|state.INIT~q  & 
// ((!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & 
// ((\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))) ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (\f2|state.INIT~q  & ((\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q 
// ) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))) ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h1155115540514051;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N56
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N57
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( (\f2|state.INIT~q  & (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & 
// ((!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & ( 
// (\f2|state.INIT~q  & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0505050545004500;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N58
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N36
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = ( \f3|state.V_PUSH~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) ) # ( !\f3|state.V_PUSH~q  & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f3a|state.V_FETCH~q ) # (\f3|state.V_PUSH_INC~q ))) ) )

	.dataa(gnd),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\f3a|state.V_FETCH~q ),
	.datae(gnd),
	.dataf(!\f3|state.V_PUSH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 64'h0333033333333333;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N54
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) ) )

	.dataa(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000001010101;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N39
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] & (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]))) ) )

	.dataa(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000010001;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y170_N51
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))) ) )

	.dataa(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000010001;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N51
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// ((\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ))) ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( 
// (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h00AA00AA0AAA0AAA;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N52
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N57
twentynm_lcell_comb \f2|state~10 (
// Equation(s):
// \f2|state~10_combout  = ( \f2|state.LOAD_COND~q  & ( (!\reset_reset~input_o  & (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) # (\f2|state.VF_FULL~q )))) ) ) # ( 
// !\f2|state.LOAD_COND~q  & ( (!\reset_reset~input_o  & (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \f2|state.VF_FULL~q )) ) )

	.dataa(!\reset_reset~input_o ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\in2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\f2|state.VF_FULL~q ),
	.datae(gnd),
	.dataf(!\f2|state.LOAD_COND~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|state~10 .extended_lut = "off";
defparam \f2|state~10 .lut_mask = 64'h0022002220222022;
defparam \f2|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y170_N58
dffeas \f2|state.VF_FULL (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|state.VF_FULL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f2|state.VF_FULL .is_wysiwyg = "true";
defparam \f2|state.VF_FULL .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N48
twentynm_lcell_comb \f2|Selector5~0 (
// Equation(s):
// \f2|Selector5~0_combout  = ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \f2|state.VF_FULL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f2|state.VF_FULL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|Selector5~0 .extended_lut = "off";
defparam \f2|Selector5~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \f2|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N36
twentynm_lcell_comb \f2|Selector5~2 (
// Equation(s):
// \f2|Selector5~2_combout  = ( \f2|LessThan0~12_combout  & ( \f2|Selector5~1_combout  & ( (((\f2|Selector5~0_combout  & \f2|LessThan1~9_combout )) # (\f2|LessThan0~5_combout )) # (\f2|varint_in_mux[39]~0_combout ) ) ) ) # ( !\f2|LessThan0~12_combout  & ( 
// \f2|Selector5~1_combout  & ( (\f2|Selector5~0_combout  & \f2|LessThan1~9_combout ) ) ) ) # ( \f2|LessThan0~12_combout  & ( !\f2|Selector5~1_combout  & ( (\f2|Selector5~0_combout  & \f2|LessThan1~9_combout ) ) ) ) # ( !\f2|LessThan0~12_combout  & ( 
// !\f2|Selector5~1_combout  & ( (\f2|Selector5~0_combout  & \f2|LessThan1~9_combout ) ) ) )

	.dataa(!\f2|Selector5~0_combout ),
	.datab(!\f2|varint_in_mux[39]~0_combout ),
	.datac(!\f2|LessThan0~5_combout ),
	.datad(!\f2|LessThan1~9_combout ),
	.datae(!\f2|LessThan0~12_combout ),
	.dataf(!\f2|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|Selector5~2 .extended_lut = "off";
defparam \f2|Selector5~2 .lut_mask = 64'h0055005500553F7F;
defparam \f2|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y170_N38
dffeas \f2|state.ENCODE_L (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|state.ENCODE_L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f2|state.ENCODE_L .is_wysiwyg = "true";
defparam \f2|state.ENCODE_L .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N15
twentynm_lcell_comb \f2|Selector0~0 (
// Equation(s):
// \f2|Selector0~0_combout  = ( \f2|state.V_READY~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (!\f2|state.INIT~q ) # (\f2|state.ENCODE_L~q ) ) ) ) # ( !\f2|state.V_READY~q  & ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (!\f2|state.INIT~q ) # (\f2|state.ENCODE_L~q ) ) ) ) # ( \f2|state.V_READY~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  ) ) # ( 
// !\f2|state.V_READY~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (!\f2|state.INIT~q ) # (\f2|state.ENCODE_L~q ) ) ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f2|state.ENCODE_L~q ),
	.datae(!\f2|state.V_READY~q ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|Selector0~0 .extended_lut = "off";
defparam \f2|Selector0~0 .lut_mask = 64'hAAFFFFFFAAFFAAFF;
defparam \f2|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y170_N16
dffeas \f2|state.V_READY (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|state.V_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f2|state.V_READY .is_wysiwyg = "true";
defparam \f2|state.V_READY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N33
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  = ( !\f2|state.V_READY~q  & ( !\f2|state.POP_64~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f2|state.POP_64~q ),
	.datae(gnd),
	.dataf(!\f2|state.V_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1 .lut_mask = 64'hFF00FF0000000000;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N12
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h000000FF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y169_N13
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N15
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h000000FF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y169_N16
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N18
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h000000FF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y169_N20
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N21
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h000000FF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y169_N22
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N24
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h000000FF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y169_N25
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N27
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h000000FF000000FF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X135_Y169_N28
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N48
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  = ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [9] & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .lut_mask = 64'h8000000000000000;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N12
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = ( \f0|state.B_READY_VN~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) ) ) # ( !\f0|state.B_READY_VN~q  & ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\f0|state.B_READY_VL~q ) # 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q )))) ) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\f0|state.B_READY_VL~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\f0|state.B_READY_VN~q ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 64'h0000000000A20022;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N3
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f0|state.INIT~q  & 
// ((!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f0|state.INIT~q  & (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout )) ) ) ) # ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \f0|state.INIT~q  ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (\f0|state.INIT~q  & (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  $ (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .lut_mask = 64'h0330333303003303;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y169_N5
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N45
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(gnd),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .lut_mask = 64'hA0A0A0A0AAAAAAAA;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N18
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & ( 
// (\f0|state.INIT~q  & (((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout )) # 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & 
// ( (\f0|state.INIT~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ))) ) ) ) # ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & ( (\f0|state.INIT~q  & 
// ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ))) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  & 
// ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout  & ( (\f0|state.INIT~q  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) ) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datab(!\f0|state.INIT~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .lut_mask = 64'h0303131303331333;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y169_N19
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N48
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \f0|state.B_READY_VL~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( !\f0|state.B_READY_VL~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  
// & ((!\f0|state.B_READY_VN~q ) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) ) # ( \f0|state.B_READY_VL~q  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  $ (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) ) ) ) # ( !\f0|state.B_READY_VL~q  & ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  $ (((\f0|state.B_READY_VN~q  & 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))))) ) ) )

	.dataa(!\f0|state.B_READY_VN~q ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\f0|state.B_READY_VL~q ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h0B04030C0B0B0303;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N42
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )))) # (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & 
// (((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  & !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )))) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout  & ( 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'h0088008803880388;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N30
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  & ( (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & 
// ((!\f0|state.INIT~q ) # (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  & ( 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout  & ((!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # ((!\f0|state.INIT~q ) # 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )))) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datab(!\f0|state.INIT~q ),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_0~0_combout ),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0F0E0F0E0F0C0F0C;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y169_N32
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N6
twentynm_lcell_comb \f2|Selector2~1 (
// Equation(s):
// \f2|Selector2~1_combout  = ( \f2|state.POP_64~q  & ( \f2|Selector2~0_combout  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  ) ) ) # ( \f2|state.POP_64~q  & ( !\f2|Selector2~0_combout  ) ) # ( !\f2|state.POP_64~q  & ( 
// !\f2|Selector2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\f2|state.POP_64~q ),
	.dataf(!\f2|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|Selector2~1 .extended_lut = "off";
defparam \f2|Selector2~1 .lut_mask = 64'hFFFFFFFF0000F0F0;
defparam \f2|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X137_Y170_N8
dffeas \f2|state.POP_64 (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|state.POP_64~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f2|state.POP_64 .is_wysiwyg = "true";
defparam \f2|state.POP_64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N24
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \f2|state.V_READY~q  ) ) # ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// !\f2|state.V_READY~q  & ( \f2|state.POP_64~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f2|state.POP_64~q ),
	.datad(gnd),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\f2|state.V_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .lut_mask = 64'h00000F0F0000FFFF;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N36
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & ( (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) ) )

	.dataa(gnd),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000030003;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N39
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) ) )

	.dataa(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000050005;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X135_Y169_N30
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( 
// (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datad(gnd),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000000303;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y169_N54
twentynm_lcell_comb \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( 
// (!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ) ) ) ) # ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0000CCCC00CCCCCC;
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y169_N55
dffeas \in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N6
twentynm_lcell_comb \f0|always1~1 (
// Equation(s):
// \f0|always1~1_combout  = ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( (!\axs_s0_awaddr[4]~input_o  & (!\axs_s0_awaddr[5]~input_o  & (!\axs_s0_awaddr[7]~input_o  & !\axs_s0_awaddr[6]~input_o ))) ) )

	.dataa(!\axs_s0_awaddr[4]~input_o ),
	.datab(!\axs_s0_awaddr[5]~input_o ),
	.datac(!\axs_s0_awaddr[7]~input_o ),
	.datad(!\axs_s0_awaddr[6]~input_o ),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|always1~1 .extended_lut = "off";
defparam \f0|always1~1 .lut_mask = 64'h8000800000000000;
defparam \f0|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N48
twentynm_lcell_comb \f0|state~23 (
// Equation(s):
// \f0|state~23_combout  = ( \axs_s0_awvalid~input_o  & ( \f0|always1~2_combout  & ( (!\reset_reset~input_o  & ((!\f0|state.AW_READY~q ) # (\f0|always1~0_combout ))) ) ) ) # ( !\axs_s0_awvalid~input_o  & ( \f0|always1~2_combout  & ( !\reset_reset~input_o  ) 
// ) ) # ( \axs_s0_awvalid~input_o  & ( !\f0|always1~2_combout  & ( (!\reset_reset~input_o  & ((!\f0|state.AW_READY~q ) # ((\f0|always1~0_combout  & \f0|always1~1_combout )))) ) ) ) # ( !\axs_s0_awvalid~input_o  & ( !\f0|always1~2_combout  & ( 
// !\reset_reset~input_o  ) ) )

	.dataa(!\f0|state.AW_READY~q ),
	.datab(!\f0|always1~0_combout ),
	.datac(!\reset_reset~input_o ),
	.datad(!\f0|always1~1_combout ),
	.datae(!\axs_s0_awvalid~input_o ),
	.dataf(!\f0|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|state~23 .extended_lut = "off";
defparam \f0|state~23 .lut_mask = 64'hF0F0A0B0F0F0B0B0;
defparam \f0|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N50
dffeas \f0|state.INIT (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.INIT .is_wysiwyg = "true";
defparam \f0|state.INIT .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y120_N32
twentynm_io_ibuf \axs_s0_bready~input (
	.i(axs_s0_bready),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_bready~input_o ));
// synopsys translate_off
defparam \axs_s0_bready~input .bus_hold = "false";
defparam \axs_s0_bready~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N54
twentynm_lcell_comb \f0|state~20 (
// Equation(s):
// \f0|state~20_combout  = ( !\axs_s0_bready~input_o  & ( (!\reset_reset~input_o  & \f0|WideOr7~combout ) ) )

	.dataa(!\reset_reset~input_o ),
	.datab(gnd),
	.datac(!\f0|WideOr7~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\axs_s0_bready~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|state~20 .extended_lut = "off";
defparam \f0|state~20 .lut_mask = 64'h0A0A0A0A00000000;
defparam \f0|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N55
dffeas \f0|state.MASTER_WAIT (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.MASTER_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.MASTER_WAIT .is_wysiwyg = "true";
defparam \f0|state.MASTER_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N3
twentynm_lcell_comb \f0|WideOr7 (
// Equation(s):
// \f0|WideOr7~combout  = ( \f0|state.MASTER_WAIT~q  ) # ( !\f0|state.MASTER_WAIT~q  & ( (((\f0|state.B_READY_VL~q ) # (\f0|state.B_READY_VN~q )) # (\f0|state.B_READY_RN~q )) # (\f0|state.B_READY_RL~q ) ) )

	.dataa(!\f0|state.B_READY_RL~q ),
	.datab(!\f0|state.B_READY_RN~q ),
	.datac(!\f0|state.B_READY_VN~q ),
	.datad(!\f0|state.B_READY_VL~q ),
	.datae(gnd),
	.dataf(!\f0|state.MASTER_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|WideOr7 .extended_lut = "off";
defparam \f0|WideOr7 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \f0|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N18
twentynm_lcell_comb \f0|Selector1~0 (
// Equation(s):
// \f0|Selector1~0_combout  = ( \f0|WideOr7~combout  & ( (!\f0|state.INIT~q ) # (((!\axs_s0_awvalid~input_o  & \f0|state.AW_READY~q )) # (\axs_s0_bready~input_o )) ) ) # ( !\f0|WideOr7~combout  & ( (!\f0|state.INIT~q ) # ((!\axs_s0_awvalid~input_o  & 
// \f0|state.AW_READY~q )) ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(!\axs_s0_awvalid~input_o ),
	.datac(!\axs_s0_bready~input_o ),
	.datad(!\f0|state.AW_READY~q ),
	.datae(gnd),
	.dataf(!\f0|WideOr7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|Selector1~0 .extended_lut = "off";
defparam \f0|Selector1~0 .lut_mask = 64'hAAEEAAEEAFEFAFEF;
defparam \f0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y171_N20
dffeas \f0|state.AW_READY (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|state.AW_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \f0|state.AW_READY .is_wysiwyg = "true";
defparam \f0|state.AW_READY .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y11_N47
twentynm_io_ibuf \axs_s0_awid[0]~input (
	.i(axs_s0_awid[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awid[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_awid[0]~input .bus_hold = "false";
defparam \axs_s0_awid[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X142_Y171_N21
twentynm_lcell_comb \f0|awid[0]~0 (
// Equation(s):
// \f0|awid[0]~0_combout  = ( !\reset_reset~input_o  & ( (!\f0|state.INIT~q ) # (\f0|state.AW_READY~q ) ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(gnd),
	.datac(!\f0|state.AW_READY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f0|awid[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f0|awid[0]~0 .extended_lut = "off";
defparam \f0|awid[0]~0 .lut_mask = 64'hAFAFAFAF00000000;
defparam \f0|awid[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X142_Y169_N26
dffeas \f0|awid[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_awid[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.AW_READY~q ),
	.sload(vcc),
	.ena(\f0|awid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|awid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|awid[0] .is_wysiwyg = "true";
defparam \f0|awid[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y10_N62
twentynm_io_ibuf \axs_s0_awid[1]~input (
	.i(axs_s0_awid[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awid[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_awid[1]~input .bus_hold = "false";
defparam \axs_s0_awid[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X142_Y169_N8
dffeas \f0|awid[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_awid[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.AW_READY~q ),
	.sload(vcc),
	.ena(\f0|awid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|awid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|awid[1] .is_wysiwyg = "true";
defparam \f0|awid[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y13_N32
twentynm_io_ibuf \axs_s0_awid[2]~input (
	.i(axs_s0_awid[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awid[2]~input_o ));
// synopsys translate_off
defparam \axs_s0_awid[2]~input .bus_hold = "false";
defparam \axs_s0_awid[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X142_Y169_N32
dffeas \f0|awid[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_awid[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.AW_READY~q ),
	.sload(vcc),
	.ena(\f0|awid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|awid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|awid[2] .is_wysiwyg = "true";
defparam \f0|awid[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y8_N47
twentynm_io_ibuf \axs_s0_awid[3]~input (
	.i(axs_s0_awid[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awid[3]~input_o ));
// synopsys translate_off
defparam \axs_s0_awid[3]~input .bus_hold = "false";
defparam \axs_s0_awid[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X142_Y169_N41
dffeas \f0|awid[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\axs_s0_awid[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.AW_READY~q ),
	.sload(vcc),
	.ena(\f0|awid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f0|awid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f0|awid[3] .is_wysiwyg = "true";
defparam \f0|awid[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y206_N32
twentynm_io_ibuf \axs_s0_arid[0]~input (
	.i(axs_s0_arid[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arid[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_arid[0]~input .bus_hold = "false";
defparam \axs_s0_arid[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X147_Y190_N15
twentynm_lcell_comb \f4|arid~0 (
// Equation(s):
// \f4|arid~0_combout  = ( \f4|state.AR_READY~q  & ( \axs_s0_arid[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\axs_s0_arid[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f4|state.AR_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|arid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|arid~0 .extended_lut = "off";
defparam \f4|arid~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \f4|arid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N45
twentynm_lcell_comb \f4|arid[0]~1 (
// Equation(s):
// \f4|arid[0]~1_combout  = ( \f4|state.INIT~q  & ( (!\reset_reset~input_o  & \f4|state.AR_READY~q ) ) ) # ( !\f4|state.INIT~q  & ( !\reset_reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset_reset~input_o ),
	.datac(gnd),
	.datad(!\f4|state.AR_READY~q ),
	.datae(gnd),
	.dataf(!\f4|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|arid[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|arid[0]~1 .extended_lut = "off";
defparam \f4|arid[0]~1 .lut_mask = 64'hCCCCCCCC00CC00CC;
defparam \f4|arid[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X147_Y190_N16
dffeas \f4|arid[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|arid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f4|arid[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arid[0] .is_wysiwyg = "true";
defparam \f4|arid[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y207_N32
twentynm_io_ibuf \axs_s0_arid[1]~input (
	.i(axs_s0_arid[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arid[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_arid[1]~input .bus_hold = "false";
defparam \axs_s0_arid[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X147_Y190_N51
twentynm_lcell_comb \f4|arid~2 (
// Equation(s):
// \f4|arid~2_combout  = ( \f4|state.AR_READY~q  & ( \axs_s0_arid[1]~input_o  ) )

	.dataa(!\axs_s0_arid[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f4|state.AR_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|arid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|arid~2 .extended_lut = "off";
defparam \f4|arid~2 .lut_mask = 64'h0000000055555555;
defparam \f4|arid~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X147_Y190_N52
dffeas \f4|arid[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|arid~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f4|arid[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arid[1] .is_wysiwyg = "true";
defparam \f4|arid[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y197_N47
twentynm_io_ibuf \axs_s0_arid[2]~input (
	.i(axs_s0_arid[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arid[2]~input_o ));
// synopsys translate_off
defparam \axs_s0_arid[2]~input .bus_hold = "false";
defparam \axs_s0_arid[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X147_Y190_N27
twentynm_lcell_comb \f4|arid~3 (
// Equation(s):
// \f4|arid~3_combout  = ( \f4|state.AR_READY~q  & ( \axs_s0_arid[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\axs_s0_arid[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f4|state.AR_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|arid~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|arid~3 .extended_lut = "off";
defparam \f4|arid~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \f4|arid~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X147_Y190_N28
dffeas \f4|arid[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|arid~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f4|arid[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arid[2] .is_wysiwyg = "true";
defparam \f4|arid[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X148_Y196_N47
twentynm_io_ibuf \axs_s0_arid[3]~input (
	.i(axs_s0_arid[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arid[3]~input_o ));
// synopsys translate_off
defparam \axs_s0_arid[3]~input .bus_hold = "false";
defparam \axs_s0_arid[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X147_Y190_N6
twentynm_lcell_comb \f4|arid~4 (
// Equation(s):
// \f4|arid~4_combout  = ( \axs_s0_arid[3]~input_o  & ( \f4|state.AR_READY~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\axs_s0_arid[3]~input_o ),
	.dataf(!\f4|state.AR_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|arid~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|arid~4 .extended_lut = "off";
defparam \f4|arid~4 .lut_mask = 64'h000000000000FFFF;
defparam \f4|arid~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X147_Y190_N7
dffeas \f4|arid[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f4|arid~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f4|arid[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f4|arid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f4|arid[3] .is_wysiwyg = "true";
defparam \f4|arid[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N42
twentynm_lcell_comb \f2|varint_data[0]~0 (
// Equation(s):
// \f2|varint_data[0]~0_combout  = ( \f2|state.LOAD_COND~q  & ( (\f2|varint64~q ) # (\f2|varint_in_sel~q ) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f2|state.LOAD_COND~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data[0]~0 .extended_lut = "off";
defparam \f2|varint_data[0]~0 .lut_mask = 64'h0000000077777777;
defparam \f2|varint_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N9
twentynm_lcell_comb \f2|varint_data[0]~1 (
// Equation(s):
// \f2|varint_data[0]~1_combout  = ( \f2|state.LOAD_COND~q  & ( (!\f2|varint64~q ) # (\f2|varint_in_sel~q ) ) )

	.dataa(!\f2|varint_in_sel~q ),
	.datab(!\f2|varint64~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f2|state.LOAD_COND~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data[0]~1 .extended_lut = "off";
defparam \f2|varint_data[0]~1 .lut_mask = 64'h00000000DDDDDDDD;
defparam \f2|varint_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y168_N26
dffeas \f2|lsb[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[0] .is_wysiwyg = "true";
defparam \f2|lsb[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y168_N36
twentynm_lcell_comb \f2|varint_data~2 (
// Equation(s):
// \f2|varint_data~2_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \f2|lsb [0] & ( (!\f2|varint_data[0]~0_combout  & (\f2|varint_data[0]~1_combout )) # (\f2|varint_data[0]~0_combout  & ((!\f2|varint_data[0]~1_combout ) # 
// (\f2|varint_data [7]))) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \f2|lsb [0] & ( (\f2|varint_data[0]~0_combout  & ((!\f2|varint_data[0]~1_combout ) # (\f2|varint_data [7]))) ) ) ) # ( 
// \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( !\f2|lsb [0] & ( (\f2|varint_data[0]~1_combout  & ((!\f2|varint_data[0]~0_combout ) # (\f2|varint_data [7]))) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [0] & ( !\f2|lsb [0] & ( (\f2|varint_data[0]~0_combout  & (\f2|varint_data[0]~1_combout  & \f2|varint_data [7])) ) ) )

	.dataa(!\f2|varint_data[0]~0_combout ),
	.datab(!\f2|varint_data[0]~1_combout ),
	.datac(!\f2|varint_data [7]),
	.datad(gnd),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.dataf(!\f2|lsb [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data~2 .extended_lut = "off";
defparam \f2|varint_data~2 .lut_mask = 64'h0101232345456767;
defparam \f2|varint_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y168_N37
dffeas \f2|varint_data[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[0] .is_wysiwyg = "true";
defparam \f2|varint_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N0
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( VCC ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( !VCC ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( VCC ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h0000FF000000FFFF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N48
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \f2|state.INIT~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) ) # ( !\f2|state.INIT~q  )

	.dataa(gnd),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f2|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFFFFFFFF33333333;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N1
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X133_Y170_N4
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N3
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q  ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FF0000000000;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N5
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N6
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FF0000000000;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N8
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X133_Y170_N10
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N9
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q  ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N11
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X133_Y170_N13
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N12
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N14
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N15
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N17
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N18
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF00003333;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N20
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X133_Y170_N22
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N21
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N23
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N24
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FF0000000000;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N25
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N27
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FF0000000000;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N29
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N30
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N31
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X133_Y170_N34
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]~DUPLICATE .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y170_N33
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]~DUPLICATE_q  ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N35
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y174_N30
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f2|state.INIT~q  & !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h3300330033003300;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X136_Y174_N33
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \f3|state.V_PUSH_INC~q  & ( (!\f2|state.INIT~q ) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) # ( !\f3|state.V_PUSH_INC~q  & ( (!\f2|state.INIT~q ) # 
// ((\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\f3a|state.V_FETCH~q ) # (\f3|state.V_PUSH~q )))) ) )

	.dataa(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f2|state.INIT~q ),
	.datac(!\f3|state.V_PUSH~q ),
	.datad(!\f3a|state.V_FETCH~q ),
	.datae(gnd),
	.dataf(!\f3|state.V_PUSH_INC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCDDDCDDDDDDDDDDD;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y174_N32
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y174_N0
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (\f2|state.INIT~q  & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout )

	.dataa(gnd),
	.datab(!\f2|state.INIT~q ),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h0303030303030303;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X136_Y174_N1
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X136_Y174_N36
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \f3a|state.V_FETCH~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) ) ) ) # ( !\f3a|state.V_FETCH~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\f3|state.V_PUSH_INC~q  & !\f3|state.V_PUSH~q ))) ) ) ) # ( \f3a|state.V_FETCH~q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) ) ) ) # ( !\f3a|state.V_FETCH~q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ((\f3|state.V_PUSH~q ) # (\f3|state.V_PUSH_INC~q )))) ) ) )

	.dataa(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\f3|state.V_PUSH~q ),
	.datae(!\f3a|state.V_FETCH~q ),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h04444444FEEEEEEE;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y170_N59
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N0
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N51
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\f2|state.INIT~q  ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// (!\f2|state.INIT~q ) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hAAFFAAFFAAAAAAAA;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N2
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N39
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  & ( \f2|state.INIT~q  ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000000055555555;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N41
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N45
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] ) ) # ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # 
// ((!\f3a|state.V_FETCH~q  & (!\f3|state.V_PUSH_INC~q  & !\f3|state.V_PUSH~q ))) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (((\f3|state.V_PUSH~q ) # (\f3|state.V_PUSH_INC~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\f3|state.V_PUSH~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00001333ECCCFFFF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N3
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FF0000000000;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N5
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N54
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  & ( \f2|state.INIT~q  ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0000000055555555;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y172_N55
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N15
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( ((!\f3|state.V_PUSH_INC~q  
// & (!\f3|state.V_PUSH~q  & !\f3a|state.V_FETCH~q ))) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]) ) ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & (((\f3a|state.V_FETCH~q ) # (\f3|state.V_PUSH~q )) # (\f3|state.V_PUSH_INC~q ))) ) ) )

	.dataa(!\f3|state.V_PUSH_INC~q ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(!\f3|state.V_PUSH~q ),
	.datad(!\f3a|state.V_FETCH~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00001333FFFFB333;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N8
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N6
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N7
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N30
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  & ( \f2|state.INIT~q  ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0000000055555555;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y172_N31
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N24
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] 
// ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\f3a|state.V_FETCH~q  & (!\f3|state.V_PUSH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [3] & ( (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH_INC~q ) # (\f3|state.V_PUSH~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\f3|state.V_PUSH~q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]~DUPLICATE_q ),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h0000007FFF80FFFF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N9
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FF0000000000;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N10
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N21
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  & ( \f2|state.INIT~q  ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0000000055555555;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y172_N23
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N3
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] ) ) # ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3a|state.V_FETCH~q  
// & (!\f3|state.V_PUSH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH_INC~q ) # (\f3|state.V_PUSH~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\f3|state.V_PUSH~q ),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.V_PUSH_INC~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h0000070FF8F0FFFF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N12
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N14
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N39
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \f2|state.INIT~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f2|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y172_N40
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N9
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] ) ) # ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3a|state.V_FETCH~q  
// & (!\f3|state.V_PUSH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH_INC~q ) # (\f3|state.V_PUSH~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3|state.V_PUSH~q ),
	.datad(!\f3|state.V_PUSH_INC~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00001333ECCCFFFF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N17
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N15
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N16
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N48
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  & ( \f2|state.INIT~q  ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0000000055555555;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y172_N49
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N27
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]~DUPLICATE_q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] 
// ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]~DUPLICATE_q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\f3a|state.V_FETCH~q  & (!\f3|state.V_PUSH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]~DUPLICATE_q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [6] & ( (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH_INC~q ) # (\f3|state.V_PUSH~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\f3|state.V_PUSH~q ),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.V_PUSH_INC~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]~DUPLICATE_q ),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h0000070FF8F0FFFF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N18
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FF0000000000;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N20
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N57
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  & ( \f2|state.INIT~q  ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h0000000055555555;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y172_N59
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N6
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] ) ) # ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3a|state.V_FETCH~q  
// & (!\f3|state.V_PUSH_INC~q  & !\f3|state.V_PUSH~q ))) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH~q ) # (\f3|state.V_PUSH_INC~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\f3|state.V_PUSH~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h00001333ECCCFFFF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N21
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N22
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N18
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (\f2|state.INIT~q  & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h0055005500550055;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y172_N19
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N0
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] ) ) # ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3a|state.V_FETCH~q  
// & (!\f3|state.V_PUSH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH_INC~q ) # (\f3|state.V_PUSH~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\f3|state.V_PUSH~q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h0000007FFF80FFFF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N24
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  = CARRY(( GND ) + ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FF0000000000;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N25
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N51
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = (\f2|state.INIT~q  & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h0505050505050505;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N53
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N42
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] ) ) # ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # 
// ((!\f3a|state.V_FETCH~q  & (!\f3|state.V_PUSH~q  & !\f3|state.V_PUSH_INC~q ))) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (((\f3|state.V_PUSH_INC~q ) # (\f3|state.V_PUSH~q )) # (\f3a|state.V_FETCH~q ))) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\f3|state.V_PUSH~q ),
	.datad(!\f3|state.V_PUSH_INC~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h00001333ECCCFFFF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N27
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  = CARRY(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.cout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N28
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N48
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout  = (\f2|state.INIT~q  & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .lut_mask = 64'h0505050505050505;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N50
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N54
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout  = ( \f3a|state.V_FETCH~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( 
// (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]) ) ) ) # ( !\f3a|state.V_FETCH~q  & ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # (((!\f3|state.V_PUSH~q  & !\f3|state.V_PUSH_INC~q )) # 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9])) ) ) ) # ( \f3a|state.V_FETCH~q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( 
// (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]) ) ) ) # ( !\f3a|state.V_FETCH~q  & ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & 
// ((\f3|state.V_PUSH_INC~q ) # (\f3|state.V_PUSH~q )))) ) ) )

	.dataa(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datac(!\f3|state.V_PUSH~q ),
	.datad(!\f3|state.V_PUSH_INC~q ),
	.datae(!\f3a|state.V_FETCH~q ),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .lut_mask = 64'h01111111FBBBBBBB;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N33
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout  & ( \f2|state.INIT~q  ) )

	.dataa(!\f2|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .lut_mask = 64'h0000000055555555;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X133_Y172_N34
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X132_Y172_N31
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X132_Y172_N30
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout  = SUM(( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q  ) + ( GND ) + ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X132_Y172_N32
dffeas \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f2|state.INIT~q ),
	.sload(gnd),
	.ena(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X133_Y172_N42
twentynm_lcell_comb \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 (
// Equation(s):
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] ) ) # ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.V_PUSH~q ) 
// # (\f3|state.V_PUSH_INC~q )) # (\f3a|state.V_FETCH~q ))) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( 
// (!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3a|state.V_FETCH~q  & (!\f3|state.V_PUSH_INC~q  & !\f3|state.V_PUSH~q ))) ) ) )

	.dataa(!\f3a|state.V_FETCH~q ),
	.datab(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3|state.V_PUSH_INC~q ),
	.datad(!\f3|state.V_PUSH~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .extended_lut = "off";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .lut_mask = 64'h0000ECCC1333FFFF;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y170_N0
twentynm_ram_block \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f2|varint_data [0]}),
	.portaaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N30
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y173_N24
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  & ( !\f0|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f0|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y173_N31
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N33
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y173_N34
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N36
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y173_N38
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N39
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y173_N40
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N42
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y173_N43
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N45
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y173_N47
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N48
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y173_N50
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N51
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y173_N52
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N54
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y173_N55
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N57
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y173_N58
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N3
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = (\f0|state.INIT~q  & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout )

	.dataa(!\f0|state.INIT~q ),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h0505050505050505;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y175_N4
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N42
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f0|state.INIT~q  & !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(!\f0|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h5500550055005500;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N45
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \f1|state.RD_READY~q  & ( (!\f0|state.INIT~q ) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) # ( !\f1|state.RD_READY~q  & ( !\f0|state.INIT~q  ) )

	.dataa(!\f0|state.INIT~q ),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hAAAAAAAAAFAFAFAF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y175_N44
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N0
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & 
// ((!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (!\f1|state.RD_READY~q ))) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \f1|state.RD_READY~q )) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]) ) )

	.dataa(gnd),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h03FF03FF00FC00FC;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N30
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y175_N15
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = (!\f0|state.INIT~q ) # ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hFF50FF50FF50FF50;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N32
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N9
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \f0|state.INIT~q  & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000000055555555;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N10
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N6
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( (!\f1|state.RD_READY~q ) # ((!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( (\f1|state.RD_READY~q  & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  
// & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) )

	.dataa(gnd),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00030003FCFFFCFF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N12
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datac(gnd),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0033003300330033;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y175_N14
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N33
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N35
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N15
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \f1|state.RD_READY~q  & ( (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2])) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) ) ) # ( !\f1|state.RD_READY~q  & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [2] ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h55555555505F505F;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N36
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N38
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N24
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (\f0|state.INIT~q  & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout )

	.dataa(gnd),
	.datab(!\f0|state.INIT~q ),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0033003300330033;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N26
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N27
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f1|state.RD_READY~q ) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\f1|state.RD_READY~q  
// & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00050005FAFFFAFF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N18
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \f0|state.INIT~q  & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f0|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N20
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N39
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N41
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N21
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \f1|state.RD_READY~q )) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [4] & ((!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (!\f1|state.RD_READY~q ))) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\f1|state.RD_READY~q ),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N42
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N44
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N30
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h000F000F000F000F;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y175_N32
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N33
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( ((!\f1|state.RD_READY~q ) # (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\f1|state.RD_READY~q  & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) )

	.dataa(gnd),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00030003FFF3FFF3;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N36
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h000F000F000F000F;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y175_N38
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N45
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N47
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N39
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// \f1|state.RD_READY~q )) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [6] & ((!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (!\f1|state.RD_READY~q ))) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f1|state.RD_READY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h5454545457575757;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N21
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h000F000F000F000F;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y175_N23
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N48
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N50
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N18
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \f1|state.RD_READY~q  & ( (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7])) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]))) ) ) # ( !\f1|state.RD_READY~q  & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [7] ) )

	.dataa(gnd),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h0F0F0F0F0C3F0C3F;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N24
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h000F000F000F000F;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y175_N26
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N51
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N53
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N27
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( ((\f1|state.RD_READY~q  & 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ((!\f1|state.RD_READY~q ) # (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) ) )

	.dataa(gnd),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datac(!\f1|state.RD_READY~q ),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h33303330333F333F;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N57
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  & \f0|state.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.datad(!\f0|state.INIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h000F000F000F000F;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X143_Y175_N58
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X144_Y175_N54
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X144_Y175_N56
dffeas \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f0|state.INIT~q ),
	.sload(gnd),
	.ena(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X143_Y175_N54
twentynm_lcell_comb \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \f1|state.RD_READY~q  & ( (!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9])) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]))) ) ) # ( !\f1|state.RD_READY~q  & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa 
// [9] ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datac(gnd),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\f1|state.RD_READY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h5555555555335533;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y173_N10
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [16]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_bit_number = 16;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_bit_number = 16;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N5
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [8]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N15
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [24]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_bit_number = 24;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_bit_number = 24;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N0
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [0]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N24
twentynm_lcell_comb \raw_data_mux[0]~0 (
// Equation(s):
// \raw_data_mux[0]~0_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f1|index [1] & (((!\f1|index [0]) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])))) # (\f1|index [1] & (((\f1|index [0])) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]))) ) ) ) # ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f1|index [1] & (((!\f1|index [0]) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])))) 
// # (\f1|index [1] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] & ((!\f1|index [0])))) ) ) ) # ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] & ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f1|index [1] & (((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & \f1|index [0])))) # (\f1|index [1] & (((\f1|index [0])) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]))) ) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24] & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f1|index [1] & 
// (((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & \f1|index [0])))) # (\f1|index [1] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] & ((!\f1|index [0])))) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datab(!\f1|index [1]),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(!\f1|index [0]),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [24]),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\raw_data_mux[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \raw_data_mux[0]~0 .extended_lut = "off";
defparam \raw_data_mux[0]~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \raw_data_mux[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N0
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X142_Y176_N3
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout  = ( \raw_data_push~0_combout  & ( (!\f1|state.INIT~q ) # ((!\f1|state.RD_READY~q  & (!\f1|state.RF_FULL~q  & !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ))) 
// ) ) # ( !\raw_data_push~0_combout  & ( !\f1|state.INIT~q  ) )

	.dataa(!\f1|state.RD_READY~q ),
	.datab(!\f1|state.INIT~q ),
	.datac(!\f1|state.RF_FULL~q ),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\raw_data_push~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .lut_mask = 64'hCCCCCCCCECCCECCC;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N2
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N3
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N4
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N6
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N7
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N9
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N10
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N12
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N14
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N15
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N16
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y174_N20
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N18
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N19
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N21
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N22
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X141_Y174_N26
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N24
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N25
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N27
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N28
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N30
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N32
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y174_N33
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout  = SUM(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] ) + ( GND ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y174_N34
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N9
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  & ( \f1|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f1|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y174_N10
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N18
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f1|state.INIT~q  & !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(!\f1|state.INIT~q ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h3030303030303030;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N21
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( ((!\f1|state.INIT~q ) # ((\f3|state.R_PUSH_INC~q ) # (\f3b|state.R_FETCH~q ))) # (\f3|state.R_PUSH~q ) 
// ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\f1|state.INIT~q  ) )

	.dataa(!\f3|state.R_PUSH~q ),
	.datab(!\f1|state.INIT~q ),
	.datac(!\f3b|state.R_FETCH~q ),
	.datad(!\f3|state.R_PUSH_INC~q ),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .lut_mask = 64'hCCCCCCCCDFFFDFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y174_N23
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N0
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.R_PUSH~q  & (!\f3b|state.R_FETCH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3b|state.R_FETCH~q )) # (\f3|state.R_PUSH~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH~q ),
	.datab(!\f3b|state.R_FETCH~q ),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h007FFFFF0000FF80;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N0
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N48
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \f1|state.INIT~q  & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ) ) ) # ( 
// !\f1|state.INIT~q  )

	.dataa(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hFFFFFFFF0A0A0A0A;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N2
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N42
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  & ( \f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000000055555555;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N43
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N54
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\f3|state.R_PUSH_INC~q  & (!\f3|state.R_PUSH~q  & !\f3b|state.R_FETCH~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3b|state.R_FETCH~q ) # (\f3|state.R_PUSH~q )) # (\f3|state.R_PUSH_INC~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH_INC~q ),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3|state.R_PUSH~q ),
	.datad(!\f3b|state.R_FETCH~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00001333ECCCFFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N3
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N4
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N36
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  & ( \f1|state.INIT~q  ) )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0000000055555555;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N37
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N51
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\f3|state.R_PUSH_INC~q  & (!\f3b|state.R_FETCH~q  & !\f3|state.R_PUSH~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH~q ) # (\f3b|state.R_FETCH~q )) # (\f3|state.R_PUSH_INC~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH_INC~q ),
	.datab(!\f3b|state.R_FETCH~q ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.R_PUSH~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h0000070FF8F0FFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N6
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N8
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N39
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = (\f1|state.INIT~q  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0505050505050505;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N40
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N57
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\f3|state.R_PUSH_INC~q  & (!\f3b|state.R_FETCH~q  & !\f3|state.R_PUSH~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH~q ) # (\f3b|state.R_FETCH~q )) # (\f3|state.R_PUSH_INC~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH_INC~q ),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3b|state.R_FETCH~q ),
	.datad(!\f3|state.R_PUSH~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00001333ECCCFFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N9
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N10
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N45
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = (\f1|state.INIT~q  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout )

	.dataa(!\f1|state.INIT~q ),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0505050505050505;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N47
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N48
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// ((!\f3|state.R_PUSH_INC~q  & (!\f3b|state.R_FETCH~q  & !\f3|state.R_PUSH~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH~q ) # (\f3b|state.R_FETCH~q )) # (\f3|state.R_PUSH_INC~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH_INC~q ),
	.datab(!\f3b|state.R_FETCH~q ),
	.datac(!\f3|state.R_PUSH~q ),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h0000007FFF80FFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N12
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N14
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y176_N18
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  & ( \f1|state.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f1|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y176_N19
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y176_N0
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( ((!\f3|state.R_PUSH_INC~q  
// & (!\f3|state.R_PUSH~q  & !\f3b|state.R_FETCH~q ))) # (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]) ) ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & (((\f3b|state.R_FETCH~q ) # (\f3|state.R_PUSH~q )) # (\f3|state.R_PUSH_INC~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH_INC~q ),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(!\f3|state.R_PUSH~q ),
	.datad(!\f3b|state.R_FETCH~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00001333FFFFB333;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N15
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N16
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N54
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = (\f1|state.INIT~q  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout )

	.dataa(gnd),
	.datab(!\f1|state.INIT~q ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0303030303030303;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y174_N55
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N12
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.R_PUSH~q  & 
// (!\f3|state.R_PUSH_INC~q  & !\f3b|state.R_FETCH~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3b|state.R_FETCH~q ) # (\f3|state.R_PUSH_INC~q )) # (\f3|state.R_PUSH~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH~q ),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\f3b|state.R_FETCH~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00001333ECCCFFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N18
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N20
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N30
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  & ( \f1|state.INIT~q  ) )

	.dataa(gnd),
	.datab(!\f1|state.INIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h0000000033333333;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y174_N31
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N15
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.R_PUSH~q  & 
// (!\f3b|state.R_FETCH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3b|state.R_FETCH~q )) # (\f3|state.R_PUSH~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH~q ),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3b|state.R_FETCH~q ),
	.datad(!\f3|state.R_PUSH_INC~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h00001333ECCCFFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N21
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N23
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N27
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = (\f1|state.INIT~q  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout )

	.dataa(gnd),
	.datab(!\f1|state.INIT~q ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h0303030303030303;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y174_N29
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N42
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.R_PUSH~q  & 
// (!\f3b|state.R_FETCH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3b|state.R_FETCH~q )) # (\f3|state.R_PUSH~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH~q ),
	.datab(!\f3b|state.R_FETCH~q ),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h0000007FFF80FFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N24
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N25
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N57
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  & ( \f1|state.INIT~q  ) )

	.dataa(gnd),
	.datab(!\f1|state.INIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h0000000033333333;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y174_N59
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N45
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.R_PUSH~q  & 
// (!\f3b|state.R_FETCH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3b|state.R_FETCH~q )) # (\f3|state.R_PUSH~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH~q ),
	.datab(!\f3b|state.R_FETCH~q ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.R_PUSH_INC~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h0000070FF8F0FFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N27
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout  = SUM(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  = CARRY(( GND ) + ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.cout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .lut_mask = 64'h0000FF0000000000;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N29
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N24
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout  = (\f1|state.INIT~q  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout )

	.dataa(gnd),
	.datab(!\f1|state.INIT~q ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .lut_mask = 64'h0303030303030303;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y174_N25
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N36
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.R_PUSH~q  
// & (!\f3b|state.R_FETCH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3b|state.R_FETCH~q )) # (\f3|state.R_PUSH~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH~q ),
	.datab(!\f3b|state.R_FETCH~q ),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .lut_mask = 64'h0000007FFF80FFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X138_Y174_N30
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout  = SUM(( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] ) + ( GND ) + ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y174_N32
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f1|state.INIT~q ),
	.sload(gnd),
	.ena(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N33
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout  = (\f1|state.INIT~q  & \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout )

	.dataa(gnd),
	.datab(!\f1|state.INIT~q ),
	.datac(gnd),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .lut_mask = 64'h0033003300330033;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y174_N35
dffeas \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] .is_wysiwyg = "true";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N39
twentynm_lcell_comb \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 (
// Equation(s):
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( (!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # ((!\f3|state.R_PUSH~q  
// & (!\f3b|state.R_FETCH~q  & !\f3|state.R_PUSH_INC~q ))) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\f3|state.R_PUSH_INC~q ) # (\f3b|state.R_FETCH~q )) # (\f3|state.R_PUSH~q ))) ) ) )

	.dataa(!\f3|state.R_PUSH~q ),
	.datab(!\f3b|state.R_FETCH~q ),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\f3|state.R_PUSH_INC~q ),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .extended_lut = "off";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .lut_mask = 64'h0000070FF8F0FFFF;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y174_N0
twentynm_ram_block \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\raw_data_mux[0]~0_combout }),
	.portaaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N51
twentynm_lcell_comb \out_fifo_data[0]~0 (
// Equation(s):
// \out_fifo_data[0]~0_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( ((\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) # (\f3|state.R_PUSH_INC~q )) # (\f3|state.R_PUSH~q ) ) ) # ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\f3|state.R_PUSH~q  & (!\f3|state.R_PUSH_INC~q  & \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])) ) )

	.dataa(gnd),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(gnd),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_fifo_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_fifo_data[0]~0 .extended_lut = "off";
defparam \out_fifo_data[0]~0 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \out_fifo_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N54
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ( !\f3|state.INIT~q  ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3|state.INIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N2
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N0
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N1
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X139_Y180_N4
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N3
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q  ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q  ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N5
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N6
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N7
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N9
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N10
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N12
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N14
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N15
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N16
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N18
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N19
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N21
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N22
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X139_Y180_N26
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N24
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N25
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X139_Y180_N28
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N27
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q  ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q  ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N29
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X139_Y180_N32
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N30
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N31
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N33
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N34
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y180_N36
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y180_N38
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y180_N48
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\f3|state.INIT~q  & !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(!\f3|state.INIT~q ),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h3300330033003300;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y180_N51
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\f3|state.INIT~q ) # (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ) ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\f3|state.INIT~q  ) )

	.dataa(gnd),
	.datab(!\f3|state.INIT~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCCCCCCCCFCFCFCFC;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y180_N50
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y180_N33
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \f3|state.INIT~q  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datae(gnd),
	.dataf(!\f3|state.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h0000000040EF40EF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y180_N34
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y180_N30
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h4E0F4E0F4E0F4E0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N0
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N51
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( !\f3|state.INIT~q  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  ) ) # ( \f3|state.INIT~q  & ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) ) ) # ( !\f3|state.INIT~q  & ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\f3|state.INIT~q ),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hFFFF2222FFFF0000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N2
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N39
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]) ) ) 
// # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])))) ) )

	.dataa(!\f3|state.INIT~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0145014500550055;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y179_N40
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N45
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) )

	.dataa(gnd),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N3
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N4
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N36
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]) ) ) 
// # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])))) ) )

	.dataa(!\f3|state.INIT~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0145014500550055;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y179_N38
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N42
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2])) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h4747474755555555;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N6
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N8
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N24
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \f3|state.INIT~q  ) ) 
// ) # ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))) ) ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \f3|state.INIT~q )) ) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\f3|state.INIT~q ),
	.datad(gnd),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h01010D0D00000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y179_N26
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N9
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ) ) ) ) # ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datae(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00000F00F0FFFFFF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N9
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N11
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N36
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]) ) ) 
// # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])))) ) )

	.dataa(!\f3|state.INIT~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0145014500550055;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N38
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N57
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) ) )

	.dataa(gnd),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N12
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N14
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N30
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]) ) ) 
// # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4])))) ) )

	.dataa(!\f3|state.INIT~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0145014500550055;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y179_N31
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N0
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5])) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h4747474755555555;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N15
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N16
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N12
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]) ) ) 
// # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])))) ) )

	.dataa(!\f3|state.INIT~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0145014500550055;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y179_N14
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N21
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])) ) )

	.dataa(gnd),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N18
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N19
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N57
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]) ) ) 
// # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])))) ) )

	.dataa(!\f3|state.INIT~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .lut_mask = 64'h0145014500550055;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y179_N58
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N48
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6])) ) )

	.dataa(gnd),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N21
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N23
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N54
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]) ) ) 
// # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])))) ) )

	.dataa(!\f3|state.INIT~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .lut_mask = 64'h0145014500550055;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y179_N56
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N51
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])) ) )

	.dataa(gnd),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N24
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N26
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N45
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]) ) ) 
// # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8])))) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datac(!\f3|state.INIT~q ),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .lut_mask = 64'h010B010B000F000F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N46
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N42
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8])) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h1B1B1B1B0F0F0F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N27
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N28
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N15
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]) 
// ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9])))) ) )

	.dataa(!\f3|state.INIT~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .lut_mask = 64'h0145014500550055;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y179_N17
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N18
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10])) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]))) ) )

	.dataa(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .lut_mask = 64'h4477447755555555;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N30
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout  = SUM(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  ))
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~COUT  = CARRY(( GND ) + ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.cout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .lut_mask = 64'h0000FF0000000000;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N31
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N39
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]) 
// ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10])))) ) )

	.dataa(!\f3|state.INIT~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .lut_mask = 64'h0145014500550055;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N41
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N54
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10])) ) )

	.dataa(gnd),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X141_Y179_N33
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11~sumout  = SUM(( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [11] ) + ( GND ) + ( 
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11 .lut_mask = 64'h0000FFFF00000F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X141_Y179_N34
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\f3|state.INIT~q ),
	.sload(gnd),
	.ena(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N33
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12]~12 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12]~12_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [12]) 
// ) ) # ( !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (\f3|state.INIT~q  & ((!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [12]))) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [11])))) ) )

	.dataa(!\f3|state.INIT~q ),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [11]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [12]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12]~12 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12]~12 .lut_mask = 64'h0145014500550055;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X139_Y179_N35
dffeas \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [12]),
	.prn(vcc));
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12] .is_wysiwyg = "true";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X139_Y179_N3
twentynm_lcell_comb \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12 (
// Equation(s):
// \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout  = ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( \out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [12] ) ) # ( 
// !\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout  & ( (!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [12])) # 
// (\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [11]))) ) )

	.dataa(gnd),
	.datab(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|low_addressa [12]),
	.datad(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12 .extended_lut = "off";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12 .lut_mask = 64'h0C3F0C3F0F0F0F0F;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y181_N0
twentynm_ram_block \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\out_fifo_data[0]~0_combout }),
	.portaaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "out_fifo:out4|out_fifo_fifo_160_otpqnty:fifo_0|scfifo:scfifo_component|scfifo_v9b1:auto_generated|a_dpfifo_i1b1:dpfifo|altsyncram_agn1:FIFOram|ALTSYNCRAM";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X138_Y168_N31
dffeas \f2|lsb[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[1] .is_wysiwyg = "true";
defparam \f2|lsb[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y168_N15
twentynm_lcell_comb \f2|varint_data~4 (
// Equation(s):
// \f2|varint_data~4_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\f2|varint_data[0]~0_combout  & (\f2|varint_data[0]~1_combout )) # (\f2|varint_data[0]~0_combout  & ((!\f2|varint_data[0]~1_combout  & (\f2|lsb [1])) # 
// (\f2|varint_data[0]~1_combout  & ((\f2|varint_data [8]))))) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (\f2|varint_data[0]~0_combout  & ((!\f2|varint_data[0]~1_combout  & (\f2|lsb [1])) # (\f2|varint_data[0]~1_combout  
// & ((\f2|varint_data [8]))))) ) )

	.dataa(!\f2|varint_data[0]~0_combout ),
	.datab(!\f2|varint_data[0]~1_combout ),
	.datac(!\f2|lsb [1]),
	.datad(!\f2|varint_data [8]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data~4 .extended_lut = "off";
defparam \f2|varint_data~4 .lut_mask = 64'h0415041526372637;
defparam \f2|varint_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y168_N17
dffeas \f2|varint_data[1] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[1] .is_wysiwyg = "true";
defparam \f2|varint_data[1] .power_up = "low";
// synopsys translate_on

// Location: EC_X134_Y170_N1
twentynm_ram_block \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f2|varint_data [1]}),
	.portaaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N6
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [9]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N11
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [17]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_bit_number = 17;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_bit_number = 17;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N16
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [25]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_bit_number = 25;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_bit_number = 25;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N1
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [1]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N18
twentynm_lcell_comb \raw_data_mux[1]~1 (
// Equation(s):
// \raw_data_mux[1]~1_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\f1|index [1] & (((!\f1|index [0])) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]))) # (\f1|index [1] & (((\f1|index [0]) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17])))) ) ) ) # ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\f1|index [1] & (((!\f1|index [0])) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]))) 
// # (\f1|index [1] & (((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] & !\f1|index [0])))) ) ) ) # ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] & ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\f1|index [1] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ((\f1|index [0])))) # (\f1|index [1] & (((\f1|index [0]) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17])))) ) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25] & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\f1|index [1] & 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ((\f1|index [0])))) # (\f1|index [1] & (((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] & !\f1|index [0])))) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datab(!\f1|index [1]),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datad(!\f1|index [0]),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [25]),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\raw_data_mux[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \raw_data_mux[1]~1 .extended_lut = "off";
defparam \raw_data_mux[1]~1 .lut_mask = 64'h03440377CF44CF77;
defparam \raw_data_mux[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y174_N1
twentynm_ram_block \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\raw_data_mux[1]~1_combout }),
	.portaaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X137_Y174_N54
twentynm_lcell_comb \out_fifo_data[1]~1 (
// Equation(s):
// \out_fifo_data[1]~1_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (\f3|state.R_PUSH_INC~q ) # (\f3|state.R_PUSH~q ) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\f3|state.R_PUSH~q  & !\f3|state.R_PUSH_INC~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3|state.R_PUSH~q ),
	.datad(!\f3|state.R_PUSH_INC~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_fifo_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_fifo_data[1]~1 .extended_lut = "off";
defparam \out_fifo_data[1]~1 .lut_mask = 64'h0000F0000FFFFFFF;
defparam \out_fifo_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y181_N1
twentynm_ram_block \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\out_fifo_data[1]~1_combout }),
	.portaaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_output_clock_enable = "ena1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "out_fifo:out4|out_fifo_fifo_160_otpqnty:fifo_0|scfifo:scfifo_component|scfifo_v9b1:auto_generated|a_dpfifo_i1b1:dpfifo|altsyncram_agn1:FIFOram|ALTSYNCRAM";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N2
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [2]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N12
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [18]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_bit_number = 18;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_bit_number = 18;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N7
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [10]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_bit_number = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_bit_number = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N17
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [26]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_bit_number = 26;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_bit_number = 26;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N0
twentynm_lcell_comb \raw_data_mux[2]~2 (
// Equation(s):
// \raw_data_mux[2]~2_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] & ( \f1|index [0] & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]) # (\f1|index [1]) ) ) ) # ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] & ( \f1|index [0] & ( (!\f1|index [1] & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]) ) ) ) # ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] 
// & ( !\f1|index [0] & ( (!\f1|index [1] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])) # (\f1|index [1] & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]))) ) ) ) # ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26] & ( !\f1|index [0] & ( (!\f1|index [1] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])) # (\f1|index [1] & 
// ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]))) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\f1|index [1]),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [26]),
	.dataf(!\f1|index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\raw_data_mux[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \raw_data_mux[2]~2 .extended_lut = "off";
defparam \raw_data_mux[2]~2 .lut_mask = 64'h4747474700CC33FF;
defparam \raw_data_mux[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y174_N2
twentynm_ram_block \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\raw_data_mux[2]~2_combout }),
	.portaaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X138_Y168_N20
dffeas \f2|lsb[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[2] .is_wysiwyg = "true";
defparam \f2|lsb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y168_N12
twentynm_lcell_comb \f2|varint_data~5 (
// Equation(s):
// \f2|varint_data~5_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( (!\f2|varint_data[0]~0_combout  & (\f2|varint_data[0]~1_combout )) # (\f2|varint_data[0]~0_combout  & ((!\f2|varint_data[0]~1_combout  & ((\f2|lsb [2]))) 
// # (\f2|varint_data[0]~1_combout  & (\f2|varint_data [9])))) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( (\f2|varint_data[0]~0_combout  & ((!\f2|varint_data[0]~1_combout  & ((\f2|lsb [2]))) # 
// (\f2|varint_data[0]~1_combout  & (\f2|varint_data [9])))) ) )

	.dataa(!\f2|varint_data[0]~0_combout ),
	.datab(!\f2|varint_data[0]~1_combout ),
	.datac(!\f2|varint_data [9]),
	.datad(!\f2|lsb [2]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data~5 .extended_lut = "off";
defparam \f2|varint_data~5 .lut_mask = 64'h0145014523672367;
defparam \f2|varint_data~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y168_N13
dffeas \f2|varint_data[2] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[2] .is_wysiwyg = "true";
defparam \f2|varint_data[2] .power_up = "low";
// synopsys translate_on

// Location: EC_X134_Y170_N2
twentynm_ram_block \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f2|varint_data [2]}),
	.portaaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X137_Y174_N45
twentynm_lcell_comb \out_fifo_data[2]~2 (
// Equation(s):
// \out_fifo_data[2]~2_combout  = ( \f3|state.R_PUSH_INC~q  & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) ) ) # ( !\f3|state.R_PUSH_INC~q  & ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( (!\f3|state.R_PUSH~q ) # (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]) ) ) ) # ( \f3|state.R_PUSH_INC~q  & ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) ) ) # ( !\f3|state.R_PUSH_INC~q  & ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( 
// (\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & \f3|state.R_PUSH~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\f3|state.R_PUSH~q ),
	.datae(!\f3|state.R_PUSH_INC~q ),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_fifo_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_fifo_data[2]~2 .extended_lut = "off";
defparam \out_fifo_data[2]~2 .lut_mask = 64'h000F0F0FFF0F0F0F;
defparam \out_fifo_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y180_N0
twentynm_ram_block \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\out_fifo_data[2]~2_combout }),
	.portaaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "out_fifo:out4|out_fifo_fifo_160_otpqnty:fifo_0|scfifo:scfifo_component|scfifo_v9b1:auto_generated|a_dpfifo_i1b1:dpfifo|altsyncram_agn1:FIFOram|ALTSYNCRAM";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X138_Y168_N53
dffeas \f2|lsb[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[3] .is_wysiwyg = "true";
defparam \f2|lsb[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N12
twentynm_lcell_comb \f2|varint_data~6 (
// Equation(s):
// \f2|varint_data~6_combout  = ( \f2|varint_data [10] & ( \f2|varint_data[0]~1_combout  & ( (\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]) # (\f2|varint_data[0]~0_combout ) ) ) ) # ( !\f2|varint_data [10] & ( 
// \f2|varint_data[0]~1_combout  & ( (!\f2|varint_data[0]~0_combout  & \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]) ) ) ) # ( \f2|varint_data [10] & ( !\f2|varint_data[0]~1_combout  & ( (\f2|varint_data[0]~0_combout  & \f2|lsb [3]) ) ) 
// ) # ( !\f2|varint_data [10] & ( !\f2|varint_data[0]~1_combout  & ( (\f2|varint_data[0]~0_combout  & \f2|lsb [3]) ) ) )

	.dataa(!\f2|varint_data[0]~0_combout ),
	.datab(!\f2|lsb [3]),
	.datac(gnd),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(!\f2|varint_data [10]),
	.dataf(!\f2|varint_data[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data~6 .extended_lut = "off";
defparam \f2|varint_data~6 .lut_mask = 64'h1111111100AA55FF;
defparam \f2|varint_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y169_N13
dffeas \f2|varint_data[3] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[3] .is_wysiwyg = "true";
defparam \f2|varint_data[3] .power_up = "low";
// synopsys translate_on

// Location: EC_X134_Y170_N3
twentynm_ram_block \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f2|varint_data [3]}),
	.portaaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N13
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [19]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_bit_number = 19;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_bit_number = 19;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N8
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [11]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_bit_number = 11;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_bit_number = 11;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N18
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [27]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_bit_number = 27;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_bit_number = 27;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N3
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [3]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N6
twentynm_lcell_comb \raw_data_mux[3]~3 (
// Equation(s):
// \raw_data_mux[3]~3_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\f1|index [1] & (((!\f1|index [0]) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11])))) # (\f1|index [1] & (((\f1|index [0])) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]))) ) ) ) # ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\f1|index [1] & (((!\f1|index [0]) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11])))) 
// # (\f1|index [1] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] & ((!\f1|index [0])))) ) ) ) # ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] & ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\f1|index [1] & (((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & \f1|index [0])))) # (\f1|index [1] & (((\f1|index [0])) # 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]))) ) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27] & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\f1|index [1] & 
// (((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & \f1|index [0])))) # (\f1|index [1] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] & ((!\f1|index [0])))) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datab(!\f1|index [1]),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(!\f1|index [0]),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [27]),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\raw_data_mux[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \raw_data_mux[3]~3 .extended_lut = "off";
defparam \raw_data_mux[3]~3 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \raw_data_mux[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y174_N3
twentynm_ram_block \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\raw_data_mux[3]~3_combout }),
	.portaaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X137_Y174_N51
twentynm_lcell_comb \out_fifo_data[3]~3 (
// Equation(s):
// \out_fifo_data[3]~3_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (\f3|state.R_PUSH~q ) # (\f3|state.R_PUSH_INC~q ) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\f3|state.R_PUSH_INC~q  & !\f3|state.R_PUSH~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(!\f3|state.R_PUSH~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_fifo_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_fifo_data[3]~3 .extended_lut = "off";
defparam \out_fifo_data[3]~3 .lut_mask = 64'h0000F0000FFFFFFF;
defparam \out_fifo_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y180_N1
twentynm_ram_block \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\out_fifo_data[3]~3_combout }),
	.portaaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_output_clock_enable = "ena1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "out_fifo:out4|out_fifo_fifo_160_otpqnty:fifo_0|scfifo:scfifo_component|scfifo_v9b1:auto_generated|a_dpfifo_i1b1:dpfifo|altsyncram_agn1:FIFOram|ALTSYNCRAM";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X138_Y168_N2
dffeas \f2|lsb[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[4] .is_wysiwyg = "true";
defparam \f2|lsb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y169_N0
twentynm_lcell_comb \f2|varint_data~7 (
// Equation(s):
// \f2|varint_data~7_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( \f2|varint_data[0]~1_combout  & ( (!\f2|varint_data[0]~0_combout ) # (\f2|varint_data [11]) ) ) ) # ( 
// !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( \f2|varint_data[0]~1_combout  & ( (\f2|varint_data [11] & \f2|varint_data[0]~0_combout ) ) ) ) # ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( 
// !\f2|varint_data[0]~1_combout  & ( (\f2|lsb [4] & \f2|varint_data[0]~0_combout ) ) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( !\f2|varint_data[0]~1_combout  & ( (\f2|lsb [4] & \f2|varint_data[0]~0_combout ) ) ) )

	.dataa(!\f2|lsb [4]),
	.datab(!\f2|varint_data [11]),
	.datac(!\f2|varint_data[0]~0_combout ),
	.datad(gnd),
	.datae(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.dataf(!\f2|varint_data[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data~7 .extended_lut = "off";
defparam \f2|varint_data~7 .lut_mask = 64'h050505050303F3F3;
defparam \f2|varint_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y169_N1
dffeas \f2|varint_data[4] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[4] .is_wysiwyg = "true";
defparam \f2|varint_data[4] .power_up = "low";
// synopsys translate_on

// Location: EC_X134_Y170_N4
twentynm_ram_block \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f2|varint_data [4]}),
	.portaaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N19
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [28]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_bit_number = 28;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_bit_number = 28;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N9
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [12]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_bit_number = 12;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_bit_number = 12;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N14
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [20]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_bit_number = 20;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_bit_number = 20;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y173_N4
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [4]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X141_Y173_N12
twentynm_lcell_comb \raw_data_mux[4]~4 (
// Equation(s):
// \raw_data_mux[4]~4_combout  = ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\f1|index [0]) # ((!\f1|index [1] & 
// ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]))) # (\f1|index [1] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]))) ) ) ) # ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] & ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\f1|index [1] & (((!\f1|index [0]) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12])))) # (\f1|index [1] & 
// (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28] & ((\f1|index [0])))) ) ) ) # ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( 
// (!\f1|index [1] & (((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & \f1|index [0])))) # (\f1|index [1] & (((!\f1|index [0])) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]))) ) ) ) # ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20] & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( (\f1|index [0] & ((!\f1|index [1] & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]))) # 
// (\f1|index [1] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28])))) ) ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [28]),
	.datab(!\f1|index [1]),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datad(!\f1|index [0]),
	.datae(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [20]),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\raw_data_mux[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \raw_data_mux[4]~4 .extended_lut = "off";
defparam \raw_data_mux[4]~4 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \raw_data_mux[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y174_N4
twentynm_ram_block \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\raw_data_mux[4]~4_combout }),
	.portaaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X139_Y174_N6
twentynm_lcell_comb \out_fifo_data[4]~4 (
// Equation(s):
// \out_fifo_data[4]~4_combout  = ( \f3|state.R_PUSH~q  & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) ) # ( !\f3|state.R_PUSH~q  & ( (!\f3|state.R_PUSH_INC~q  & (\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [4])) # (\f3|state.R_PUSH_INC~q  & ((\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]))) ) )

	.dataa(gnd),
	.datab(!\f3|state.R_PUSH_INC~q ),
	.datac(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(gnd),
	.dataf(!\f3|state.R_PUSH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_fifo_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_fifo_data[4]~4 .extended_lut = "off";
defparam \out_fifo_data[4]~4 .lut_mask = 64'h0C3F0C3F00FF00FF;
defparam \out_fifo_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y178_N0
twentynm_ram_block \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\out_fifo_data[4]~4_combout }),
	.portaaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_output_clock_enable = "ena1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "out_fifo:out4|out_fifo_fifo_160_otpqnty:fifo_0|scfifo:scfifo_component|scfifo_v9b1:auto_generated|a_dpfifo_i1b1:dpfifo|altsyncram_agn1:FIFOram|ALTSYNCRAM";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X138_Y168_N5
dffeas \f2|lsb[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(vcc),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[5] .is_wysiwyg = "true";
defparam \f2|lsb[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y168_N54
twentynm_lcell_comb \f2|varint_data~8 (
// Equation(s):
// \f2|varint_data~8_combout  = ( \f2|varint_data [12] & ( (!\f2|varint_data[0]~0_combout  & (\f2|varint_data[0]~1_combout  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) # (\f2|varint_data[0]~0_combout  & (((\f2|lsb [5])) # 
// (\f2|varint_data[0]~1_combout ))) ) ) # ( !\f2|varint_data [12] & ( (!\f2|varint_data[0]~0_combout  & (\f2|varint_data[0]~1_combout  & ((\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))) # (\f2|varint_data[0]~0_combout  & 
// (!\f2|varint_data[0]~1_combout  & (\f2|lsb [5]))) ) )

	.dataa(!\f2|varint_data[0]~0_combout ),
	.datab(!\f2|varint_data[0]~1_combout ),
	.datac(!\f2|lsb [5]),
	.datad(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(!\f2|varint_data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data~8 .extended_lut = "off";
defparam \f2|varint_data~8 .lut_mask = 64'h0426042615371537;
defparam \f2|varint_data~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y168_N55
dffeas \f2|varint_data[5] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[5] .is_wysiwyg = "true";
defparam \f2|varint_data[5] .power_up = "low";
// synopsys translate_on

// Location: EC_X134_Y171_N0
twentynm_ram_block \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f2|varint_data [5]}),
	.portaaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N0
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [5]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N3
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [13]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_bit_number = 13;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_bit_number = 13;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N9
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [29]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_bit_number = 29;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_bit_number = 29;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N6
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [21]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_bit_number = 21;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_bit_number = 21;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N54
twentynm_lcell_comb \raw_data_mux[5]~5 (
// Equation(s):
// \raw_data_mux[5]~5_combout  = ( \f1|index [1] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] & ( (!\f1|index [0]) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]) ) ) ) # ( !\f1|index [1] & ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] & ( (!\f1|index [0] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])) # (\f1|index [0] & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]))) ) ) 
// ) # ( \f1|index [1] & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] & ( (\f1|index [0] & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]) ) ) ) # ( !\f1|index [1] & ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21] & ( (!\f1|index [0] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])) # (\f1|index [0] & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]))) ) 
// ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datac(!\f1|index [0]),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [29]),
	.datae(!\f1|index [1]),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\raw_data_mux[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \raw_data_mux[5]~5 .extended_lut = "off";
defparam \raw_data_mux[5]~5 .lut_mask = 64'h5353000F5353F0FF;
defparam \raw_data_mux[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y175_N0
twentynm_ram_block \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\raw_data_mux[5]~5_combout }),
	.portaaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N3
twentynm_lcell_comb \out_fifo_data[5]~5 (
// Equation(s):
// \out_fifo_data[5]~5_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( (\f3|state.R_PUSH~q ) # (\f3|state.R_PUSH_INC~q ) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( (!\f3|state.R_PUSH_INC~q  & !\f3|state.R_PUSH~q ) ) ) )

	.dataa(!\f3|state.R_PUSH_INC~q ),
	.datab(gnd),
	.datac(!\f3|state.R_PUSH~q ),
	.datad(gnd),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_fifo_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_fifo_data[5]~5 .extended_lut = "off";
defparam \out_fifo_data[5]~5 .lut_mask = 64'h0000A0A05F5FFFFF;
defparam \out_fifo_data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y178_N1
twentynm_ram_block \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\out_fifo_data[5]~5_combout }),
	.portaaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_output_clock_enable = "ena1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "out_fifo:out4|out_fifo_fifo_160_otpqnty:fifo_0|scfifo:scfifo_component|scfifo_v9b1:auto_generated|a_dpfifo_i1b1:dpfifo|altsyncram_agn1:FIFOram|ALTSYNCRAM";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N4
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [14]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_bit_number = 14;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_bit_number = 14;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N1
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [6]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N10
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [30]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_bit_number = 30;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_bit_number = 30;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N7
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [22]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_bit_number = 22;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_bit_number = 22;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N30
twentynm_lcell_comb \raw_data_mux[6]~6 (
// Equation(s):
// \raw_data_mux[6]~6_combout  = ( \f1|index [1] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] & ( (!\f1|index [0]) # (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]) ) ) ) # ( !\f1|index [1] & ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] & ( (!\f1|index [0] & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]))) # (\f1|index [0] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14])) ) ) 
// ) # ( \f1|index [1] & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] & ( (\f1|index [0] & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]) ) ) ) # ( !\f1|index [1] & ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22] & ( (!\f1|index [0] & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]))) # (\f1|index [0] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14])) ) 
// ) )

	.dataa(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(!\f1|index [0]),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [30]),
	.datae(!\f1|index [1]),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\raw_data_mux[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \raw_data_mux[6]~6 .extended_lut = "off";
defparam \raw_data_mux[6]~6 .lut_mask = 64'h3535000F3535F0FF;
defparam \raw_data_mux[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y175_N1
twentynm_ram_block \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\raw_data_mux[6]~6_combout }),
	.portaaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X138_Y168_N4
dffeas \f2|lsb[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f2|Selector2~0_combout ),
	.sload(gnd),
	.ena(\f2|lsb[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|lsb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|lsb[6] .is_wysiwyg = "true";
defparam \f2|lsb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X138_Y168_N57
twentynm_lcell_comb \f2|varint_data~9 (
// Equation(s):
// \f2|varint_data~9_combout  = ( \in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( (!\f2|varint_data[0]~0_combout  & (\f2|varint_data[0]~1_combout )) # (\f2|varint_data[0]~0_combout  & ((!\f2|varint_data[0]~1_combout  & ((\f2|lsb [6]))) 
// # (\f2|varint_data[0]~1_combout  & (\f2|varint_data [13])))) ) ) # ( !\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( (\f2|varint_data[0]~0_combout  & ((!\f2|varint_data[0]~1_combout  & ((\f2|lsb [6]))) # 
// (\f2|varint_data[0]~1_combout  & (\f2|varint_data [13])))) ) )

	.dataa(!\f2|varint_data[0]~0_combout ),
	.datab(!\f2|varint_data[0]~1_combout ),
	.datac(!\f2|varint_data [13]),
	.datad(!\f2|lsb [6]),
	.datae(gnd),
	.dataf(!\in0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data~9 .extended_lut = "off";
defparam \f2|varint_data~9 .lut_mask = 64'h0145014523672367;
defparam \f2|varint_data~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X138_Y168_N58
dffeas \f2|varint_data[6] (
	.clk(\clock_clk~inputCLKENA0_outclk ),
	.d(\f2|varint_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\f2|varint_data[63]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f2|varint_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f2|varint_data[6] .is_wysiwyg = "true";
defparam \f2|varint_data[6] .power_up = "low";
// synopsys translate_on

// Location: EC_X134_Y171_N1
twentynm_ram_block \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f2|varint_data [6]}),
	.portaaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N42
twentynm_lcell_comb \out_fifo_data[6]~6 (
// Equation(s):
// \out_fifo_data[6]~6_combout  = ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) ) # ( !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( 
// \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( (!\f3|state.R_PUSH~q  & !\f3|state.R_PUSH_INC~q ) ) ) ) # ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( 
// !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( (\f3|state.R_PUSH_INC~q ) # (\f3|state.R_PUSH~q ) ) ) )

	.dataa(gnd),
	.datab(!\f3|state.R_PUSH~q ),
	.datac(!\f3|state.R_PUSH_INC~q ),
	.datad(gnd),
	.datae(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.dataf(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_fifo_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_fifo_data[6]~6 .extended_lut = "off";
defparam \out_fifo_data[6]~6 .lut_mask = 64'h00003F3FC0C0FFFF;
defparam \out_fifo_data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y179_N0
twentynm_ram_block \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\out_fifo_data[6]~6_combout }),
	.portaaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_output_clock_enable = "ena1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "out_fifo:out4|out_fifo_fifo_160_otpqnty:fifo_0|scfifo:scfifo_component|scfifo_v9b1:auto_generated|a_dpfifo_i1b1:dpfifo|altsyncram_agn1:FIFOram|ALTSYNCRAM";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X137_Y170_N45
twentynm_lcell_comb \f2|varint_data_out[7]~0 (
// Equation(s):
// \f2|varint_data_out[7]~0_combout  = ( \f2|varint_data [7] ) # ( !\f2|varint_data [7] & ( (\f2|state.LOAD_COND~q ) # (\f2|state.ENCODE_N~q ) ) )

	.dataa(gnd),
	.datab(!\f2|state.ENCODE_N~q ),
	.datac(!\f2|state.LOAD_COND~q ),
	.datad(gnd),
	.datae(!\f2|varint_data [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f2|varint_data_out[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f2|varint_data_out[7]~0 .extended_lut = "off";
defparam \f2|varint_data_out[7]~0 .lut_mask = 64'h3F3FFFFF3F3FFFFF;
defparam \f2|varint_data_out[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X134_Y171_N2
twentynm_ram_block \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f2|varint_data_out[7]~0_combout }),
	.portaaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE_q ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out0|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out0|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "varint_out_fifo:out0|varint_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 12;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 4095;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 4096;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N5
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [15]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_bit_number = 15;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_bit_number = 15;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N8
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [23]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_bit_number = 23;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_bit_number = 23;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N2
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [7]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: EC_X140_Y172_N11
twentynm_ram_block \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 (
	.portawe(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f0|wdata [31]}),
	.portaaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\in3|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk1_output_clock_enable = "ena1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .logical_ram_name = "raw_data_in_fifo:in3|raw_data_in_fifo_fifo_160_v2ho2aa:fifo_0|scfifo:scfifo_component|scfifo_koa1:auto_generated|a_dpfifo_7ga1:dpfifo|altsyncram_4in1:FIFOram|ALTSYNCRAM";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .operation_mode = "dual_port";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clock = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_bit_number = 31;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_width = 10;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clear = "none";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_width = 1;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_address = 0;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_bit_number = 31;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_last_address = 1023;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_depth = 1024;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X139_Y172_N12
twentynm_lcell_comb \raw_data_mux[7]~7 (
// Equation(s):
// \raw_data_mux[7]~7_combout  = ( \f1|index [1] & ( \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] & ( (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]) # (\f1|index [0]) ) ) ) # ( !\f1|index [1] & ( 
// \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] & ( (!\f1|index [0] & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) # (\f1|index [0] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15])) ) ) 
// ) # ( \f1|index [1] & ( !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] & ( (!\f1|index [0] & \in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]) ) ) ) # ( !\f1|index [1] & ( 
// !\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31] & ( (!\f1|index [0] & ((\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) # (\f1|index [0] & (\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15])) ) 
// ) )

	.dataa(!\f1|index [0]),
	.datab(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datac(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datad(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datae(!\f1|index [1]),
	.dataf(!\in3|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\raw_data_mux[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \raw_data_mux[7]~7 .extended_lut = "off";
defparam \raw_data_mux[7]~7 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \raw_data_mux[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y175_N2
twentynm_ram_block \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\raw_data_mux[7]~7_combout }),
	.portaaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]~DUPLICATE_q ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]~DUPLICATE_q ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\out2|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\out2|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "raw_data_out_fifo:out2|raw_data_out_fifo_fifo_160_q2auapq:fifo_0|scfifo:scfifo_component|scfifo_lna1:auto_generated|a_dpfifo_8fa1:dpfifo|altsyncram_6gn1:FIFOram|ALTSYNCRAM";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 12;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 4095;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 4096;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X139_Y175_N39
twentynm_lcell_comb \out_fifo_data[7]~7 (
// Equation(s):
// \out_fifo_data[7]~7_combout  = ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) ) # ( !\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( 
// \out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (\f3|state.R_PUSH_INC~q ) # (\f3|state.R_PUSH~q ) ) ) ) # ( \out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( 
// !\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\f3|state.R_PUSH~q  & !\f3|state.R_PUSH_INC~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f3|state.R_PUSH~q ),
	.datad(!\f3|state.R_PUSH_INC~q ),
	.datae(!\out0|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.dataf(!\out2|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_fifo_data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_fifo_data[7]~7 .extended_lut = "off";
defparam \out_fifo_data[7]~7 .lut_mask = 64'h0000F0000FFFFFFF;
defparam \out_fifo_data[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: EC_X140_Y179_N1
twentynm_ram_block \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_clk~inputCLKENA0_outclk ),
	.clk1(\clock_clk~inputCLKENA0_outclk ),
	.ena0(!\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|valid_rreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\out_fifo_data[7]~7_combout }),
	.portaaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\out4|fifo_0|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_output_clock_enable = "ena1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "out_fifo:out4|out_fifo_fifo_160_otpqnty:fifo_0|scfifo:scfifo_component|scfifo_v9b1:auto_generated|a_dpfifo_i1b1:dpfifo|altsyncram_agn1:FIFOram|ALTSYNCRAM";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 13;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 8191;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \out4|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X142_Y187_N15
twentynm_lcell_comb \f4|WideOr1 (
// Equation(s):
// \f4|WideOr1~combout  = ( \f4|state.OF_EMPTY~q  ) # ( !\f4|state.OF_EMPTY~q  & ( (!\f4|state.INIT~q ) # (\f4|state.AR_READY~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f4|state.INIT~q ),
	.datad(!\f4|state.AR_READY~q ),
	.datae(gnd),
	.dataf(!\f4|state.OF_EMPTY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f4|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f4|WideOr1 .extended_lut = "off";
defparam \f4|WideOr1 .lut_mask = 64'hF0FFF0FFFFFFFFFF;
defparam \f4|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y7_N62
twentynm_io_ibuf \axs_s0_awaddr[8]~input (
	.i(axs_s0_awaddr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[8]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[8]~input .bus_hold = "false";
defparam \axs_s0_awaddr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N47
twentynm_io_ibuf \axs_s0_awaddr[9]~input (
	.i(axs_s0_awaddr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[9]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[9]~input .bus_hold = "false";
defparam \axs_s0_awaddr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N47
twentynm_io_ibuf \axs_s0_awaddr[10]~input (
	.i(axs_s0_awaddr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[10]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[10]~input .bus_hold = "false";
defparam \axs_s0_awaddr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y12_N62
twentynm_io_ibuf \axs_s0_awaddr[11]~input (
	.i(axs_s0_awaddr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[11]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[11]~input .bus_hold = "false";
defparam \axs_s0_awaddr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y6_N17
twentynm_io_ibuf \axs_s0_awaddr[12]~input (
	.i(axs_s0_awaddr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[12]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[12]~input .bus_hold = "false";
defparam \axs_s0_awaddr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N17
twentynm_io_ibuf \axs_s0_awaddr[13]~input (
	.i(axs_s0_awaddr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[13]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[13]~input .bus_hold = "false";
defparam \axs_s0_awaddr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N47
twentynm_io_ibuf \axs_s0_awaddr[14]~input (
	.i(axs_s0_awaddr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[14]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[14]~input .bus_hold = "false";
defparam \axs_s0_awaddr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y14_N17
twentynm_io_ibuf \axs_s0_awaddr[15]~input (
	.i(axs_s0_awaddr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awaddr[15]~input_o ));
// synopsys translate_off
defparam \axs_s0_awaddr[15]~input .bus_hold = "false";
defparam \axs_s0_awaddr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y11_N32
twentynm_io_ibuf \axs_s0_awlen[0]~input (
	.i(axs_s0_awlen[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awlen[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_awlen[0]~input .bus_hold = "false";
defparam \axs_s0_awlen[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y9_N47
twentynm_io_ibuf \axs_s0_awlen[1]~input (
	.i(axs_s0_awlen[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awlen[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_awlen[1]~input .bus_hold = "false";
defparam \axs_s0_awlen[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y8_N17
twentynm_io_ibuf \axs_s0_awlen[2]~input (
	.i(axs_s0_awlen[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awlen[2]~input_o ));
// synopsys translate_off
defparam \axs_s0_awlen[2]~input .bus_hold = "false";
defparam \axs_s0_awlen[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y13_N47
twentynm_io_ibuf \axs_s0_awlen[3]~input (
	.i(axs_s0_awlen[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awlen[3]~input_o ));
// synopsys translate_off
defparam \axs_s0_awlen[3]~input .bus_hold = "false";
defparam \axs_s0_awlen[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y12_N32
twentynm_io_ibuf \axs_s0_awlen[4]~input (
	.i(axs_s0_awlen[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awlen[4]~input_o ));
// synopsys translate_off
defparam \axs_s0_awlen[4]~input .bus_hold = "false";
defparam \axs_s0_awlen[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y7_N17
twentynm_io_ibuf \axs_s0_awlen[5]~input (
	.i(axs_s0_awlen[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awlen[5]~input_o ));
// synopsys translate_off
defparam \axs_s0_awlen[5]~input .bus_hold = "false";
defparam \axs_s0_awlen[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y6_N47
twentynm_io_ibuf \axs_s0_awlen[6]~input (
	.i(axs_s0_awlen[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awlen[6]~input_o ));
// synopsys translate_off
defparam \axs_s0_awlen[6]~input .bus_hold = "false";
defparam \axs_s0_awlen[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y7_N47
twentynm_io_ibuf \axs_s0_awlen[7]~input (
	.i(axs_s0_awlen[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awlen[7]~input_o ));
// synopsys translate_off
defparam \axs_s0_awlen[7]~input .bus_hold = "false";
defparam \axs_s0_awlen[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N32
twentynm_io_ibuf \axs_s0_awsize[0]~input (
	.i(axs_s0_awsize[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awsize[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_awsize[0]~input .bus_hold = "false";
defparam \axs_s0_awsize[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N32
twentynm_io_ibuf \axs_s0_awsize[1]~input (
	.i(axs_s0_awsize[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awsize[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_awsize[1]~input .bus_hold = "false";
defparam \axs_s0_awsize[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y117_N17
twentynm_io_ibuf \axs_s0_awsize[2]~input (
	.i(axs_s0_awsize[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awsize[2]~input_o ));
// synopsys translate_off
defparam \axs_s0_awsize[2]~input .bus_hold = "false";
defparam \axs_s0_awsize[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y121_N32
twentynm_io_ibuf \axs_s0_awburst[0]~input (
	.i(axs_s0_awburst[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awburst[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_awburst[0]~input .bus_hold = "false";
defparam \axs_s0_awburst[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y117_N32
twentynm_io_ibuf \axs_s0_awburst[1]~input (
	.i(axs_s0_awburst[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_awburst[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_awburst[1]~input .bus_hold = "false";
defparam \axs_s0_awburst[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y8_N62
twentynm_io_ibuf \axs_s0_araddr[0]~input (
	.i(axs_s0_araddr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[0]~input .bus_hold = "false";
defparam \axs_s0_araddr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y14_N32
twentynm_io_ibuf \axs_s0_araddr[1]~input (
	.i(axs_s0_araddr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[1]~input .bus_hold = "false";
defparam \axs_s0_araddr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y11_N62
twentynm_io_ibuf \axs_s0_araddr[2]~input (
	.i(axs_s0_araddr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[2]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[2]~input .bus_hold = "false";
defparam \axs_s0_araddr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y12_N47
twentynm_io_ibuf \axs_s0_araddr[3]~input (
	.i(axs_s0_araddr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[3]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[3]~input .bus_hold = "false";
defparam \axs_s0_araddr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y7_N32
twentynm_io_ibuf \axs_s0_araddr[4]~input (
	.i(axs_s0_araddr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[4]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[4]~input .bus_hold = "false";
defparam \axs_s0_araddr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y6_N32
twentynm_io_ibuf \axs_s0_araddr[5]~input (
	.i(axs_s0_araddr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[5]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[5]~input .bus_hold = "false";
defparam \axs_s0_araddr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y11_N17
twentynm_io_ibuf \axs_s0_araddr[6]~input (
	.i(axs_s0_araddr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[6]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[6]~input .bus_hold = "false";
defparam \axs_s0_araddr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y10_N47
twentynm_io_ibuf \axs_s0_araddr[7]~input (
	.i(axs_s0_araddr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[7]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[7]~input .bus_hold = "false";
defparam \axs_s0_araddr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N17
twentynm_io_ibuf \axs_s0_araddr[8]~input (
	.i(axs_s0_araddr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[8]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[8]~input .bus_hold = "false";
defparam \axs_s0_araddr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y9_N17
twentynm_io_ibuf \axs_s0_araddr[9]~input (
	.i(axs_s0_araddr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[9]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[9]~input .bus_hold = "false";
defparam \axs_s0_araddr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y6_N62
twentynm_io_ibuf \axs_s0_araddr[10]~input (
	.i(axs_s0_araddr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[10]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[10]~input .bus_hold = "false";
defparam \axs_s0_araddr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y13_N62
twentynm_io_ibuf \axs_s0_araddr[11]~input (
	.i(axs_s0_araddr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[11]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[11]~input .bus_hold = "false";
defparam \axs_s0_araddr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N32
twentynm_io_ibuf \axs_s0_araddr[12]~input (
	.i(axs_s0_araddr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[12]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[12]~input .bus_hold = "false";
defparam \axs_s0_araddr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N62
twentynm_io_ibuf \axs_s0_araddr[13]~input (
	.i(axs_s0_araddr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[13]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[13]~input .bus_hold = "false";
defparam \axs_s0_araddr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y8_N32
twentynm_io_ibuf \axs_s0_araddr[14]~input (
	.i(axs_s0_araddr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[14]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[14]~input .bus_hold = "false";
defparam \axs_s0_araddr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y10_N32
twentynm_io_ibuf \axs_s0_araddr[15]~input (
	.i(axs_s0_araddr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_araddr[15]~input_o ));
// synopsys translate_off
defparam \axs_s0_araddr[15]~input .bus_hold = "false";
defparam \axs_s0_araddr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y14_N62
twentynm_io_ibuf \axs_s0_arsize[0]~input (
	.i(axs_s0_arsize[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arsize[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_arsize[0]~input .bus_hold = "false";
defparam \axs_s0_arsize[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y14_N47
twentynm_io_ibuf \axs_s0_arsize[1]~input (
	.i(axs_s0_arsize[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arsize[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_arsize[1]~input .bus_hold = "false";
defparam \axs_s0_arsize[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y122_N47
twentynm_io_ibuf \axs_s0_arsize[2]~input (
	.i(axs_s0_arsize[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arsize[2]~input_o ));
// synopsys translate_off
defparam \axs_s0_arsize[2]~input .bus_hold = "false";
defparam \axs_s0_arsize[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y124_N32
twentynm_io_ibuf \axs_s0_arburst[0]~input (
	.i(axs_s0_arburst[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arburst[0]~input_o ));
// synopsys translate_off
defparam \axs_s0_arburst[0]~input .bus_hold = "false";
defparam \axs_s0_arburst[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X148_Y124_N47
twentynm_io_ibuf \axs_s0_arburst[1]~input (
	.i(axs_s0_arburst[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(\axs_s0_arburst[1]~input_o ));
// synopsys translate_off
defparam \axs_s0_arburst[1]~input .bus_hold = "false";
defparam \axs_s0_arburst[1]~input .simulate_z_as = "z";
// synopsys translate_on

assign axs_s0_awready = \axs_s0_awready~output_o ;

assign axs_s0_wready = \axs_s0_wready~output_o ;

assign axs_s0_bid[0] = \axs_s0_bid[0]~output_o ;

assign axs_s0_bid[1] = \axs_s0_bid[1]~output_o ;

assign axs_s0_bid[2] = \axs_s0_bid[2]~output_o ;

assign axs_s0_bid[3] = \axs_s0_bid[3]~output_o ;

assign axs_s0_bvalid = \axs_s0_bvalid~output_o ;

assign axs_s0_arready = \axs_s0_arready~output_o ;

assign axs_s0_rid[0] = \axs_s0_rid[0]~output_o ;

assign axs_s0_rid[1] = \axs_s0_rid[1]~output_o ;

assign axs_s0_rid[2] = \axs_s0_rid[2]~output_o ;

assign axs_s0_rid[3] = \axs_s0_rid[3]~output_o ;

assign axs_s0_rdata[0] = \axs_s0_rdata[0]~output_o ;

assign axs_s0_rdata[1] = \axs_s0_rdata[1]~output_o ;

assign axs_s0_rdata[2] = \axs_s0_rdata[2]~output_o ;

assign axs_s0_rdata[3] = \axs_s0_rdata[3]~output_o ;

assign axs_s0_rdata[4] = \axs_s0_rdata[4]~output_o ;

assign axs_s0_rdata[5] = \axs_s0_rdata[5]~output_o ;

assign axs_s0_rdata[6] = \axs_s0_rdata[6]~output_o ;

assign axs_s0_rdata[7] = \axs_s0_rdata[7]~output_o ;

assign axs_s0_rdata[8] = \axs_s0_rdata[8]~output_o ;

assign axs_s0_rdata[9] = \axs_s0_rdata[9]~output_o ;

assign axs_s0_rdata[10] = \axs_s0_rdata[10]~output_o ;

assign axs_s0_rdata[11] = \axs_s0_rdata[11]~output_o ;

assign axs_s0_rdata[12] = \axs_s0_rdata[12]~output_o ;

assign axs_s0_rdata[13] = \axs_s0_rdata[13]~output_o ;

assign axs_s0_rdata[14] = \axs_s0_rdata[14]~output_o ;

assign axs_s0_rdata[15] = \axs_s0_rdata[15]~output_o ;

assign axs_s0_rdata[16] = \axs_s0_rdata[16]~output_o ;

assign axs_s0_rdata[17] = \axs_s0_rdata[17]~output_o ;

assign axs_s0_rdata[18] = \axs_s0_rdata[18]~output_o ;

assign axs_s0_rdata[19] = \axs_s0_rdata[19]~output_o ;

assign axs_s0_rdata[20] = \axs_s0_rdata[20]~output_o ;

assign axs_s0_rdata[21] = \axs_s0_rdata[21]~output_o ;

assign axs_s0_rdata[22] = \axs_s0_rdata[22]~output_o ;

assign axs_s0_rdata[23] = \axs_s0_rdata[23]~output_o ;

assign axs_s0_rdata[24] = \axs_s0_rdata[24]~output_o ;

assign axs_s0_rdata[25] = \axs_s0_rdata[25]~output_o ;

assign axs_s0_rdata[26] = \axs_s0_rdata[26]~output_o ;

assign axs_s0_rdata[27] = \axs_s0_rdata[27]~output_o ;

assign axs_s0_rdata[28] = \axs_s0_rdata[28]~output_o ;

assign axs_s0_rdata[29] = \axs_s0_rdata[29]~output_o ;

assign axs_s0_rdata[30] = \axs_s0_rdata[30]~output_o ;

assign axs_s0_rdata[31] = \axs_s0_rdata[31]~output_o ;

assign axs_s0_rlast = \axs_s0_rlast~output_o ;

assign axs_s0_rvalid = \axs_s0_rvalid~output_o ;

endmodule
