Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date             : Tue Apr 19 21:32:35 2016
| Host             : peck running 64-bit major release  (build 9200)
| Command          : 
| Design           : CRO_PUF_TOP
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.654 |
| Dynamic (W)              | 1.551 |
| Device Static (W)        | 0.103 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 77.5  |
| Junction Temperature (C) | 32.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.420 |      264 |       --- |             --- |
|   LUT as Logic |     0.340 |       91 |     63400 |            0.14 |
|   CARRY4       |     0.030 |       16 |     15850 |            0.10 |
|   BUFG         |     0.026 |        2 |        32 |            6.25 |
|   Register     |     0.021 |       64 |    126800 |            0.05 |
|   F7/F8 Muxes  |     0.003 |        6 |     63400 |           <0.01 |
|   Others       |     0.000 |        5 |       --- |             --- |
| Signals        |     0.427 |      249 |       --- |             --- |
| I/O            |     0.703 |        7 |       210 |            3.33 |
| Static Power   |     0.103 |          |           |                 |
| Total          |     1.654 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.888 |       0.868 |      0.020 |
| Vccaux    |       1.800 |     0.044 |       0.025 |      0.019 |
| Vcco33    |       3.300 |     0.197 |       0.193 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| CRO_PUF_TOP          |     1.551 |
|   CRO_PUF1           |     0.706 |
|     CRO_GEN[0].CROs  |     0.034 |
|       inverter_bot_0 |     0.003 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.001 |
|       inverter_top_0 |     0.003 |
|       inverter_top_1 |     0.002 |
|       inverter_top_2 |     0.004 |
|     CRO_GEN[10].CROs |     0.030 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.003 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.001 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[11].CROs |     0.028 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.002 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.002 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[12].CROs |     0.029 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.002 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.001 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[13].CROs |     0.029 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.002 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.002 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[14].CROs |     0.031 |
|       inverter_bot_0 |     0.003 |
|       inverter_bot_1 |     0.002 |
|       inverter_bot_2 |     0.003 |
|       inverter_top_0 |     0.003 |
|       inverter_top_1 |     0.003 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[15].CROs |     0.030 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.002 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.003 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[1].CROs  |     0.035 |
|       inverter_bot_0 |     0.004 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.002 |
|       inverter_top_0 |     0.003 |
|       inverter_top_1 |     0.004 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[2].CROs  |     0.030 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.003 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.002 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[3].CROs  |     0.028 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.002 |
|       inverter_top_0 |     0.003 |
|       inverter_top_1 |     0.002 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[4].CROs  |     0.029 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.002 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.002 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[5].CROs  |     0.030 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.003 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.002 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[6].CROs  |     0.030 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.003 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.002 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[7].CROs  |     0.030 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.003 |
|       inverter_top_0 |     0.003 |
|       inverter_top_1 |     0.002 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[8].CROs  |     0.030 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.002 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.002 |
|       inverter_top_2 |     0.002 |
|     CRO_GEN[9].CROs  |     0.029 |
|       inverter_bot_0 |     0.002 |
|       inverter_bot_1 |     0.003 |
|       inverter_bot_2 |     0.002 |
|       inverter_top_0 |     0.002 |
|       inverter_top_1 |     0.001 |
|       inverter_top_2 |     0.002 |
|     bot_counter      |     0.066 |
|     top_counter      |     0.073 |
+----------------------+-----------+


