==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'PartB/gold.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PartB/partb.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.422 ; gain = 46.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.422 ; gain = 46.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.715 ; gain = 47.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.969 ; gain = 47.852
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (PartB/partb.cpp:19) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (PartB/partb.cpp:28) in function 'partb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (PartB/partb.cpp:53) in function 'partb' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (PartB/partb.cpp:22) in function 'partb': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3.1' (PartB/partb.cpp:31) in function 'partb': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1' (PartB/partb.cpp:43) in function 'partb' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-5.1' (PartB/partb.cpp:56) in function 'partb': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 125.934 ; gain = 68.816
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (PartB/partb.cpp:19:15) in function 'partb'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (PartB/partb.cpp:28:15) in function 'partb'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4.1' (PartB/partb.cpp:40:16) in function 'partb' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (PartB/partb.cpp:38:15) in function 'partb'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (PartB/partb.cpp:53:15) in function 'partb'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 125.934 ; gain = 68.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'partb' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_7', PartB/partb.cpp:24) (3.36 ns)
	'add' operation ('tmp_9', PartB/partb.cpp:24) (3.02 ns)
	'getelementptr' operation ('B_addr', PartB/partb.cpp:24) (0 ns)
	'load' operation ('B_load', PartB/partb.cpp:24) on array 'B' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.952 seconds; current allocated memory: 77.143 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 77.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'partb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'partb/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'partb' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'partb_mac_muladd_8ns_15s_15ns_15_1_1' to 'partb_mac_muladd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'partb_mul_mul_8ns_15s_15_1_1' to 'partb_mul_mul_8nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'partb_mac_muladd_bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partb_mul_mul_8nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'partb'.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 79.195 MB.
INFO: [RTMG 210-278] Implementing memory 'partb_A_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'partb_C_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 132.391 ; gain = 75.273
INFO: [SYSC 207-301] Generating SystemC RTL for partb.
INFO: [VHDL 208-304] Generating VHDL RTL for partb.
INFO: [VLOG 209-307] Generating Verilog RTL for partb.
INFO: [HLS 200-112] Total elapsed time: 22.626 seconds; peak allocated memory: 79.195 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
