{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618570397461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618570397471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 15:23:17 2021 " "Processing started: Fri Apr 16 15:23:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618570397471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618570397471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Up_Down_Counter -c Up_Down_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Up_Down_Counter -c Up_Down_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618570397471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618570398034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618570398034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Up_Down_Counter-Behavioral " "Found design unit 1: Up_Down_Counter-Behavioral" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618570416761 ""} { "Info" "ISGN_ENTITY_NAME" "1 Up_Down_Counter " "Found entity 1: Up_Down_Counter" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618570416761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618570416761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Up_Down_Counter " "Elaborating entity \"Up_Down_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618570416795 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIR Up_Down_Counter.vhd(18) " "VHDL Process Statement warning at Up_Down_Counter.vhd(18): signal \"DIR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618570416797 "|Up_Down_Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[0\] " "Inserted always-enabled tri-state buffer between \"COUNT\[0\]\" and its non-tri-state driver." {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1618570417437 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[1\] " "Inserted always-enabled tri-state buffer between \"COUNT\[1\]\" and its non-tri-state driver." {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1618570417437 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[2\] " "Inserted always-enabled tri-state buffer between \"COUNT\[2\]\" and its non-tri-state driver." {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1618570417437 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUNT\[3\] " "Inserted always-enabled tri-state buffer between \"COUNT\[3\]\" and its non-tri-state driver." {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1618570417437 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1618570417437 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[0\]\" is moved to its source" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1618570417438 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[1\]\" is moved to its source" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1618570417438 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[2\]\" is moved to its source" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1618570417438 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "COUNT\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"COUNT\[3\]\" is moved to its source" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1618570417438 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1618570417438 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNT\[0\]~reg0 COUNT\[0\]~reg0_emulated COUNT\[0\]~1 " "Register \"COUNT\[0\]~reg0\" is converted into an equivalent circuit using register \"COUNT\[0\]~reg0_emulated\" and latch \"COUNT\[0\]~1\"" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618570417441 "|Up_Down_Counter|COUNT[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNT\[1\]~reg0 COUNT\[1\]~reg0_emulated COUNT\[0\]~1 " "Register \"COUNT\[1\]~reg0\" is converted into an equivalent circuit using register \"COUNT\[1\]~reg0_emulated\" and latch \"COUNT\[0\]~1\"" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618570417441 "|Up_Down_Counter|COUNT[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNT\[2\]~reg0 COUNT\[2\]~reg0_emulated COUNT\[0\]~1 " "Register \"COUNT\[2\]~reg0\" is converted into an equivalent circuit using register \"COUNT\[2\]~reg0_emulated\" and latch \"COUNT\[0\]~1\"" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618570417441 "|Up_Down_Counter|COUNT[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNT\[3\]~reg0 COUNT\[3\]~reg0_emulated COUNT\[0\]~1 " "Register \"COUNT\[3\]~reg0\" is converted into an equivalent circuit using register \"COUNT\[3\]~reg0_emulated\" and latch \"COUNT\[0\]~1\"" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618570417441 "|Up_Down_Counter|COUNT[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1618570417441 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[0\]~synth " "Node \"COUNT\[0\]~synth\"" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618570417445 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[1\]~synth " "Node \"COUNT\[1\]~synth\"" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618570417445 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[2\]~synth " "Node \"COUNT\[2\]~synth\"" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618570417445 ""} { "Warning" "WMLS_MLS_NODE_NAME" "COUNT\[3\]~synth " "Node \"COUNT\[3\]~synth\"" {  } { { "Up_Down_Counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/projects/Up_Down_Counter/Up_Down_Counter.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618570417445 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1618570417445 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618570417622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618570417969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618570417969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618570417998 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618570417998 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1618570417998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618570417998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618570417998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618570418075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 16 15:23:38 2021 " "Processing ended: Fri Apr 16 15:23:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618570418075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618570418075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618570418075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618570418075 ""}
