// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="SgdLR_SgdLR,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.540833,HLS_SYN_LAT=13898511,HLS_SYN_TPT=none,HLS_SYN_MEM=12,HLS_SYN_DSP=0,HLS_SYN_FF=1581,HLS_SYN_LUT=4147,HLS_VERSION=2022_2}" *)

module SgdLR (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_address0,
        data_ce0,
        data_q0,
        label_r_address0,
        label_r_ce0,
        label_r_q0,
        theta_address0,
        theta_ce0,
        theta_we0,
        theta_d0,
        readLabels,
        writeOutput
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [17:0] data_address0;
output   data_ce0;
input  [511:0] data_q0;
output  [10:0] label_r_address0;
output   label_r_ce0;
input  [31:0] label_r_q0;
output  [5:0] theta_address0;
output   theta_ce0;
output   theta_we0;
output  [511:0] theta_d0;
input   readLabels;
input   writeOutput;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] label_local_V_address0;
reg    label_local_V_ce0;
reg    label_local_V_we0;
wire   [7:0] label_local_V_q0;
reg    label_local_V_ce1;
reg    label_local_V_we1;
reg   [9:0] theta_local_V_address0;
reg    theta_local_V_ce0;
reg    theta_local_V_we0;
wire   [31:0] theta_local_V_q0;
reg   [9:0] theta_local_V_address1;
reg    theta_local_V_ce1;
wire   [31:0] theta_local_V_q1;
wire   [0:0] writeOutput_read_read_fu_44_p2;
wire    grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_start;
wire    grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_done;
wire    grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_idle;
wire    grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_ready;
wire   [10:0] grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_r_address0;
wire    grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_r_ce0;
wire   [12:0] grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_address0;
wire    grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_ce0;
wire    grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_we0;
wire   [7:0] grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_d0;
wire   [12:0] grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_address1;
wire    grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_ce1;
wire    grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_we1;
wire   [7:0] grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_d1;
wire   [17:0] grp_dataflow_parent_loop_proc_fu_64_data_address0;
wire    grp_dataflow_parent_loop_proc_fu_64_data_ce0;
wire   [511:0] grp_dataflow_parent_loop_proc_fu_64_data_d0;
wire    grp_dataflow_parent_loop_proc_fu_64_data_we0;
wire   [17:0] grp_dataflow_parent_loop_proc_fu_64_data_address1;
wire    grp_dataflow_parent_loop_proc_fu_64_data_ce1;
wire   [511:0] grp_dataflow_parent_loop_proc_fu_64_data_d1;
wire    grp_dataflow_parent_loop_proc_fu_64_data_we1;
wire   [9:0] grp_dataflow_parent_loop_proc_fu_64_theta_local_V_address0;
wire    grp_dataflow_parent_loop_proc_fu_64_theta_local_V_ce0;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_64_theta_local_V_d0;
wire    grp_dataflow_parent_loop_proc_fu_64_theta_local_V_we0;
wire   [9:0] grp_dataflow_parent_loop_proc_fu_64_theta_local_V_address1;
wire    grp_dataflow_parent_loop_proc_fu_64_theta_local_V_ce1;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_64_theta_local_V_d1;
wire    grp_dataflow_parent_loop_proc_fu_64_theta_local_V_we1;
wire   [12:0] grp_dataflow_parent_loop_proc_fu_64_label_local_V_address0;
wire    grp_dataflow_parent_loop_proc_fu_64_label_local_V_ce0;
wire   [7:0] grp_dataflow_parent_loop_proc_fu_64_label_local_V_d0;
wire    grp_dataflow_parent_loop_proc_fu_64_label_local_V_we0;
wire   [12:0] grp_dataflow_parent_loop_proc_fu_64_label_local_V_address1;
wire    grp_dataflow_parent_loop_proc_fu_64_label_local_V_ce1;
wire   [7:0] grp_dataflow_parent_loop_proc_fu_64_label_local_V_d1;
wire    grp_dataflow_parent_loop_proc_fu_64_label_local_V_we1;
wire    grp_dataflow_parent_loop_proc_fu_64_ap_start;
wire    grp_dataflow_parent_loop_proc_fu_64_ap_done;
wire    grp_dataflow_parent_loop_proc_fu_64_ap_ready;
wire    grp_dataflow_parent_loop_proc_fu_64_ap_idle;
reg    grp_dataflow_parent_loop_proc_fu_64_ap_continue;
wire    grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_start;
wire    grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_done;
wire    grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_idle;
wire    grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_ready;
wire   [5:0] grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_address0;
wire    grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_ce0;
wire    grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_we0;
wire   [511:0] grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_d0;
wire   [9:0] grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_address0;
wire    grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_ce0;
wire   [9:0] grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_address1;
wire    grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_ce1;
reg    grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_start_reg;
wire   [0:0] readLabels_read_read_fu_50_p2;
wire    ap_CS_fsm_state2;
reg    grp_dataflow_parent_loop_proc_fu_64_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_64_ap_ready;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_64_ap_done;
reg    ap_block_state4_on_subcall_done;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_ready;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_done;
reg    grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    ap_block_state6_on_subcall_done;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_start_reg = 1'b0;
#0 grp_dataflow_parent_loop_proc_fu_64_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_done = 1'b0;
#0 grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_start_reg = 1'b0;
end

SgdLR_label_local_V_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4500 ),
    .AddressWidth( 13 ))
label_local_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(label_local_V_address0),
    .ce0(label_local_V_ce0),
    .we0(label_local_V_we0),
    .d0(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_d0),
    .q0(label_local_V_q0),
    .address1(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_address1),
    .ce1(label_local_V_ce1),
    .we1(label_local_V_we1),
    .d1(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_d1)
);

SgdLR_theta_local_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
theta_local_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(theta_local_V_address0),
    .ce0(theta_local_V_ce0),
    .we0(theta_local_V_we0),
    .d0(grp_dataflow_parent_loop_proc_fu_64_theta_local_V_d0),
    .q0(theta_local_V_q0),
    .address1(theta_local_V_address1),
    .ce1(theta_local_V_ce1),
    .q1(theta_local_V_q1)
);

SgdLR_SgdLR_Pipeline_LABEL_CP grp_SgdLR_Pipeline_LABEL_CP_fu_56(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_start),
    .ap_done(grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_done),
    .ap_idle(grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_idle),
    .ap_ready(grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_ready),
    .label_r_address0(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_r_address0),
    .label_r_ce0(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_r_ce0),
    .label_r_q0(label_r_q0),
    .label_local_V_address0(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_address0),
    .label_local_V_ce0(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_ce0),
    .label_local_V_we0(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_we0),
    .label_local_V_d0(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_d0),
    .label_local_V_address1(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_address1),
    .label_local_V_ce1(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_ce1),
    .label_local_V_we1(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_we1),
    .label_local_V_d1(grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_d1)
);

SgdLR_dataflow_parent_loop_proc grp_dataflow_parent_loop_proc_fu_64(
    .data_address0(grp_dataflow_parent_loop_proc_fu_64_data_address0),
    .data_ce0(grp_dataflow_parent_loop_proc_fu_64_data_ce0),
    .data_d0(grp_dataflow_parent_loop_proc_fu_64_data_d0),
    .data_q0(data_q0),
    .data_we0(grp_dataflow_parent_loop_proc_fu_64_data_we0),
    .data_address1(grp_dataflow_parent_loop_proc_fu_64_data_address1),
    .data_ce1(grp_dataflow_parent_loop_proc_fu_64_data_ce1),
    .data_d1(grp_dataflow_parent_loop_proc_fu_64_data_d1),
    .data_q1(512'd0),
    .data_we1(grp_dataflow_parent_loop_proc_fu_64_data_we1),
    .theta_local_V_address0(grp_dataflow_parent_loop_proc_fu_64_theta_local_V_address0),
    .theta_local_V_ce0(grp_dataflow_parent_loop_proc_fu_64_theta_local_V_ce0),
    .theta_local_V_d0(grp_dataflow_parent_loop_proc_fu_64_theta_local_V_d0),
    .theta_local_V_q0(theta_local_V_q0),
    .theta_local_V_we0(grp_dataflow_parent_loop_proc_fu_64_theta_local_V_we0),
    .theta_local_V_address1(grp_dataflow_parent_loop_proc_fu_64_theta_local_V_address1),
    .theta_local_V_ce1(grp_dataflow_parent_loop_proc_fu_64_theta_local_V_ce1),
    .theta_local_V_d1(grp_dataflow_parent_loop_proc_fu_64_theta_local_V_d1),
    .theta_local_V_q1(theta_local_V_q1),
    .theta_local_V_we1(grp_dataflow_parent_loop_proc_fu_64_theta_local_V_we1),
    .label_local_V_address0(grp_dataflow_parent_loop_proc_fu_64_label_local_V_address0),
    .label_local_V_ce0(grp_dataflow_parent_loop_proc_fu_64_label_local_V_ce0),
    .label_local_V_d0(grp_dataflow_parent_loop_proc_fu_64_label_local_V_d0),
    .label_local_V_q0(label_local_V_q0),
    .label_local_V_we0(grp_dataflow_parent_loop_proc_fu_64_label_local_V_we0),
    .label_local_V_address1(grp_dataflow_parent_loop_proc_fu_64_label_local_V_address1),
    .label_local_V_ce1(grp_dataflow_parent_loop_proc_fu_64_label_local_V_ce1),
    .label_local_V_d1(grp_dataflow_parent_loop_proc_fu_64_label_local_V_d1),
    .label_local_V_q1(8'd0),
    .label_local_V_we1(grp_dataflow_parent_loop_proc_fu_64_label_local_V_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dataflow_parent_loop_proc_fu_64_ap_start),
    .ap_done(grp_dataflow_parent_loop_proc_fu_64_ap_done),
    .ap_ready(grp_dataflow_parent_loop_proc_fu_64_ap_ready),
    .ap_idle(grp_dataflow_parent_loop_proc_fu_64_ap_idle),
    .ap_continue(grp_dataflow_parent_loop_proc_fu_64_ap_continue)
);

SgdLR_SgdLR_Pipeline_STREAM_OUT grp_SgdLR_Pipeline_STREAM_OUT_fu_78(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_start),
    .ap_done(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_done),
    .ap_idle(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_idle),
    .ap_ready(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_ready),
    .theta_address0(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_address0),
    .theta_ce0(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_ce0),
    .theta_we0(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_we0),
    .theta_d0(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_d0),
    .theta_local_V_address0(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_address0),
    .theta_local_V_ce0(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_ce0),
    .theta_local_V_q0(theta_local_V_q0),
    .theta_local_V_address1(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_address1),
    .theta_local_V_ce1(grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_ce1),
    .theta_local_V_q1(theta_local_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_done <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_64_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_ready <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_64_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (readLabels_read_read_fu_50_p2 == 1'd1) & (ap_start == 1'b1))) begin
            grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_start_reg <= 1'b1;
        end else if ((grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_ready == 1'b1)) begin
            grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_start_reg <= 1'b1;
        end else if ((grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_ready == 1'b1)) begin
            grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dataflow_parent_loop_proc_fu_64_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state4) & (ap_sync_grp_dataflow_parent_loop_proc_fu_64_ap_ready == 1'b0)))) begin
            grp_dataflow_parent_loop_proc_fu_64_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_parent_loop_proc_fu_64_ap_ready == 1'b1)) begin
            grp_dataflow_parent_loop_proc_fu_64_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
        grp_dataflow_parent_loop_proc_fu_64_ap_continue = 1'b1;
    end else begin
        grp_dataflow_parent_loop_proc_fu_64_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        label_local_V_address0 = grp_dataflow_parent_loop_proc_fu_64_label_local_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        label_local_V_address0 = grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_address0;
    end else begin
        label_local_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        label_local_V_ce0 = grp_dataflow_parent_loop_proc_fu_64_label_local_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        label_local_V_ce0 = grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_ce0;
    end else begin
        label_local_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        label_local_V_ce1 = grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_ce1;
    end else begin
        label_local_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        label_local_V_we0 = grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_we0;
    end else begin
        label_local_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        label_local_V_we1 = grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_local_V_we1;
    end else begin
        label_local_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((writeOutput_read_read_fu_44_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        theta_local_V_address0 = grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        theta_local_V_address0 = grp_dataflow_parent_loop_proc_fu_64_theta_local_V_address0;
    end else begin
        theta_local_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((writeOutput_read_read_fu_44_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        theta_local_V_address1 = grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        theta_local_V_address1 = grp_dataflow_parent_loop_proc_fu_64_theta_local_V_address1;
    end else begin
        theta_local_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((writeOutput_read_read_fu_44_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        theta_local_V_ce0 = grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        theta_local_V_ce0 = grp_dataflow_parent_loop_proc_fu_64_theta_local_V_ce0;
    end else begin
        theta_local_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((writeOutput_read_read_fu_44_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        theta_local_V_ce1 = grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_local_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        theta_local_V_ce1 = grp_dataflow_parent_loop_proc_fu_64_theta_local_V_ce1;
    end else begin
        theta_local_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        theta_local_V_we0 = grp_dataflow_parent_loop_proc_fu_64_theta_local_V_we0;
    end else begin
        theta_local_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (readLabels_read_read_fu_50_p2 == 1'd0) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state1) & (readLabels_read_read_fu_50_p2 == 1'd1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((writeOutput_read_read_fu_44_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((writeOutput_read_read_fu_44_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((ap_sync_grp_dataflow_parent_loop_proc_fu_64_ap_ready & ap_sync_grp_dataflow_parent_loop_proc_fu_64_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((writeOutput_read_read_fu_44_p2 == 1'd1) & (grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_done == 1'b0));
end

assign ap_sync_grp_dataflow_parent_loop_proc_fu_64_ap_done = (grp_dataflow_parent_loop_proc_fu_64_ap_done | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_done);

assign ap_sync_grp_dataflow_parent_loop_proc_fu_64_ap_ready = (grp_dataflow_parent_loop_proc_fu_64_ap_ready | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_64_ap_ready);

assign data_address0 = grp_dataflow_parent_loop_proc_fu_64_data_address0;

assign data_ce0 = grp_dataflow_parent_loop_proc_fu_64_data_ce0;

assign grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_start = grp_SgdLR_Pipeline_LABEL_CP_fu_56_ap_start_reg;

assign grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_start = grp_SgdLR_Pipeline_STREAM_OUT_fu_78_ap_start_reg;

assign grp_dataflow_parent_loop_proc_fu_64_ap_start = grp_dataflow_parent_loop_proc_fu_64_ap_start_reg;

assign label_r_address0 = grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_r_address0;

assign label_r_ce0 = grp_SgdLR_Pipeline_LABEL_CP_fu_56_label_r_ce0;

assign readLabels_read_read_fu_50_p2 = readLabels;

assign theta_address0 = grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_address0;

assign theta_ce0 = grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_ce0;

assign theta_d0 = grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_d0;

assign theta_we0 = grp_SgdLR_Pipeline_STREAM_OUT_fu_78_theta_we0;

assign writeOutput_read_read_fu_44_p2 = writeOutput;

endmodule //SgdLR
