```
library IEEE;
use IEEE.std_logic_1164.all;

entity prueba3_entity is
	port( f : out std_logic;
		x, y, z : in std_logic);
end entity prueba3_entity;
```


