

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 3e038f88da8ed549905b10d2c3879e09  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_256/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_256/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_256/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_256/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_256/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_256/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x558a4171149e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_256/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/12544_256_256/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a41719270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a41719500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a41719790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a41719a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a41719cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a41719f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a4171a1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a4171a460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a4171a6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a4171a960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a4171abe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a4171ae60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a4171b0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a4171b360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a4171b5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558a4171b860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171ba80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171bca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171bec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171c0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171c300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171c520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171c740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171c960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171cb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171cda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171cfc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171d1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171d400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171d620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171d840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558a4171da60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a419b5100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a419b5140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a419b5180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a419b51c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a419b4380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a419b50e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a41720900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a41720920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a419b50e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a41720904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558a419b50f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fffb6630410..

GPGPU-Sim PTX: cudaLaunch for 0x0x558a4171149e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (98,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 91339
gpu_sim_insn = 91069440
gpu_ipc =     997.0488
gpu_tot_sim_cycle = 91339
gpu_tot_sim_insn = 91069440
gpu_tot_ipc =     997.0488
gpu_tot_issued_cta = 196
gpu_occupancy = 12.4127% 
gpu_tot_occupancy = 12.4127% 
max_total_param_size = 0
gpu_stall_dramfull = 362580
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.1841
partiton_level_parallism_total  =      13.1841
partiton_level_parallism_util =      21.4500
partiton_level_parallism_util_total  =      21.4500
L2_BW  =     477.5814 GB/Sec
L2_BW_total  =     477.5814 GB/Sec
gpu_total_sim_rate=170223

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 780
	L1D_cache_core[1]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 710
	L1D_cache_core[2]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 673
	L1D_cache_core[4]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[5]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 426
	L1D_cache_core[6]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 557
	L1D_cache_core[7]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 373
	L1D_cache_core[8]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 459
	L1D_cache_core[9]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[10]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[11]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 534
	L1D_cache_core[12]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[13]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1304
	L1D_cache_core[14]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1201
	L1D_cache_core[15]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1527
	L1D_cache_core[16]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 959
	L1D_cache_core[17]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1277
	L1D_cache_core[18]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 619
	L1D_cache_core[19]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1640
	L1D_cache_core[20]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1428
	L1D_cache_core[21]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 413
	L1D_cache_core[22]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 152
	L1D_cache_core[23]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[24]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[25]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1348
	L1D_cache_core[26]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 995
	L1D_cache_core[27]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1647
	L1D_cache_core[28]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1315
	L1D_cache_core[29]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1523
	L1D_cache_core[30]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1084
	L1D_cache_core[31]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 463
	L1D_cache_core[32]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1496
	L1D_cache_core[33]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1355
	L1D_cache_core[34]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1243
	L1D_cache_core[35]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1485
	L1D_cache_core[36]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1778
	L1D_cache_core[37]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 971
	L1D_cache_core[38]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1137
	L1D_cache_core[39]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1523
	L1D_cache_core[40]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 825
	L1D_cache_core[41]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[42]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1117
	L1D_cache_core[43]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1265
	L1D_cache_core[44]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[45]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 660
	L1D_cache_core[46]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1458
	L1D_cache_core[47]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[48]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[49]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[50]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[51]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 333
	L1D_cache_core[52]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1728
	L1D_cache_core[53]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 838
	L1D_cache_core[54]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 831
	L1D_cache_core[55]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1045
	L1D_cache_core[56]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1326
	L1D_cache_core[57]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[58]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[59]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 286
	L1D_cache_core[60]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 964
	L1D_cache_core[61]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[62]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1919
	L1D_cache_core[63]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94
	L1D_cache_core[64]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 794
	L1D_cache_core[65]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1902
	L1D_cache_core[66]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1248
	L1D_cache_core[67]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1406
	L1D_cache_core[68]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 786
	L1D_cache_core[69]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1125
	L1D_cache_core[70]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1128
	L1D_cache_core[71]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 499
	L1D_cache_core[72]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 506
	L1D_cache_core[73]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 788
	L1D_cache_core[74]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1192
	L1D_cache_core[75]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1024
	L1D_cache_core[77]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1226
	L1D_cache_core[78]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1482
	L1D_cache_core[79]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1204224
	L1D_total_cache_misses = 1204224
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70329
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 802816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 401408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 802816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8346
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 61983
ctas_completed 196, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
5607, 5607, 5607, 5607, 5607, 5607, 5607, 5607, 
gpgpu_n_tot_thrd_icount = 93778944
gpgpu_n_tot_w_icount = 2930592
gpgpu_n_stall_shd_mem = 1607688
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 802816
gpgpu_n_mem_write_global = 401408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1605632
gpgpu_n_store_insn = 802816
gpgpu_n_shmem_insn = 7626752
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1103872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 413952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1193736
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10772765	W0_Idle:2176277	W0_Scoreboard:6971670	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2930592
single_issue_nums: WS0:732648	WS1:732648	WS2:732648	WS3:732648	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6422528 {8:802816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16056320 {40:401408,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32112640 {40:802816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3211264 {8:401408,}
maxmflatency = 3381 
max_icnt2mem_latency = 2773 
maxmrqlatency = 1078 
max_icnt2sh_latency = 1215 
averagemflatency = 937 
avg_icnt2mem_latency = 478 
avg_mrq_latency = 86 
avg_icnt2sh_latency = 141 
mrq_lat_table:52997 	32315 	19435 	20603 	37948 	118713 	88199 	69678 	35923 	3436 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55905 	198774 	480078 	430476 	38991 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	70421 	100891 	137808 	185014 	229421 	346986 	124046 	9637 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	306618 	76176 	62502 	73968 	96820 	134067 	195315 	189256 	68757 	745 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	27 	43 	43 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[12]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[13]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[14]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[15]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[16]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[17]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[18]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[19]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[20]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[21]:        16        16        16        16        16        16        16        16        16        16        16        12        16        16        16        16 
dram[22]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[23]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[24]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[25]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[26]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[27]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[28]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[29]:        16        16        16        16        16        16        16        16        16        16        16        16        16        12        16        16 
dram[30]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[31]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     12618     12271     12576     12487     12930     12412     12388     12864     13082     12934     13609     13222     13207     13139     13676     13172 
dram[1]:     12674     12460     12621     12567     12926     12571     12978     12860     13227     12677     13395     12983     12855     12956     13520     13154 
dram[2]:     12627     12271     12584     12469     12971     12410     12355     12874     13081     12943     13563     13223     13215     13139     13660     13235 
dram[3]:     12685     12450     12627     12558     12944     12556     12974     12861     13242     12677     13417     12990     12857     12969     13528     13165 
dram[4]:     12634     12275     12557     12530     12971     12394     12412     12859     13098     12951     13513     13226     13241     13148     13729     13230 
dram[5]:     12686     12430     12693     12556     12935     12537     12987     12862     13239     12716     13355     12986     12881     12985     13517     13121 
dram[6]:     12665     12272     12565     12516     12852     12390     12376     12846     13095     12962     13564     13226     13245     13149     13669     13220 
dram[7]:     12697     12411     12673     12565     12952     12525     13014     12860     13286     12704     13374     12987     12891     13035     13537     13133 
dram[8]:     12575     12103     12506     12378     12818     12388     12255     12868     13429     12874     13099     13022     13493     13217     13315     13329 
dram[9]:     12685     12361     12585     12475     13260     12493     12715     12846     13094     12833     12949     13340     13019     13145     12954     13485 
dram[10]:     12565     12104     12479     12364     12730     12459     12242     12863     13432     12869     12634     13034     13435     13231     13323     13310 
dram[11]:     12678     12366     12577     12462     13278     12485     12705     12846     13102     12836     12949     13341     12998     13136     12966     13491 
dram[12]:     12540     12107     12503     12364     12834     12464     12287     12879     13428     12870     13313     13001     13430     13209     13299     13293 
dram[13]:     12668     12360     12566     12492     13452     12488     12761     12839     13119     12885     12917     13312     13010     13155     12930     13477 
dram[14]:     12517     12118     12469     12382     12847     12463     12278     12873     13435     12865     13084     13007     13430     13210     13331     13307 
dram[15]:     12705     12361     12565     12491     13445     12506     12739     12843     13121     12858     12930     13321     12987     13127     12938     13492 
dram[16]:     12353     12675     12998     12424     12550     12559     12350     12359     13512     12802     13672     13312     13243     13092     13301     13443 
dram[17]:     12589     12507     12782     12557     12935     12649     13082     12748     13234     12618     13173     12971     13166     12939     13243     13142 
dram[18]:     12367     12683     12985     12466     12559     12540     12352     12371     13524     12817     13638     13327     13207     13088     13300     13450 
dram[19]:     12637     12506     12792     12559     12938     12654     13099     12761     13322     12624     13164     12978     13164     12934     13243     13153 
dram[20]:     12377     12686     12997     12443     12581     12543     12359     12352     13517     12826     13505     13292     13655     12944     13298     13439 
dram[21]:     12633     12507     12747     12527     12939     12648     13098     12765     13358     12653     13175     12951     13234     12959     13224     13122 
dram[22]:     12403     12693     12956     12433     12581     12531     12349     12364     13537     12835     13512     13302     13679     13082     13300     13338 
dram[23]:     12633     12507     12773     12527     12930     12638     13114     12747     13347     12653     13173     12946     13209     12955     13223     12865 
dram[24]:     12502     12088     12460     12349     12846     12512     12361     12401     13046     12849     13184     13428     13071     13165     13153     13630 
dram[25]:     12676     12445     12473     12451     13215     12936     13116     12760     13036     12768     13010     13047     12930     13268     12963     13446 
dram[26]:     12510     12076     12484     12322     12847     12499     12361     12411     13049     12889     13186     13464     13050     13352     13149     13487 
dram[27]:     12688     12424     12474     12428     13217     12949     13138     12754     13025     12758     13018     13035     12919     13266     12986     13436 
dram[28]:     12532     12056     12461     12324     12838     12493     12368     12397     13065     12901     13173     13430     13058     13339     13159     13589 
dram[29]:     12686     12409     12455     12447     13259     12925     13129     12754     13065     12785     13166     13009     12922     13246     12910     13417 
dram[30]:     12528     12046     12464     12344     12854     12482     12367     12413     13068     12905     13172     13412     13037     13371     13161     13621 
dram[31]:     12688     12399     12463     12428     13258     12929     13124     12762     13061     12789     13185     13002     12909     13239     12930     13417 
average row accesses per activate:
dram[0]:  4.802817  4.557522  4.482609  4.489083  4.341346  4.308057  4.413793  4.226415  4.125561  4.202765  4.532663  4.398058  4.532663  4.284360  4.436275  4.641026 
dram[1]:  4.630630  4.790698  4.566372  4.706422  4.388350  4.312796  4.408867  4.637306  4.070485  4.415459  4.602041  4.355769  4.465346  4.239437  4.547739  4.617347 
dram[2]:  4.678899  4.607143  4.473913  4.511013  4.341346  4.417476  4.462687  4.251185  4.097345  4.168950  4.290476  4.165138  4.359223  4.239437  4.224299  4.398058 
dram[3]:  4.633484  4.372881  4.553097  4.551111  4.244132  4.532338  4.490000  4.475000  3.748988  4.301887  4.230047  4.386474  4.359223  4.259434  4.224299  4.490099 
dram[4]:  4.737327  4.677273  4.399142  4.600897  4.659794  4.460784  4.418719  4.462687  4.470588  4.341232  4.510000  4.333333  4.409756  4.409756  4.480198  4.350962 
dram[5]:  4.378724  4.763889  4.633484  4.621622  4.304762  4.465686  4.490000  4.435644  4.327014  4.463415  4.336538  4.354067  4.383495  4.279621  4.289100  4.441176 
dram[6]:  4.773148  4.835681  4.600897  4.640909  4.542714  4.338095  4.328502  4.613402  4.320755  4.260465  4.195349  4.136364  4.204651  4.367150  4.367150  4.436275 
dram[7]:  4.598214  4.746544  4.519824  4.709677  4.497512  4.301887  4.420792  4.685864  4.158371  4.320755  4.315790  4.439024  4.214953  4.204651  4.330143  4.419512 
dram[8]:  4.947115  4.607143  4.343220  4.357447  4.398058  4.284360  4.620513  4.532995  4.207373  4.089686  4.147465  4.144796  4.404878  4.156682  4.044643  4.388350 
dram[9]:  4.555555  4.566372  4.394850  4.239669  4.334928  4.289100  4.274881  4.510101  4.231482  4.017544  4.128440  4.240741  4.383495  4.185185  4.049107  4.431373 
dram[10]:  4.886256  4.822430  4.330509  4.511013  4.450980  4.379807  4.615385  4.548223  4.226852  4.155251  4.378641  4.242990  4.453202  4.225352  4.049107  4.248827 
dram[11]:  4.839622  4.914286  4.506608  4.248963  4.328571  4.131818  4.385366  4.349514  4.373206  4.286385  4.357488  4.283019  4.248827  4.175926  4.127273  4.552764 
dram[12]:  4.880952  4.570796  4.732719  4.568889  4.704663  4.482759  4.776596  4.548223  4.080000  4.392344  4.392157  4.071749  4.732984  4.600000  3.951965  4.376812 
dram[13]:  4.600897  4.575221  4.728111  4.355932  4.585859  4.333333  4.721053  4.691100  4.163636  4.172727  4.328502  4.272300  4.248827  4.312500  4.104073  4.209302 
dram[14]:  4.758140  4.755760  4.513158  4.445888  4.515000  4.224299  4.703125  4.510101  4.116071  4.182648  4.360976  4.164383  4.607143  4.225352  4.058036  4.151376 
dram[15]:  4.555555  4.712329  4.568889  4.605381  4.570707  4.325359  4.654639  4.492462  4.288372  4.250000  4.632124  4.342857  4.532663  4.240566  4.113122  4.393204 
dram[16]:  4.688073  4.612613  4.648649  4.486957  4.497512  4.186047  4.677083  4.670157  4.070485  4.026432  4.555555  4.232558  4.411765  4.258216  4.197248  4.268868 
dram[17]:  4.443478  4.636364  4.354430  4.648649  4.355769  4.342995  4.600000  4.645833  3.961373  4.154545  4.400000  4.482759  4.500000  4.441176  4.221198  4.393204 
dram[18]:  4.753489  4.530973  4.582222  4.621622  4.439024  4.362319  4.477612  4.475000  4.135135  4.035398  4.325359  4.261682  4.295238  4.659794  4.145454  4.219626 
dram[19]:  4.753489  4.443478  4.573333  4.642534  4.439024  4.388350  4.255924  4.452736  4.116592  4.039823  4.431373  4.322275  4.254717  4.371981  4.164383  4.185185 
dram[20]:  4.745370  4.450216  4.482609  4.697248  4.254717  4.510000  4.558376  4.755319  4.098214  4.094594  4.233645  4.174312  4.062780  4.378641  4.089686  4.470588 
dram[21]:  4.575893  4.609866  4.368644  4.491228  4.515000  4.625641  4.701571  4.730159  4.013101  4.026549  4.530000  4.208333  4.273585  4.400000  4.183486  4.384615 
dram[22]:  4.568889  4.480350  4.467533  4.615385  4.708333  4.510000  4.368932  4.847826  4.121076  4.242990  4.441176  4.384615  4.067265  4.393204  4.058036  4.328571 
dram[23]:  4.484716  4.239669  4.304167  4.903846  4.419512  4.460396  4.472637  4.551021  4.360189  4.386474  4.273585  4.281690  4.262911  4.253521  4.292453  4.312796 
dram[24]:  4.826291  4.589286  4.275000  4.337553  4.278302  4.570707  4.507538  4.680628  4.057522  4.188940  4.870968  4.303318  4.355769  4.031250  4.071429  4.264151 
dram[25]:  4.799066  4.568889  4.222222  4.548673  4.472907  4.502488  4.628866  4.656250  4.039648  4.396135  4.334928  4.303318  4.355769  4.219626  4.103604  4.409756 
dram[26]:  4.568889  4.774194  4.213115  4.497817  4.330143  4.532663  4.594872  4.372549  4.192660  3.982533  4.293839  4.281690  4.142202  4.026906  4.370193  4.365385 
dram[27]:  4.668182  4.774194  4.319328  4.420601  4.598985  4.477612  4.594872  4.482412  4.098655  4.281690  4.213953  4.241860  4.053812  4.280952  4.155251  4.203704 
dram[28]:  4.560000  4.820755  4.357447  4.669683  4.160551  4.588832  4.431373  4.480000  4.168950  4.327014  4.274881  4.262911  4.350962  4.165899  4.211982  4.385366 
dram[29]:  5.004878  4.627273  4.361702  4.526316  4.365385  4.542714  4.352657  4.548223  4.089686  4.291080  4.398058  4.323810  4.365385  3.879828  4.178082  4.522613 
dram[30]:  4.530973  4.803738  4.544248  4.401710  4.376812  4.635898  4.591837  4.177570  4.436893  4.178899  4.445545  4.537313  4.303318  4.095023  4.207373  4.477612 
dram[31]:  4.785047  4.633484  4.261411  4.420601  4.512438  4.727749  4.652850  4.584615  4.251163  4.183486  4.357488  4.281690  4.303318  3.770833  4.126697  4.615385 
average row locality = 479251/108960 = 4.398412
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       892       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[1]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[2]:       892       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[3]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[4]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[5]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[6]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[7]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[8]:       896       896       896       896       768       768       768       768       768       764       768       768       768       768       768       768 
dram[9]:       892       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[10]:       896       896       896       896       768       768       768       768       768       764       768       768       768       768       768       768 
dram[11]:       892       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[12]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[13]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[14]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[15]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[16]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[17]:       896       892       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[18]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[19]:       896       892       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[20]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[21]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[22]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[23]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[24]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[25]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[26]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[27]:       896       896       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[28]:       896       896       896       896       768       768       768       768       768       768       764       768       768       768       768       768 
dram[29]:       896       892       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
dram[30]:       896       896       896       896       768       768       768       768       768       768       764       768       768       768       768       768 
dram[31]:       896       892       896       896       768       768       768       768       768       768       768       768       768       768       768       768 
total dram reads = 409552
bank skew: 896/764 = 1.17
chip skew: 12800/12796 = 1.00
number of total write accesses:
dram[0]:       524       536       540       528       540       564       512       512       608       576       536       552       536       544       548       548 
dram[1]:       528       536       544       520       544       568       508       508       624       584       536       552       536       540       548       548 
dram[2]:       512       544       532       512       540       568       516       516       632       580       532       560       520       540       544       552 
dram[3]:       512       544       532       512       544       572       520       508       632       576       532       560       520       540       544       556 
dram[4]:       528       536       516       520       544       568       516       516       576       592       536       568       544       544       548       548 
dram[5]:       532       536       512       520       544       572       520       512       580       588       536       568       540       540       548       552 
dram[6]:       540       536       520       500       544       572       512       508       592       592       536       568       544       544       544       548 
dram[7]:       536       536       520       504       544       576       500       508       604       592       536       568       536       544       548       552 
dram[8]:       532       544       516       512       552       544       532       500       580       592       528       592       540       536       552       544 
dram[9]:       532       544       512       520       552       548       536       500       584       592       528       592       540       544       556       544 
dram[10]:       540       544       504       512       560       572       528       512       580       584       536       560       544       528       556       548 
dram[11]:       536       544       508       512       564       564       524       512       584       580       536       560       548       536       560       552 
dram[12]:       516       548       524       528       560       568       520       512       600       600       512       560       544       516       548       552 
dram[13]:       520       552       520       528       560       568       516       512       592       600       512       568       548       516       556       548 
dram[14]:       508       544       532       524       540       544       540       500       616       592       504       576       540       528       564       548 
dram[15]:       516       544       528       524       548       544       540       504       616       600       504       576       536       524       564       548 
dram[16]:       504       512       544       544       544       528       520       496       624       584       536       568       528       556       588       548 
dram[17]:       504       512       544       544       552       524       516       496       620       584       536       568       528       552       592       548 
dram[18]:       504       512       540       520       568       540       528       508       600       576       544       576       536       544       576       540 
dram[19]:       504       520       532       520       568       544       520       508       600       580       544       576       536       548       576       544 
dram[20]:       516       528       540       512       536       536       520       504       600       564       552       568       552       536       576       576 
dram[21]:       516       528       540       512       540       536       520       504       604       568       552       564       552       536       576       576 
dram[22]:       528       520       544       496       544       536       528       496       604       560       552       576       556       548       564       564 
dram[23]:       524       520       548       496       552       532       524       496       608       560       552       576       560       552       568       568 
dram[24]:       528       528       520       528       560       548       516       504       596       564       552       560       552       540       576       544 
dram[25]:       524       528       520       528       564       548       520       504       596       568       552       560       552       540       572       544 
dram[26]:       528       560       528       536       548       536       512       496       584       576       552       576       540       520       564       560 
dram[27]:       524       560       528       536       552       528       512       496       584       576       552       576       544       524       568       560 
dram[28]:       520       504       512       544       556       544       544       512       580       580       552       560       548       544       584       524 
dram[29]:       520       504       516       544       560       544       532       512       576       584       552       560       560       544       588       528 
dram[30]:       512       528       524       536       552       544       528       504       584       572       536       576       560       548       580       528 
dram[31]:       512       528       524       536       556       540       520       504       584       576       536       576       560       548       576       528 
total dram writes = 278812
bank skew: 632/496 = 1.27
chip skew: 8736/8696 = 1.00
average mf latency per bank:
dram[0]:        973       930      5745      5709       985       973      1053      1038       980      1017       992       994      1008       992       931       922
dram[1]:        958       928      5808      5763       986       965      1067      1048       978      1001      1006       998      1008       967       926       915
dram[2]:        981       934      5932      5883       987       953      1076      1028       985      1037       992       972       999       970       944       909
dram[3]:        978       940      5808      5802       982       965      1057      1038       981      1028       993       981      1012       975       925       929
dram[4]:       1013       952      6031      6010       995       987      1039      1046      1039      1020      1009       995       975       964       924       923
dram[5]:        971       942      5872      5751      1002       972      1027      1038      1033       995       997       964       975       950       911       909
dram[6]:        948       940      5910      5882       988       958      1054      1024      1010       972       996       974       975       981       934       900
dram[7]:        963       939      5804      5851       986       971      1085      1033      1005       979      1022       982       989       994       918       917
dram[8]:       1015       967      5948      5866      1002      1021      1059      1049      1044      1027      1058       961       995       994       940       946
dram[9]:        988       949      5954      5780       987       998      1037      1014      1008      1005      1026       949       963       972       921       929
dram[10]:        991       962      6076      5976       998       992      1055      1040      1028      1003      1026       982       998      1004       935       928
dram[11]:        989       948      5960      5795       988       998      1045      1018      1007      1002      1008       975       980       998       926       912
dram[12]:       1005       941      6087      5946      1004       980      1066      1037       983      1010      1043       957      1009      1012       954       924
dram[13]:        996       926      6001      5770       990       978      1064      1032       999      1006      1026       958       994       988       940       926
dram[14]:       1000       955      5951      5909      1027       988      1032      1040       992      1010      1040       979      1001       982       916       939
dram[15]:        977       941      5879      5753      1003      1005      1030      1033       983      1002      1028       968       973       975       905       936
dram[16]:        993       989      5974      5987      1026      1017      1043      1077       974      1036      1008       984      1003       996       910       951
dram[17]:        983       967      5811      5728       995       984      1032      1045       967      1028       984       959      1002       988       900       924
dram[18]:       1007       999      6106      6211      1019      1000      1052      1059      1000      1029      1031       969      1013      1008       940       948
dram[19]:        983       959      5911      5959       982       976      1031      1017       981      1008      1006       966       984      1003       901       931
dram[20]:        981       968      5853      6037       992       976      1040      1033       985      1032      1016       969       984       993       935       891
dram[21]:        980       959      5716      5805      1000       966      1030      1007       981      1001      1001       969       975       997       921       899
dram[22]:        993       977      6103      6232      1039      1000      1066      1047      1016      1040      1023       972      1024      1006       965       929
dram[23]:        974       950      5757      5938      1003       972      1032      1009       975      1010       987       956       992       993       932       916
dram[24]:        964       944      5907      5875       971       978      1018      1055       991      1022      1005       963       986       967       905       892
dram[25]:        983       958      5936      5855       965       982      1021      1064      1006      1031      1024       966      1017       976       933       903
dram[26]:        965       945      6002      5960       995       995      1051      1058      1017      1021      1002       933      1023      1012       928       894
dram[27]:        993       953      5845      5762      1001       992      1049      1056      1033      1010      1006       944      1022      1021       930       906
dram[28]:        968      1006      6172      6068       997      1017      1041      1079      1048      1019      1012       979       998      1009       910       946
dram[29]:        971       993      5985      5915       998      1010      1053      1059      1037      1002      1032       970       990      1023       910       950
dram[30]:        991       978      5995      5940       979      1009      1032      1060      1011      1020      1018       979       991      1003       914       921
dram[31]:        988       974      5922      5869       975      1013      1038      1062      1014      1020      1010       970      1000      1010       914       927
maximum mf latency per bank:
dram[0]:       3013      3041      2672      2686      2727      2638      2738      2837      2642      2825      2776      2875      2533      2830      2709      2610
dram[1]:       2393      2680      2938      2655      2830      2563      2663      2539      2691      2671      2674      2636      2252      2556      2353      1997
dram[2]:       2841      2818      2763      2952      2663      2821      2947      2863      3067      2767      3053      2682      2954      2720      2799      2413
dram[3]:       2636      2828      2948      2672      2590      2581      2632      2540      2480      2567      2549      2742      2617      2649      2269      2624
dram[4]:       2912      2831      2961      2874      2826      2770      2881      2851      2984      2744      3001      2628      2912      2676      2747      2578
dram[5]:       2530      2480      2933      2689      2353      2573      2470      2623      2433      2540      2440      2412      2583      2528      2066      2433
dram[6]:       2509      2796      2521      2906      2904      2846      2871      2905      2948      2773      3010      2670      2998      2724      2901      2502
dram[7]:       2662      2856      2939      2740      2712      2830      2825      2638      2720      2919      2604      2897      2586      2733      2582      2922
dram[8]:       2991      2892      2879      2980      2943      2884      2853      2981      2966      2910      3183      2947      2862      2845      2989      2855
dram[9]:       2598      2800      2868      2692      2502      2671      2820      2830      2884      2773      2900      2726      2836      2841      2557      2466
dram[10]:       2540      2657      2901      2654      2824      2687      2673      2916      2839      2981      2991      3011      2786      2930      2682      2821
dram[11]:       2722      2832      3115      2868      2642      2767      2798      2864      3179      2921      2787      2874      3057      2683      2954      2495
dram[12]:       2667      2635      2638      2639      2575      2949      2850      2774      3008      2794      3203      2774      3062      2837      3140      2498
dram[13]:       3381      2886      2902      2919      2932      2824      2927      2913      3129      2913      2874      2874      2658      2924      3049      2352
dram[14]:       2977      2804      2592      2834      2966      2942      3029      3030      3125      2794      3134      2753      2993      2835      2834      2373
dram[15]:       3180      2817      2937      2766      2577      2632      2611      2742      2509      2740      2563      2761      2713      2500      2572      2532
dram[16]:       2988      2571      2831      2685      2785      2939      3101      3129      2806      3059      2724      3061      2824      3003      2483      3247
dram[17]:       2571      2718      2824      2759      2420      2671      2694      2806      3054      2834      2700      2670      2689      2778      2886      2392
dram[18]:       3139      3042      2657      2949      3262      2776      2758      2956      2896      2839      2965      2663      2938      2714      2906      2506
dram[19]:       2823      2943      2829      2623      2618      2644      2603      2602      2641      2811      2572      2658      2779      2751      2787      2584
dram[20]:       2892      3039      2888      3079      2895      2648      2577      2841      2742      3009      2668      3143      2767      3016      2477      2927
dram[21]:       2771      3075      2833      2616      2579      2705      2674      2590      2679      2813      2989      2934      2544      2884      2478      2644
dram[22]:       2840      2554      2846      3020      2918      2918      2988      2892      2890      2956      3003      2973      2718      2963      2764      2792
dram[23]:       2798      2477      2861      2908      2625      2488      2614      2420      2587      2757      2507      2837      2467      2623      2532      2266
dram[24]:       2770      2758      2728      2645      2829      2867      2936      2851      2716      2858      2752      2854      2664      2929      2499      2839
dram[25]:       2526      2726      2842      2840      2783      2639      2789      2902      2885      2765      2837      2735      2711      2992      2630      2460
dram[26]:       3051      2855      3177      2699      2567      2819      2956      2886      3049      2948      3087      2726      3016      2791      2646      2325
dram[27]:       3054      2839      2849      2734      2879      2571      2580      2754      2493      2678      2603      2711      2793      2772      2825      2204
dram[28]:       3098      2999      2689      2606      3004      2889      3043      3027      2857      2742      2794      2702      3020      2804      2652      2360
dram[29]:       2934      2789      2915      2870      2699      2999      2888      2843      2764      2641      2835      2586      2774      3116      2628      2874
dram[30]:       2800      2374      2714      2819      2893      2656      2917      2717      2643      2879      2664      3013      2745      2874      2597      2810
dram[31]:       2738      2361      2851      2654      3007      2832      2813      2799      2633      2953      2723      2389      2688      2944      2183      2823
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45120 n_act=3386 n_pre=3370 n_ref_event=0 n_req=14972 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8704 bw_util=0.3135
n_activity=33128 dram_eff=0.649
bk0: 892a 54425i bk1: 896a 53578i bk2: 896a 54561i bk3: 896a 54775i bk4: 768a 54952i bk5: 768a 55638i bk6: 768a 55821i bk7: 768a 55346i bk8: 768a 53852i bk9: 768a 54484i bk10: 768a 54801i bk11: 768a 54190i bk12: 768a 54591i bk13: 768a 54809i bk14: 768a 54272i bk15: 768a 54837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773844
Row_Buffer_Locality_read = 0.842920
Row_Buffer_Locality_write = 0.367647
Bank_Level_Parallism = 7.439441
Bank_Level_Parallism_Col = 5.676421
Bank_Level_Parallism_Ready = 2.777395
write_to_read_ratio_blp_rw_average = 0.488500
GrpLevelPara = 2.941044 

BW Util details:
bwutil = 0.313480 
total_CMD = 68585 
util_bw = 21500 
Wasted_Col = 8850 
Wasted_Row = 1561 
Idle = 36674 

BW Util Bottlenecks: 
RCDc_limit = 6243 
RCDWRc_limit = 3953 
WTRc_limit = 5177 
RTWc_limit = 19125 
CCDLc_limit = 6825 
rwq = 0 
CCDLc_limit_alone = 4957 
WTRc_limit_alone = 4707 
RTWc_limit_alone = 17727 

Commands details: 
total_CMD = 68585 
n_nop = 45120 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8704 
n_act = 3386 
n_pre = 3370 
n_ref = 0 
n_req = 14972 
total_req = 21500 

Dual Bus Interface Util: 
issued_total_row = 6756 
issued_total_col = 21500 
Row_Bus_Util =  0.098506 
CoL_Bus_Util = 0.313480 
Either_Row_CoL_Bus_Util = 0.342130 
Issued_on_Two_Bus_Simul_Util = 0.069855 
issued_two_Eff = 0.204176 
queue_avg = 14.413282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4133
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45047 n_act=3342 n_pre=3326 n_ref_event=0 n_req=14981 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8724 bw_util=0.3138
n_activity=33178 dram_eff=0.6487
bk0: 896a 54291i bk1: 896a 54195i bk2: 896a 54264i bk3: 896a 54487i bk4: 768a 55204i bk5: 768a 55352i bk6: 768a 54922i bk7: 768a 56131i bk8: 768a 53643i bk9: 768a 54421i bk10: 768a 54248i bk11: 768a 55164i bk12: 768a 55460i bk13: 768a 55312i bk14: 768a 55091i bk15: 768a 55533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776917
Row_Buffer_Locality_read = 0.844844
Row_Buffer_Locality_write = 0.378267
Bank_Level_Parallism = 7.306169
Bank_Level_Parallism_Col = 5.566541
Bank_Level_Parallism_Ready = 2.754785
write_to_read_ratio_blp_rw_average = 0.487269
GrpLevelPara = 2.928378 

BW Util details:
bwutil = 0.313830 
total_CMD = 68585 
util_bw = 21524 
Wasted_Col = 9221 
Wasted_Row = 1368 
Idle = 36472 

BW Util Bottlenecks: 
RCDc_limit = 6554 
RCDWRc_limit = 4052 
WTRc_limit = 4989 
RTWc_limit = 19748 
CCDLc_limit = 7400 
rwq = 0 
CCDLc_limit_alone = 5392 
WTRc_limit_alone = 4504 
RTWc_limit_alone = 18225 

Commands details: 
total_CMD = 68585 
n_nop = 45047 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8724 
n_act = 3342 
n_pre = 3326 
n_ref = 0 
n_req = 14981 
total_req = 21524 

Dual Bus Interface Util: 
issued_total_row = 6668 
issued_total_col = 21524 
Row_Bus_Util =  0.097222 
CoL_Bus_Util = 0.313830 
Either_Row_CoL_Bus_Util = 0.343195 
Issued_on_Two_Bus_Simul_Util = 0.067857 
issued_two_Eff = 0.197723 
queue_avg = 14.029656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45072 n_act=3437 n_pre=3421 n_ref_event=0 n_req=14971 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8700 bw_util=0.3134
n_activity=33356 dram_eff=0.6444
bk0: 892a 54499i bk1: 896a 53885i bk2: 896a 54188i bk3: 896a 53700i bk4: 768a 54539i bk5: 768a 55341i bk6: 768a 55485i bk7: 768a 55466i bk8: 768a 54807i bk9: 768a 54347i bk10: 768a 54267i bk11: 768a 54277i bk12: 768a 54923i bk13: 768a 55610i bk14: 768a 54294i bk15: 768a 54973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770423
Row_Buffer_Locality_read = 0.842373
Row_Buffer_Locality_write = 0.347126
Bank_Level_Parallism = 7.425582
Bank_Level_Parallism_Col = 5.646083
Bank_Level_Parallism_Ready = 2.746790
write_to_read_ratio_blp_rw_average = 0.487166
GrpLevelPara = 2.941052 

BW Util details:
bwutil = 0.313421 
total_CMD = 68585 
util_bw = 21496 
Wasted_Col = 8973 
Wasted_Row = 1546 
Idle = 36570 

BW Util Bottlenecks: 
RCDc_limit = 6213 
RCDWRc_limit = 4203 
WTRc_limit = 5370 
RTWc_limit = 19524 
CCDLc_limit = 7174 
rwq = 0 
CCDLc_limit_alone = 5061 
WTRc_limit_alone = 4834 
RTWc_limit_alone = 17947 

Commands details: 
total_CMD = 68585 
n_nop = 45072 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8700 
n_act = 3437 
n_pre = 3421 
n_ref = 0 
n_req = 14971 
total_req = 21496 

Dual Bus Interface Util: 
issued_total_row = 6858 
issued_total_col = 21496 
Row_Bus_Util =  0.099993 
CoL_Bus_Util = 0.313421 
Either_Row_CoL_Bus_Util = 0.342830 
Issued_on_Two_Bus_Simul_Util = 0.070584 
issued_two_Eff = 0.205886 
queue_avg = 14.103142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45015 n_act=3435 n_pre=3419 n_ref_event=0 n_req=14976 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8704 bw_util=0.3135
n_activity=33404 dram_eff=0.6438
bk0: 896a 54345i bk1: 896a 54011i bk2: 896a 53902i bk3: 896a 54456i bk4: 768a 55048i bk5: 768a 55276i bk6: 768a 55547i bk7: 768a 55689i bk8: 768a 53389i bk9: 768a 54704i bk10: 768a 55362i bk11: 768a 55022i bk12: 768a 55406i bk13: 768a 55420i bk14: 768a 54361i bk15: 768a 54817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770633
Row_Buffer_Locality_read = 0.839453
Row_Buffer_Locality_write = 0.365809
Bank_Level_Parallism = 7.322093
Bank_Level_Parallism_Col = 5.545005
Bank_Level_Parallism_Ready = 2.710566
write_to_read_ratio_blp_rw_average = 0.483872
GrpLevelPara = 2.923949 

BW Util details:
bwutil = 0.313538 
total_CMD = 68585 
util_bw = 21504 
Wasted_Col = 9163 
Wasted_Row = 1507 
Idle = 36411 

BW Util Bottlenecks: 
RCDc_limit = 6694 
RCDWRc_limit = 4108 
WTRc_limit = 5342 
RTWc_limit = 19578 
CCDLc_limit = 7613 
rwq = 0 
CCDLc_limit_alone = 5386 
WTRc_limit_alone = 4741 
RTWc_limit_alone = 17952 

Commands details: 
total_CMD = 68585 
n_nop = 45015 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8704 
n_act = 3435 
n_pre = 3419 
n_ref = 0 
n_req = 14976 
total_req = 21504 

Dual Bus Interface Util: 
issued_total_row = 6854 
issued_total_col = 21504 
Row_Bus_Util =  0.099934 
CoL_Bus_Util = 0.313538 
Either_Row_CoL_Bus_Util = 0.343661 
Issued_on_Two_Bus_Simul_Util = 0.069811 
issued_two_Eff = 0.203140 
queue_avg = 13.840140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8401
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45137 n_act=3340 n_pre=3324 n_ref_event=0 n_req=14975 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8692 bw_util=0.3134
n_activity=33219 dram_eff=0.647
bk0: 896a 54104i bk1: 896a 54342i bk2: 896a 54242i bk3: 896a 55425i bk4: 768a 55571i bk5: 768a 54647i bk6: 768a 56392i bk7: 768a 55777i bk8: 768a 54413i bk9: 768a 53910i bk10: 768a 55007i bk11: 768a 54367i bk12: 768a 55028i bk13: 768a 55290i bk14: 768a 55413i bk15: 768a 54959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776947
Row_Buffer_Locality_read = 0.847031
Row_Buffer_Locality_write = 0.364305
Bank_Level_Parallism = 7.349158
Bank_Level_Parallism_Col = 5.582480
Bank_Level_Parallism_Ready = 2.729248
write_to_read_ratio_blp_rw_average = 0.489957
GrpLevelPara = 2.915052 

BW Util details:
bwutil = 0.313363 
total_CMD = 68585 
util_bw = 21492 
Wasted_Col = 8857 
Wasted_Row = 1416 
Idle = 36820 

BW Util Bottlenecks: 
RCDc_limit = 6174 
RCDWRc_limit = 4154 
WTRc_limit = 4902 
RTWc_limit = 18923 
CCDLc_limit = 7229 
rwq = 0 
CCDLc_limit_alone = 5169 
WTRc_limit_alone = 4422 
RTWc_limit_alone = 17343 

Commands details: 
total_CMD = 68585 
n_nop = 45137 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8692 
n_act = 3340 
n_pre = 3324 
n_ref = 0 
n_req = 14975 
total_req = 21492 

Dual Bus Interface Util: 
issued_total_row = 6664 
issued_total_col = 21492 
Row_Bus_Util =  0.097164 
CoL_Bus_Util = 0.313363 
Either_Row_CoL_Bus_Util = 0.341882 
Issued_on_Two_Bus_Simul_Util = 0.068645 
issued_two_Eff = 0.200785 
queue_avg = 14.064227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45042 n_act=3375 n_pre=3359 n_ref_event=0 n_req=14975 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8692 bw_util=0.3134
n_activity=33348 dram_eff=0.6445
bk0: 896a 54493i bk1: 896a 54550i bk2: 896a 54646i bk3: 896a 54567i bk4: 768a 53924i bk5: 768a 55129i bk6: 768a 55113i bk7: 768a 56800i bk8: 768a 54455i bk9: 768a 54329i bk10: 768a 54652i bk11: 768a 54945i bk12: 768a 54500i bk13: 768a 55336i bk14: 768a 54786i bk15: 768a 54213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774609
Row_Buffer_Locality_read = 0.844688
Row_Buffer_Locality_write = 0.362006
Bank_Level_Parallism = 7.314120
Bank_Level_Parallism_Col = 5.566013
Bank_Level_Parallism_Ready = 2.690629
write_to_read_ratio_blp_rw_average = 0.496880
GrpLevelPara = 2.927935 

BW Util details:
bwutil = 0.313363 
total_CMD = 68585 
util_bw = 21492 
Wasted_Col = 9309 
Wasted_Row = 1451 
Idle = 36333 

BW Util Bottlenecks: 
RCDc_limit = 6566 
RCDWRc_limit = 4151 
WTRc_limit = 4945 
RTWc_limit = 21005 
CCDLc_limit = 7498 
rwq = 0 
CCDLc_limit_alone = 5289 
WTRc_limit_alone = 4449 
RTWc_limit_alone = 19292 

Commands details: 
total_CMD = 68585 
n_nop = 45042 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8692 
n_act = 3375 
n_pre = 3359 
n_ref = 0 
n_req = 14975 
total_req = 21492 

Dual Bus Interface Util: 
issued_total_row = 6734 
issued_total_col = 21492 
Row_Bus_Util =  0.098185 
CoL_Bus_Util = 0.313363 
Either_Row_CoL_Bus_Util = 0.343267 
Issued_on_Two_Bus_Simul_Util = 0.068280 
issued_two_Eff = 0.198913 
queue_avg = 14.054677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0547
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45126 n_act=3377 n_pre=3361 n_ref_event=0 n_req=14975 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8700 bw_util=0.3135
n_activity=33577 dram_eff=0.6403
bk0: 896a 54793i bk1: 896a 54578i bk2: 896a 54721i bk3: 896a 54852i bk4: 768a 54653i bk5: 768a 54887i bk6: 768a 55708i bk7: 768a 55705i bk8: 768a 54475i bk9: 768a 54537i bk10: 768a 53552i bk11: 768a 53596i bk12: 768a 54479i bk13: 768a 54193i bk14: 768a 54224i bk15: 768a 54561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774491
Row_Buffer_Locality_read = 0.846094
Row_Buffer_Locality_write = 0.353103
Bank_Level_Parallism = 7.390407
Bank_Level_Parallism_Col = 5.657250
Bank_Level_Parallism_Ready = 2.826186
write_to_read_ratio_blp_rw_average = 0.490004
GrpLevelPara = 2.932962 

BW Util details:
bwutil = 0.313480 
total_CMD = 68585 
util_bw = 21500 
Wasted_Col = 9203 
Wasted_Row = 1612 
Idle = 36270 

BW Util Bottlenecks: 
RCDc_limit = 6250 
RCDWRc_limit = 4169 
WTRc_limit = 5817 
RTWc_limit = 19146 
CCDLc_limit = 7277 
rwq = 0 
CCDLc_limit_alone = 5196 
WTRc_limit_alone = 5172 
RTWc_limit_alone = 17710 

Commands details: 
total_CMD = 68585 
n_nop = 45126 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8700 
n_act = 3377 
n_pre = 3361 
n_ref = 0 
n_req = 14975 
total_req = 21500 

Dual Bus Interface Util: 
issued_total_row = 6738 
issued_total_col = 21500 
Row_Bus_Util =  0.098243 
CoL_Bus_Util = 0.313480 
Either_Row_CoL_Bus_Util = 0.342043 
Issued_on_Two_Bus_Simul_Util = 0.069680 
issued_two_Eff = 0.203717 
queue_avg = 14.133702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1337
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45045 n_act=3381 n_pre=3365 n_ref_event=0 n_req=14976 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8704 bw_util=0.3135
n_activity=33516 dram_eff=0.6416
bk0: 896a 54559i bk1: 896a 54658i bk2: 896a 54714i bk3: 896a 54924i bk4: 768a 55768i bk5: 768a 54766i bk6: 768a 56215i bk7: 768a 56292i bk8: 768a 53952i bk9: 768a 54631i bk10: 768a 54215i bk11: 768a 55493i bk12: 768a 54701i bk13: 768a 54417i bk14: 768a 55021i bk15: 768a 54605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774239
Row_Buffer_Locality_read = 0.844453
Row_Buffer_Locality_write = 0.361213
Bank_Level_Parallism = 7.214992
Bank_Level_Parallism_Col = 5.486269
Bank_Level_Parallism_Ready = 2.670712
write_to_read_ratio_blp_rw_average = 0.495167
GrpLevelPara = 2.914678 

BW Util details:
bwutil = 0.313538 
total_CMD = 68585 
util_bw = 21504 
Wasted_Col = 9273 
Wasted_Row = 1573 
Idle = 36235 

BW Util Bottlenecks: 
RCDc_limit = 6397 
RCDWRc_limit = 4189 
WTRc_limit = 4791 
RTWc_limit = 19575 
CCDLc_limit = 7323 
rwq = 0 
CCDLc_limit_alone = 5285 
WTRc_limit_alone = 4259 
RTWc_limit_alone = 18069 

Commands details: 
total_CMD = 68585 
n_nop = 45045 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8704 
n_act = 3381 
n_pre = 3365 
n_ref = 0 
n_req = 14976 
total_req = 21504 

Dual Bus Interface Util: 
issued_total_row = 6746 
issued_total_col = 21504 
Row_Bus_Util =  0.098360 
CoL_Bus_Util = 0.313538 
Either_Row_CoL_Bus_Util = 0.343224 
Issued_on_Two_Bus_Simul_Util = 0.068674 
issued_two_Eff = 0.200085 
queue_avg = 13.935132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9351
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45017 n_act=3442 n_pre=3426 n_ref_event=0 n_req=14970 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8696 bw_util=0.3134
n_activity=33555 dram_eff=0.6405
bk0: 896a 54150i bk1: 896a 54623i bk2: 896a 53597i bk3: 896a 54058i bk4: 768a 54869i bk5: 768a 54709i bk6: 768a 56173i bk7: 768a 55890i bk8: 768a 54666i bk9: 764a 54058i bk10: 768a 54613i bk11: 768a 54133i bk12: 768a 54838i bk13: 768a 54955i bk14: 768a 54130i bk15: 768a 54589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770073
Row_Buffer_Locality_read = 0.839716
Row_Buffer_Locality_write = 0.360166
Bank_Level_Parallism = 7.430892
Bank_Level_Parallism_Col = 5.660110
Bank_Level_Parallism_Ready = 2.711148
write_to_read_ratio_blp_rw_average = 0.487151
GrpLevelPara = 2.940205 

BW Util details:
bwutil = 0.313363 
total_CMD = 68585 
util_bw = 21492 
Wasted_Col = 9065 
Wasted_Row = 1509 
Idle = 36519 

BW Util Bottlenecks: 
RCDc_limit = 6607 
RCDWRc_limit = 4136 
WTRc_limit = 5723 
RTWc_limit = 19239 
CCDLc_limit = 7361 
rwq = 0 
CCDLc_limit_alone = 5124 
WTRc_limit_alone = 5095 
RTWc_limit_alone = 17630 

Commands details: 
total_CMD = 68585 
n_nop = 45017 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8696 
n_act = 3442 
n_pre = 3426 
n_ref = 0 
n_req = 14970 
total_req = 21492 

Dual Bus Interface Util: 
issued_total_row = 6868 
issued_total_col = 21492 
Row_Bus_Util =  0.100139 
CoL_Bus_Util = 0.313363 
Either_Row_CoL_Bus_Util = 0.343632 
Issued_on_Two_Bus_Simul_Util = 0.069870 
issued_two_Eff = 0.203327 
queue_avg = 14.196501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1965
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=44992 n_act=3483 n_pre=3467 n_ref_event=0 n_req=14977 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8724 bw_util=0.3138
n_activity=33422 dram_eff=0.6439
bk0: 892a 54626i bk1: 896a 54962i bk2: 896a 53945i bk3: 896a 54280i bk4: 768a 54422i bk5: 768a 55148i bk6: 768a 55645i bk7: 768a 56677i bk8: 768a 54995i bk9: 768a 54183i bk10: 768a 54336i bk11: 768a 54041i bk12: 768a 55417i bk13: 768a 55106i bk14: 768a 54854i bk15: 768a 55069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767443
Row_Buffer_Locality_read = 0.836668
Row_Buffer_Locality_write = 0.361302
Bank_Level_Parallism = 7.284189
Bank_Level_Parallism_Col = 5.472335
Bank_Level_Parallism_Ready = 2.635084
write_to_read_ratio_blp_rw_average = 0.485728
GrpLevelPara = 2.892605 

BW Util details:
bwutil = 0.313771 
total_CMD = 68585 
util_bw = 21520 
Wasted_Col = 9248 
Wasted_Row = 1443 
Idle = 36374 

BW Util Bottlenecks: 
RCDc_limit = 6555 
RCDWRc_limit = 4093 
WTRc_limit = 5336 
RTWc_limit = 18131 
CCDLc_limit = 7498 
rwq = 0 
CCDLc_limit_alone = 5528 
WTRc_limit_alone = 4862 
RTWc_limit_alone = 16635 

Commands details: 
total_CMD = 68585 
n_nop = 44992 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8724 
n_act = 3483 
n_pre = 3467 
n_ref = 0 
n_req = 14977 
total_req = 21520 

Dual Bus Interface Util: 
issued_total_row = 6950 
issued_total_col = 21520 
Row_Bus_Util =  0.101334 
CoL_Bus_Util = 0.313771 
Either_Row_CoL_Bus_Util = 0.343996 
Issued_on_Two_Bus_Simul_Util = 0.071109 
issued_two_Eff = 0.206714 
queue_avg = 13.682598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6826
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45094 n_act=3400 n_pre=3384 n_ref_event=0 n_req=14973 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8708 bw_util=0.3135
n_activity=33670 dram_eff=0.6387
bk0: 896a 55459i bk1: 896a 54887i bk2: 896a 54385i bk3: 896a 55124i bk4: 768a 55249i bk5: 768a 54991i bk6: 768a 55298i bk7: 768a 56129i bk8: 768a 54535i bk9: 764a 55039i bk10: 768a 54887i bk11: 768a 54886i bk12: 768a 54778i bk13: 768a 55241i bk14: 768a 54864i bk15: 768a 54635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772925
Row_Buffer_Locality_read = 0.842138
Row_Buffer_Locality_write = 0.366100
Bank_Level_Parallism = 7.217413
Bank_Level_Parallism_Col = 5.450002
Bank_Level_Parallism_Ready = 2.704288
write_to_read_ratio_blp_rw_average = 0.483378
GrpLevelPara = 2.895367 

BW Util details:
bwutil = 0.313538 
total_CMD = 68585 
util_bw = 21504 
Wasted_Col = 9069 
Wasted_Row = 1564 
Idle = 36448 

BW Util Bottlenecks: 
RCDc_limit = 6455 
RCDWRc_limit = 4130 
WTRc_limit = 5307 
RTWc_limit = 17632 
CCDLc_limit = 6891 
rwq = 0 
CCDLc_limit_alone = 5097 
WTRc_limit_alone = 4783 
RTWc_limit_alone = 16362 

Commands details: 
total_CMD = 68585 
n_nop = 45094 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8708 
n_act = 3400 
n_pre = 3384 
n_ref = 0 
n_req = 14973 
total_req = 21504 

Dual Bus Interface Util: 
issued_total_row = 6784 
issued_total_col = 21504 
Row_Bus_Util =  0.098914 
CoL_Bus_Util = 0.313538 
Either_Row_CoL_Bus_Util = 0.342509 
Issued_on_Two_Bus_Simul_Util = 0.069942 
issued_two_Eff = 0.204206 
queue_avg = 13.753357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7534
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45033 n_act=3420 n_pre=3404 n_ref_event=0 n_req=14976 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8720 bw_util=0.3137
n_activity=33513 dram_eff=0.642
bk0: 892a 55025i bk1: 896a 54803i bk2: 896a 54998i bk3: 896a 54196i bk4: 768a 55001i bk5: 768a 53830i bk6: 768a 55509i bk7: 768a 55740i bk8: 768a 55385i bk9: 768a 55150i bk10: 768a 53963i bk11: 768a 54371i bk12: 768a 54691i bk13: 768a 54558i bk14: 768a 54604i bk15: 768a 54311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771635
Row_Buffer_Locality_read = 0.841200
Row_Buffer_Locality_write = 0.363303
Bank_Level_Parallism = 7.305487
Bank_Level_Parallism_Col = 5.514459
Bank_Level_Parallism_Ready = 2.634133
write_to_read_ratio_blp_rw_average = 0.496088
GrpLevelPara = 2.900823 

BW Util details:
bwutil = 0.313713 
total_CMD = 68585 
util_bw = 21516 
Wasted_Col = 9380 
Wasted_Row = 1436 
Idle = 36253 

BW Util Bottlenecks: 
RCDc_limit = 6722 
RCDWRc_limit = 4042 
WTRc_limit = 5505 
RTWc_limit = 19909 
CCDLc_limit = 7740 
rwq = 0 
CCDLc_limit_alone = 5579 
WTRc_limit_alone = 4931 
RTWc_limit_alone = 18322 

Commands details: 
total_CMD = 68585 
n_nop = 45033 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8720 
n_act = 3420 
n_pre = 3404 
n_ref = 0 
n_req = 14976 
total_req = 21516 

Dual Bus Interface Util: 
issued_total_row = 6824 
issued_total_col = 21516 
Row_Bus_Util =  0.099497 
CoL_Bus_Util = 0.313713 
Either_Row_CoL_Bus_Util = 0.343399 
Issued_on_Two_Bus_Simul_Util = 0.069811 
issued_two_Eff = 0.203295 
queue_avg = 14.099220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0992
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45053 n_act=3342 n_pre=3326 n_ref_event=0 n_req=14977 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8708 bw_util=0.3136
n_activity=33522 dram_eff=0.6416
bk0: 896a 54867i bk1: 896a 54631i bk2: 896a 54407i bk3: 896a 54009i bk4: 768a 54719i bk5: 768a 55084i bk6: 768a 55780i bk7: 768a 56089i bk8: 768a 54520i bk9: 768a 55033i bk10: 768a 54933i bk11: 768a 54141i bk12: 768a 54716i bk13: 768a 54552i bk14: 768a 53627i bk15: 768a 54449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776858
Row_Buffer_Locality_read = 0.843125
Row_Buffer_Locality_write = 0.387230
Bank_Level_Parallism = 7.353416
Bank_Level_Parallism_Col = 5.652779
Bank_Level_Parallism_Ready = 2.812581
write_to_read_ratio_blp_rw_average = 0.489986
GrpLevelPara = 2.932124 

BW Util details:
bwutil = 0.313596 
total_CMD = 68585 
util_bw = 21508 
Wasted_Col = 9142 
Wasted_Row = 1550 
Idle = 36385 

BW Util Bottlenecks: 
RCDc_limit = 6574 
RCDWRc_limit = 4007 
WTRc_limit = 5175 
RTWc_limit = 20230 
CCDLc_limit = 7086 
rwq = 0 
CCDLc_limit_alone = 5076 
WTRc_limit_alone = 4710 
RTWc_limit_alone = 18685 

Commands details: 
total_CMD = 68585 
n_nop = 45053 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8708 
n_act = 3342 
n_pre = 3326 
n_ref = 0 
n_req = 14977 
total_req = 21508 

Dual Bus Interface Util: 
issued_total_row = 6668 
issued_total_col = 21508 
Row_Bus_Util =  0.097222 
CoL_Bus_Util = 0.313596 
Either_Row_CoL_Bus_Util = 0.343107 
Issued_on_Two_Bus_Simul_Util = 0.067712 
issued_two_Eff = 0.197348 
queue_avg = 14.016461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.0165
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45061 n_act=3408 n_pre=3392 n_ref_event=0 n_req=14979 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8716 bw_util=0.3137
n_activity=33382 dram_eff=0.6445
bk0: 896a 53996i bk1: 896a 54450i bk2: 896a 54758i bk3: 896a 53999i bk4: 768a 54667i bk5: 768a 54868i bk6: 768a 55845i bk7: 768a 57301i bk8: 768a 54331i bk9: 768a 54456i bk10: 768a 55876i bk11: 768a 54556i bk12: 768a 54295i bk13: 768a 54654i bk14: 768a 54285i bk15: 768a 54618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772482
Row_Buffer_Locality_read = 0.839844
Row_Buffer_Locality_write = 0.376778
Bank_Level_Parallism = 7.336949
Bank_Level_Parallism_Col = 5.577272
Bank_Level_Parallism_Ready = 2.691439
write_to_read_ratio_blp_rw_average = 0.486235
GrpLevelPara = 2.911341 

BW Util details:
bwutil = 0.313713 
total_CMD = 68585 
util_bw = 21516 
Wasted_Col = 9011 
Wasted_Row = 1555 
Idle = 36503 

BW Util Bottlenecks: 
RCDc_limit = 6343 
RCDWRc_limit = 3932 
WTRc_limit = 5228 
RTWc_limit = 19223 
CCDLc_limit = 7505 
rwq = 0 
CCDLc_limit_alone = 5348 
WTRc_limit_alone = 4633 
RTWc_limit_alone = 17661 

Commands details: 
total_CMD = 68585 
n_nop = 45061 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8716 
n_act = 3408 
n_pre = 3392 
n_ref = 0 
n_req = 14979 
total_req = 21516 

Dual Bus Interface Util: 
issued_total_row = 6800 
issued_total_col = 21516 
Row_Bus_Util =  0.099147 
CoL_Bus_Util = 0.313713 
Either_Row_CoL_Bus_Util = 0.342990 
Issued_on_Two_Bus_Simul_Util = 0.069870 
issued_two_Eff = 0.203707 
queue_avg = 13.784705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7847
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45106 n_act=3413 n_pre=3397 n_ref_event=0 n_req=14975 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8700 bw_util=0.3135
n_activity=33297 dram_eff=0.6457
bk0: 896a 55385i bk1: 896a 54429i bk2: 896a 54292i bk3: 896a 54553i bk4: 768a 55189i bk5: 768a 55532i bk6: 768a 56185i bk7: 768a 56429i bk8: 768a 53925i bk9: 768a 54133i bk10: 768a 55597i bk11: 768a 54249i bk12: 768a 54905i bk13: 768a 54814i bk14: 768a 54930i bk15: 768a 55183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772087
Row_Buffer_Locality_read = 0.841641
Row_Buffer_Locality_write = 0.362759
Bank_Level_Parallism = 7.268679
Bank_Level_Parallism_Col = 5.476718
Bank_Level_Parallism_Ready = 2.696093
write_to_read_ratio_blp_rw_average = 0.478827
GrpLevelPara = 2.892798 

BW Util details:
bwutil = 0.313480 
total_CMD = 68585 
util_bw = 21500 
Wasted_Col = 9063 
Wasted_Row = 1438 
Idle = 36584 

BW Util Bottlenecks: 
RCDc_limit = 6307 
RCDWRc_limit = 4138 
WTRc_limit = 5536 
RTWc_limit = 17952 
CCDLc_limit = 7103 
rwq = 0 
CCDLc_limit_alone = 5247 
WTRc_limit_alone = 5021 
RTWc_limit_alone = 16611 

Commands details: 
total_CMD = 68585 
n_nop = 45106 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8700 
n_act = 3413 
n_pre = 3397 
n_ref = 0 
n_req = 14975 
total_req = 21500 

Dual Bus Interface Util: 
issued_total_row = 6810 
issued_total_col = 21500 
Row_Bus_Util =  0.099293 
CoL_Bus_Util = 0.313480 
Either_Row_CoL_Bus_Util = 0.342334 
Issued_on_Two_Bus_Simul_Util = 0.070438 
issued_two_Eff = 0.205758 
queue_avg = 13.586674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5867
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45020 n_act=3364 n_pre=3348 n_ref_event=0 n_req=14979 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8716 bw_util=0.3137
n_activity=33336 dram_eff=0.6454
bk0: 896a 55109i bk1: 896a 54468i bk2: 896a 54406i bk3: 896a 54889i bk4: 768a 54322i bk5: 768a 55146i bk6: 768a 56338i bk7: 768a 55043i bk8: 768a 54733i bk9: 768a 53825i bk10: 768a 56458i bk11: 768a 54310i bk12: 768a 54494i bk13: 768a 54536i bk14: 768a 54523i bk15: 768a 54293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775419
Row_Buffer_Locality_read = 0.842891
Row_Buffer_Locality_write = 0.379073
Bank_Level_Parallism = 7.332939
Bank_Level_Parallism_Col = 5.591890
Bank_Level_Parallism_Ready = 2.661601
write_to_read_ratio_blp_rw_average = 0.493521
GrpLevelPara = 2.928255 

BW Util details:
bwutil = 0.313713 
total_CMD = 68585 
util_bw = 21516 
Wasted_Col = 9094 
Wasted_Row = 1498 
Idle = 36477 

BW Util Bottlenecks: 
RCDc_limit = 6348 
RCDWRc_limit = 4169 
WTRc_limit = 5110 
RTWc_limit = 20366 
CCDLc_limit = 7549 
rwq = 0 
CCDLc_limit_alone = 5359 
WTRc_limit_alone = 4546 
RTWc_limit_alone = 18740 

Commands details: 
total_CMD = 68585 
n_nop = 45020 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8716 
n_act = 3364 
n_pre = 3348 
n_ref = 0 
n_req = 14979 
total_req = 21516 

Dual Bus Interface Util: 
issued_total_row = 6712 
issued_total_col = 21516 
Row_Bus_Util =  0.097864 
CoL_Bus_Util = 0.313713 
Either_Row_CoL_Bus_Util = 0.343588 
Issued_on_Two_Bus_Simul_Util = 0.067989 
issued_two_Eff = 0.197878 
queue_avg = 13.971306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9713
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=44989 n_act=3405 n_pre=3389 n_ref_event=0 n_req=14981 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8724 bw_util=0.3138
n_activity=33727 dram_eff=0.6382
bk0: 896a 55037i bk1: 896a 54649i bk2: 896a 54367i bk3: 896a 54564i bk4: 768a 54912i bk5: 768a 55017i bk6: 768a 56586i bk7: 768a 56098i bk8: 768a 53500i bk9: 768a 54385i bk10: 768a 54690i bk11: 768a 53861i bk12: 768a 54916i bk13: 768a 54608i bk14: 768a 54743i bk15: 768a 54915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772712
Row_Buffer_Locality_read = 0.841094
Row_Buffer_Locality_write = 0.371389
Bank_Level_Parallism = 7.257774
Bank_Level_Parallism_Col = 5.522833
Bank_Level_Parallism_Ready = 2.718686
write_to_read_ratio_blp_rw_average = 0.496922
GrpLevelPara = 2.894130 

BW Util details:
bwutil = 0.313830 
total_CMD = 68585 
util_bw = 21524 
Wasted_Col = 9324 
Wasted_Row = 1599 
Idle = 36138 

BW Util Bottlenecks: 
RCDc_limit = 6376 
RCDWRc_limit = 4216 
WTRc_limit = 4665 
RTWc_limit = 19841 
CCDLc_limit = 7463 
rwq = 0 
CCDLc_limit_alone = 5339 
WTRc_limit_alone = 4226 
RTWc_limit_alone = 18156 

Commands details: 
total_CMD = 68585 
n_nop = 44989 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8724 
n_act = 3405 
n_pre = 3389 
n_ref = 0 
n_req = 14981 
total_req = 21524 

Dual Bus Interface Util: 
issued_total_row = 6794 
issued_total_col = 21524 
Row_Bus_Util =  0.099060 
CoL_Bus_Util = 0.313830 
Either_Row_CoL_Bus_Util = 0.344040 
Issued_on_Two_Bus_Simul_Util = 0.068849 
issued_two_Eff = 0.200119 
queue_avg = 14.146606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1466
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=44994 n_act=3399 n_pre=3383 n_ref_event=0 n_req=14976 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8720 bw_util=0.3137
n_activity=33895 dram_eff=0.6348
bk0: 896a 54333i bk1: 892a 55266i bk2: 896a 54174i bk3: 896a 54877i bk4: 768a 54792i bk5: 768a 54857i bk6: 768a 56264i bk7: 768a 55578i bk8: 768a 53558i bk9: 768a 54629i bk10: 768a 55295i bk11: 768a 54945i bk12: 768a 54587i bk13: 768a 54556i bk14: 768a 54608i bk15: 768a 55517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773037
Row_Buffer_Locality_read = 0.840106
Row_Buffer_Locality_write = 0.379358
Bank_Level_Parallism = 7.172570
Bank_Level_Parallism_Col = 5.468826
Bank_Level_Parallism_Ready = 2.684421
write_to_read_ratio_blp_rw_average = 0.490285
GrpLevelPara = 2.887968 

BW Util details:
bwutil = 0.313713 
total_CMD = 68585 
util_bw = 21516 
Wasted_Col = 9521 
Wasted_Row = 1657 
Idle = 35891 

BW Util Bottlenecks: 
RCDc_limit = 6705 
RCDWRc_limit = 4135 
WTRc_limit = 5587 
RTWc_limit = 19381 
CCDLc_limit = 7429 
rwq = 0 
CCDLc_limit_alone = 5249 
WTRc_limit_alone = 5011 
RTWc_limit_alone = 17777 

Commands details: 
total_CMD = 68585 
n_nop = 44994 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8720 
n_act = 3399 
n_pre = 3383 
n_ref = 0 
n_req = 14976 
total_req = 21516 

Dual Bus Interface Util: 
issued_total_row = 6782 
issued_total_col = 21516 
Row_Bus_Util =  0.098885 
CoL_Bus_Util = 0.313713 
Either_Row_CoL_Bus_Util = 0.343967 
Issued_on_Two_Bus_Simul_Util = 0.068630 
issued_two_Eff = 0.199525 
queue_avg = 13.873981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.874
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45004 n_act=3410 n_pre=3394 n_ref_event=0 n_req=14978 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8712 bw_util=0.3137
n_activity=33871 dram_eff=0.6351
bk0: 896a 54268i bk1: 896a 54197i bk2: 896a 54434i bk3: 896a 53971i bk4: 768a 55011i bk5: 768a 56025i bk6: 768a 55282i bk7: 768a 56247i bk8: 768a 53616i bk9: 768a 54738i bk10: 768a 54579i bk11: 768a 55168i bk12: 768a 54316i bk13: 768a 56053i bk14: 768a 54288i bk15: 768a 54931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772333
Row_Buffer_Locality_read = 0.842422
Row_Buffer_Locality_write = 0.360422
Bank_Level_Parallism = 7.206974
Bank_Level_Parallism_Col = 5.473544
Bank_Level_Parallism_Ready = 2.691474
write_to_read_ratio_blp_rw_average = 0.506250
GrpLevelPara = 2.916872 

BW Util details:
bwutil = 0.313655 
total_CMD = 68585 
util_bw = 21512 
Wasted_Col = 9493 
Wasted_Row = 1632 
Idle = 35948 

BW Util Bottlenecks: 
RCDc_limit = 6602 
RCDWRc_limit = 4174 
WTRc_limit = 4924 
RTWc_limit = 20229 
CCDLc_limit = 7324 
rwq = 0 
CCDLc_limit_alone = 5296 
WTRc_limit_alone = 4439 
RTWc_limit_alone = 18686 

Commands details: 
total_CMD = 68585 
n_nop = 45004 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8712 
n_act = 3410 
n_pre = 3394 
n_ref = 0 
n_req = 14978 
total_req = 21512 

Dual Bus Interface Util: 
issued_total_row = 6804 
issued_total_col = 21512 
Row_Bus_Util =  0.099205 
CoL_Bus_Util = 0.313655 
Either_Row_CoL_Bus_Util = 0.343822 
Issued_on_Two_Bus_Simul_Util = 0.069038 
issued_two_Eff = 0.200797 
queue_avg = 14.380725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3807
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45000 n_act=3432 n_pre=3416 n_ref_event=0 n_req=14976 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8720 bw_util=0.3137
n_activity=33570 dram_eff=0.6409
bk0: 896a 54589i bk1: 892a 54612i bk2: 896a 54358i bk3: 896a 53386i bk4: 768a 54927i bk5: 768a 55704i bk6: 768a 54657i bk7: 768a 56064i bk8: 768a 54557i bk9: 768a 55204i bk10: 768a 54661i bk11: 768a 55035i bk12: 768a 54842i bk13: 768a 54629i bk14: 768a 55167i bk15: 768a 55391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770833
Row_Buffer_Locality_read = 0.840106
Row_Buffer_Locality_write = 0.364220
Bank_Level_Parallism = 7.253618
Bank_Level_Parallism_Col = 5.457992
Bank_Level_Parallism_Ready = 2.691671
write_to_read_ratio_blp_rw_average = 0.487470
GrpLevelPara = 2.906131 

BW Util details:
bwutil = 0.313713 
total_CMD = 68585 
util_bw = 21516 
Wasted_Col = 9307 
Wasted_Row = 1513 
Idle = 36249 

BW Util Bottlenecks: 
RCDc_limit = 6741 
RCDWRc_limit = 4021 
WTRc_limit = 4932 
RTWc_limit = 19081 
CCDLc_limit = 7040 
rwq = 0 
CCDLc_limit_alone = 5099 
WTRc_limit_alone = 4476 
RTWc_limit_alone = 17596 

Commands details: 
total_CMD = 68585 
n_nop = 45000 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8720 
n_act = 3432 
n_pre = 3416 
n_ref = 0 
n_req = 14976 
total_req = 21516 

Dual Bus Interface Util: 
issued_total_row = 6848 
issued_total_col = 21516 
Row_Bus_Util =  0.099847 
CoL_Bus_Util = 0.313713 
Either_Row_CoL_Bus_Util = 0.343880 
Issued_on_Two_Bus_Simul_Util = 0.069680 
issued_two_Eff = 0.202629 
queue_avg = 14.030021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.03
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45000 n_act=3426 n_pre=3410 n_ref_event=0 n_req=14979 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8716 bw_util=0.3137
n_activity=33761 dram_eff=0.6373
bk0: 896a 54293i bk1: 896a 54164i bk2: 896a 53829i bk3: 896a 54721i bk4: 768a 55400i bk5: 768a 55479i bk6: 768a 55658i bk7: 768a 56481i bk8: 768a 54583i bk9: 768a 54081i bk10: 768a 55044i bk11: 768a 54259i bk12: 768a 54390i bk13: 768a 54728i bk14: 768a 54068i bk15: 768a 55096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771280
Row_Buffer_Locality_read = 0.842656
Row_Buffer_Locality_write = 0.351996
Bank_Level_Parallism = 7.304895
Bank_Level_Parallism_Col = 5.576366
Bank_Level_Parallism_Ready = 2.752742
write_to_read_ratio_blp_rw_average = 0.492074
GrpLevelPara = 2.915476 

BW Util details:
bwutil = 0.313713 
total_CMD = 68585 
util_bw = 21516 
Wasted_Col = 9230 
Wasted_Row = 1570 
Idle = 36269 

BW Util Bottlenecks: 
RCDc_limit = 6362 
RCDWRc_limit = 4308 
WTRc_limit = 4683 
RTWc_limit = 21122 
CCDLc_limit = 7031 
rwq = 0 
CCDLc_limit_alone = 4903 
WTRc_limit_alone = 4242 
RTWc_limit_alone = 19435 

Commands details: 
total_CMD = 68585 
n_nop = 45000 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8716 
n_act = 3426 
n_pre = 3410 
n_ref = 0 
n_req = 14979 
total_req = 21516 

Dual Bus Interface Util: 
issued_total_row = 6836 
issued_total_col = 21516 
Row_Bus_Util =  0.099672 
CoL_Bus_Util = 0.313713 
Either_Row_CoL_Bus_Util = 0.343880 
Issued_on_Two_Bus_Simul_Util = 0.069505 
issued_two_Eff = 0.202120 
queue_avg = 13.915054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9151
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45048 n_act=3400 n_pre=3384 n_ref_event=0 n_req=14981 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8724 bw_util=0.3138
n_activity=33611 dram_eff=0.6404
bk0: 896a 54489i bk1: 896a 55111i bk2: 896a 54044i bk3: 896a 55162i bk4: 768a 54955i bk5: 768a 55295i bk6: 768a 56437i bk7: 768a 56332i bk8: 768a 54121i bk9: 768a 55367i bk10: 768a 55524i bk11: 768a 54701i bk12: 768a 54464i bk13: 768a 54922i bk14: 768a 54726i bk15: 768a 54827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773046
Row_Buffer_Locality_read = 0.843750
Row_Buffer_Locality_write = 0.358093
Bank_Level_Parallism = 7.165585
Bank_Level_Parallism_Col = 5.436794
Bank_Level_Parallism_Ready = 2.596497
write_to_read_ratio_blp_rw_average = 0.489727
GrpLevelPara = 2.894346 

BW Util details:
bwutil = 0.313830 
total_CMD = 68585 
util_bw = 21524 
Wasted_Col = 9175 
Wasted_Row = 1659 
Idle = 36227 

BW Util Bottlenecks: 
RCDc_limit = 6380 
RCDWRc_limit = 4044 
WTRc_limit = 5007 
RTWc_limit = 18567 
CCDLc_limit = 7048 
rwq = 0 
CCDLc_limit_alone = 5181 
WTRc_limit_alone = 4537 
RTWc_limit_alone = 17170 

Commands details: 
total_CMD = 68585 
n_nop = 45048 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8724 
n_act = 3400 
n_pre = 3384 
n_ref = 0 
n_req = 14981 
total_req = 21524 

Dual Bus Interface Util: 
issued_total_row = 6784 
issued_total_col = 21524 
Row_Bus_Util =  0.098914 
CoL_Bus_Util = 0.313830 
Either_Row_CoL_Bus_Util = 0.343180 
Issued_on_Two_Bus_Simul_Util = 0.069563 
issued_two_Eff = 0.202702 
queue_avg = 13.987665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9877
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45012 n_act=3400 n_pre=3384 n_ref_event=0 n_req=14979 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8716 bw_util=0.3137
n_activity=33560 dram_eff=0.6411
bk0: 896a 53980i bk1: 896a 54709i bk2: 896a 53789i bk3: 896a 55122i bk4: 768a 55142i bk5: 768a 55816i bk6: 768a 55392i bk7: 768a 56762i bk8: 768a 54400i bk9: 768a 55107i bk10: 768a 55211i bk11: 768a 55381i bk12: 768a 54388i bk13: 768a 54853i bk14: 768a 54428i bk15: 768a 55564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773016
Row_Buffer_Locality_read = 0.843203
Row_Buffer_Locality_write = 0.360716
Bank_Level_Parallism = 7.195360
Bank_Level_Parallism_Col = 5.458782
Bank_Level_Parallism_Ready = 2.654954
write_to_read_ratio_blp_rw_average = 0.482895
GrpLevelPara = 2.903292 

BW Util details:
bwutil = 0.313713 
total_CMD = 68585 
util_bw = 21516 
Wasted_Col = 9249 
Wasted_Row = 1519 
Idle = 36301 

BW Util Bottlenecks: 
RCDc_limit = 6326 
RCDWRc_limit = 4126 
WTRc_limit = 5688 
RTWc_limit = 18130 
CCDLc_limit = 7377 
rwq = 0 
CCDLc_limit_alone = 5302 
WTRc_limit_alone = 5051 
RTWc_limit_alone = 16692 

Commands details: 
total_CMD = 68585 
n_nop = 45012 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8716 
n_act = 3400 
n_pre = 3384 
n_ref = 0 
n_req = 14979 
total_req = 21516 

Dual Bus Interface Util: 
issued_total_row = 6784 
issued_total_col = 21516 
Row_Bus_Util =  0.098914 
CoL_Bus_Util = 0.313713 
Either_Row_CoL_Bus_Util = 0.343705 
Issued_on_Two_Bus_Simul_Util = 0.068922 
issued_two_Eff = 0.200526 
queue_avg = 13.907327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9073
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45004 n_act=3415 n_pre=3399 n_ref_event=0 n_req=14984 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8736 bw_util=0.314
n_activity=33376 dram_eff=0.6453
bk0: 896a 53380i bk1: 896a 54268i bk2: 896a 54073i bk3: 896a 55204i bk4: 768a 56129i bk5: 768a 55922i bk6: 768a 54883i bk7: 768a 56225i bk8: 768a 55106i bk9: 768a 55647i bk10: 768a 54479i bk11: 768a 55153i bk12: 768a 54339i bk13: 768a 54187i bk14: 768a 54791i bk15: 768a 55521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772090
Row_Buffer_Locality_read = 0.841328
Row_Buffer_Locality_write = 0.366300
Bank_Level_Parallism = 7.245950
Bank_Level_Parallism_Col = 5.494028
Bank_Level_Parallism_Ready = 2.662472
write_to_read_ratio_blp_rw_average = 0.481920
GrpLevelPara = 2.929979 

BW Util details:
bwutil = 0.314005 
total_CMD = 68585 
util_bw = 21536 
Wasted_Col = 9020 
Wasted_Row = 1605 
Idle = 36424 

BW Util Bottlenecks: 
RCDc_limit = 6496 
RCDWRc_limit = 4079 
WTRc_limit = 5545 
RTWc_limit = 18426 
CCDLc_limit = 7000 
rwq = 0 
CCDLc_limit_alone = 5014 
WTRc_limit_alone = 4939 
RTWc_limit_alone = 17046 

Commands details: 
total_CMD = 68585 
n_nop = 45004 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8736 
n_act = 3415 
n_pre = 3399 
n_ref = 0 
n_req = 14984 
total_req = 21536 

Dual Bus Interface Util: 
issued_total_row = 6814 
issued_total_col = 21536 
Row_Bus_Util =  0.099351 
CoL_Bus_Util = 0.314005 
Either_Row_CoL_Bus_Util = 0.343822 
Issued_on_Two_Bus_Simul_Util = 0.069534 
issued_two_Eff = 0.202239 
queue_avg = 13.758548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7585
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45078 n_act=3422 n_pre=3406 n_ref_event=0 n_req=14979 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8711 bw_util=0.3136
n_activity=33325 dram_eff=0.6455
bk0: 896a 54900i bk1: 896a 54882i bk2: 896a 53658i bk3: 896a 54296i bk4: 768a 54504i bk5: 768a 55707i bk6: 768a 56054i bk7: 768a 56086i bk8: 768a 55089i bk9: 768a 55405i bk10: 768a 55979i bk11: 768a 54676i bk12: 768a 55121i bk13: 768a 54682i bk14: 768a 54798i bk15: 768a 55030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771532
Row_Buffer_Locality_read = 0.840859
Row_Buffer_Locality_write = 0.364096
Bank_Level_Parallism = 7.237282
Bank_Level_Parallism_Col = 5.452784
Bank_Level_Parallism_Ready = 2.642880
write_to_read_ratio_blp_rw_average = 0.489324
GrpLevelPara = 2.915782 

BW Util details:
bwutil = 0.313640 
total_CMD = 68585 
util_bw = 21511 
Wasted_Col = 8981 
Wasted_Row = 1491 
Idle = 36602 

BW Util Bottlenecks: 
RCDc_limit = 6123 
RCDWRc_limit = 4264 
WTRc_limit = 5034 
RTWc_limit = 18574 
CCDLc_limit = 7141 
rwq = 0 
CCDLc_limit_alone = 5093 
WTRc_limit_alone = 4590 
RTWc_limit_alone = 16970 

Commands details: 
total_CMD = 68585 
n_nop = 45078 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8711 
n_act = 3422 
n_pre = 3406 
n_ref = 0 
n_req = 14979 
total_req = 21511 

Dual Bus Interface Util: 
issued_total_row = 6828 
issued_total_col = 21511 
Row_Bus_Util =  0.099555 
CoL_Bus_Util = 0.313640 
Either_Row_CoL_Bus_Util = 0.342743 
Issued_on_Two_Bus_Simul_Util = 0.070453 
issued_two_Eff = 0.205556 
queue_avg = 13.647430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6474
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=44973 n_act=3401 n_pre=3385 n_ref_event=0 n_req=14980 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8714 bw_util=0.3137
n_activity=33585 dram_eff=0.6406
bk0: 896a 55042i bk1: 896a 54842i bk2: 896a 53377i bk3: 896a 54288i bk4: 768a 55660i bk5: 768a 55721i bk6: 768a 55694i bk7: 768a 55718i bk8: 768a 54368i bk9: 768a 55257i bk10: 768a 54889i bk11: 768a 55055i bk12: 768a 54344i bk13: 768a 55440i bk14: 768a 54507i bk15: 768a 55175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772949
Row_Buffer_Locality_read = 0.841719
Row_Buffer_Locality_write = 0.368977
Bank_Level_Parallism = 7.188823
Bank_Level_Parallism_Col = 5.454063
Bank_Level_Parallism_Ready = 2.642326
write_to_read_ratio_blp_rw_average = 0.490477
GrpLevelPara = 2.919362 

BW Util details:
bwutil = 0.313684 
total_CMD = 68585 
util_bw = 21514 
Wasted_Col = 9362 
Wasted_Row = 1530 
Idle = 36179 

BW Util Bottlenecks: 
RCDc_limit = 6631 
RCDWRc_limit = 4309 
WTRc_limit = 5121 
RTWc_limit = 20277 
CCDLc_limit = 7268 
rwq = 0 
CCDLc_limit_alone = 5125 
WTRc_limit_alone = 4584 
RTWc_limit_alone = 18671 

Commands details: 
total_CMD = 68585 
n_nop = 44973 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8714 
n_act = 3401 
n_pre = 3385 
n_ref = 0 
n_req = 14980 
total_req = 21514 

Dual Bus Interface Util: 
issued_total_row = 6786 
issued_total_col = 21514 
Row_Bus_Util =  0.098943 
CoL_Bus_Util = 0.313684 
Either_Row_CoL_Bus_Util = 0.344274 
Issued_on_Two_Bus_Simul_Util = 0.068353 
issued_two_Eff = 0.198543 
queue_avg = 13.998163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9982
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=44996 n_act=3450 n_pre=3434 n_ref_event=0 n_req=14979 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8716 bw_util=0.3137
n_activity=33474 dram_eff=0.6428
bk0: 896a 53921i bk1: 896a 54933i bk2: 896a 52581i bk3: 896a 54290i bk4: 768a 55069i bk5: 768a 55466i bk6: 768a 55797i bk7: 768a 56294i bk8: 768a 55683i bk9: 768a 53973i bk10: 768a 54535i bk11: 768a 54710i bk12: 768a 54023i bk13: 768a 54049i bk14: 768a 54491i bk15: 768a 54870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769678
Row_Buffer_Locality_read = 0.841016
Row_Buffer_Locality_write = 0.350620
Bank_Level_Parallism = 7.378955
Bank_Level_Parallism_Col = 5.607955
Bank_Level_Parallism_Ready = 2.748141
write_to_read_ratio_blp_rw_average = 0.497327
GrpLevelPara = 2.934167 

BW Util details:
bwutil = 0.313713 
total_CMD = 68585 
util_bw = 21516 
Wasted_Col = 9108 
Wasted_Row = 1583 
Idle = 36378 

BW Util Bottlenecks: 
RCDc_limit = 6383 
RCDWRc_limit = 4294 
WTRc_limit = 5319 
RTWc_limit = 19761 
CCDLc_limit = 6843 
rwq = 0 
CCDLc_limit_alone = 4787 
WTRc_limit_alone = 4737 
RTWc_limit_alone = 18287 

Commands details: 
total_CMD = 68585 
n_nop = 44996 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8716 
n_act = 3450 
n_pre = 3434 
n_ref = 0 
n_req = 14979 
total_req = 21516 

Dual Bus Interface Util: 
issued_total_row = 6884 
issued_total_col = 21516 
Row_Bus_Util =  0.100372 
CoL_Bus_Util = 0.313713 
Either_Row_CoL_Bus_Util = 0.343938 
Issued_on_Two_Bus_Simul_Util = 0.070147 
issued_two_Eff = 0.203951 
queue_avg = 13.963578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9636
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=44989 n_act=3434 n_pre=3418 n_ref_event=0 n_req=14980 n_rd=12800 n_rd_L2_A=0 n_write=0 n_wr_bk=8720 bw_util=0.3138
n_activity=33703 dram_eff=0.6385
bk0: 896a 54981i bk1: 896a 54163i bk2: 896a 53856i bk3: 896a 54694i bk4: 768a 55736i bk5: 768a 56111i bk6: 768a 56122i bk7: 768a 56269i bk8: 768a 54474i bk9: 768a 54765i bk10: 768a 54611i bk11: 768a 54506i bk12: 768a 54836i bk13: 768a 55079i bk14: 768a 54507i bk15: 768a 55002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770761
Row_Buffer_Locality_read = 0.840078
Row_Buffer_Locality_write = 0.363761
Bank_Level_Parallism = 7.163074
Bank_Level_Parallism_Col = 5.410665
Bank_Level_Parallism_Ready = 2.617890
write_to_read_ratio_blp_rw_average = 0.496309
GrpLevelPara = 2.890234 

BW Util details:
bwutil = 0.313771 
total_CMD = 68585 
util_bw = 21520 
Wasted_Col = 9376 
Wasted_Row = 1580 
Idle = 36109 

BW Util Bottlenecks: 
RCDc_limit = 6646 
RCDWRc_limit = 4181 
WTRc_limit = 4988 
RTWc_limit = 19718 
CCDLc_limit = 7212 
rwq = 0 
CCDLc_limit_alone = 5052 
WTRc_limit_alone = 4430 
RTWc_limit_alone = 18116 

Commands details: 
total_CMD = 68585 
n_nop = 44989 
Read = 12800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8720 
n_act = 3434 
n_pre = 3418 
n_ref = 0 
n_req = 14980 
total_req = 21520 

Dual Bus Interface Util: 
issued_total_row = 6852 
issued_total_col = 21520 
Row_Bus_Util =  0.099905 
CoL_Bus_Util = 0.313771 
Either_Row_CoL_Bus_Util = 0.344040 
Issued_on_Two_Bus_Simul_Util = 0.069636 
issued_two_Eff = 0.202407 
queue_avg = 13.863731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8637
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45095 n_act=3413 n_pre=3397 n_ref_event=0 n_req=14973 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8708 bw_util=0.3135
n_activity=33019 dram_eff=0.6513
bk0: 896a 54776i bk1: 896a 55154i bk2: 896a 53767i bk3: 896a 55015i bk4: 768a 55074i bk5: 768a 56139i bk6: 768a 55936i bk7: 768a 55692i bk8: 768a 53881i bk9: 768a 55106i bk10: 764a 54456i bk11: 768a 55187i bk12: 768a 54420i bk13: 768a 54815i bk14: 768a 54269i bk15: 768a 55151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772056
Row_Buffer_Locality_read = 0.840810
Row_Buffer_Locality_write = 0.367938
Bank_Level_Parallism = 7.358345
Bank_Level_Parallism_Col = 5.567538
Bank_Level_Parallism_Ready = 2.700288
write_to_read_ratio_blp_rw_average = 0.486116
GrpLevelPara = 2.933223 

BW Util details:
bwutil = 0.313538 
total_CMD = 68585 
util_bw = 21504 
Wasted_Col = 8855 
Wasted_Row = 1373 
Idle = 36853 

BW Util Bottlenecks: 
RCDc_limit = 6203 
RCDWRc_limit = 4005 
WTRc_limit = 5763 
RTWc_limit = 18101 
CCDLc_limit = 7110 
rwq = 0 
CCDLc_limit_alone = 5115 
WTRc_limit_alone = 5190 
RTWc_limit_alone = 16679 

Commands details: 
total_CMD = 68585 
n_nop = 45095 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8708 
n_act = 3413 
n_pre = 3397 
n_ref = 0 
n_req = 14973 
total_req = 21504 

Dual Bus Interface Util: 
issued_total_row = 6810 
issued_total_col = 21504 
Row_Bus_Util =  0.099293 
CoL_Bus_Util = 0.313538 
Either_Row_CoL_Bus_Util = 0.342495 
Issued_on_Two_Bus_Simul_Util = 0.070336 
issued_two_Eff = 0.205364 
queue_avg = 13.866006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.866
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45008 n_act=3410 n_pre=3394 n_ref_event=0 n_req=14977 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8724 bw_util=0.3138
n_activity=33489 dram_eff=0.6426
bk0: 896a 55073i bk1: 892a 54931i bk2: 896a 54124i bk3: 896a 53926i bk4: 768a 55272i bk5: 768a 55550i bk6: 768a 55412i bk7: 768a 55921i bk8: 768a 54486i bk9: 768a 54613i bk10: 768a 54047i bk11: 768a 54361i bk12: 768a 54645i bk13: 768a 54623i bk14: 768a 54434i bk15: 768a 55109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772318
Row_Buffer_Locality_read = 0.842998
Row_Buffer_Locality_write = 0.357634
Bank_Level_Parallism = 7.298811
Bank_Level_Parallism_Col = 5.557272
Bank_Level_Parallism_Ready = 2.660595
write_to_read_ratio_blp_rw_average = 0.494063
GrpLevelPara = 2.935426 

BW Util details:
bwutil = 0.313771 
total_CMD = 68585 
util_bw = 21520 
Wasted_Col = 9309 
Wasted_Row = 1479 
Idle = 36277 

BW Util Bottlenecks: 
RCDc_limit = 6458 
RCDWRc_limit = 4157 
WTRc_limit = 5399 
RTWc_limit = 20952 
CCDLc_limit = 7572 
rwq = 0 
CCDLc_limit_alone = 5289 
WTRc_limit_alone = 4832 
RTWc_limit_alone = 19236 

Commands details: 
total_CMD = 68585 
n_nop = 45008 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8724 
n_act = 3410 
n_pre = 3394 
n_ref = 0 
n_req = 14977 
total_req = 21520 

Dual Bus Interface Util: 
issued_total_row = 6804 
issued_total_col = 21520 
Row_Bus_Util =  0.099205 
CoL_Bus_Util = 0.313771 
Either_Row_CoL_Bus_Util = 0.343763 
Issued_on_Two_Bus_Simul_Util = 0.069213 
issued_two_Eff = 0.201340 
queue_avg = 13.887118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8871
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45117 n_act=3389 n_pre=3373 n_ref_event=0 n_req=14974 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8712 bw_util=0.3136
n_activity=33457 dram_eff=0.6429
bk0: 896a 53984i bk1: 896a 54890i bk2: 896a 53667i bk3: 896a 54700i bk4: 768a 55602i bk5: 768a 55838i bk6: 768a 56045i bk7: 768a 55560i bk8: 768a 55157i bk9: 768a 54814i bk10: 764a 54986i bk11: 768a 54770i bk12: 768a 54497i bk13: 768a 54098i bk14: 768a 53490i bk15: 768a 55415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773674
Row_Buffer_Locality_read = 0.843232
Row_Buffer_Locality_write = 0.365014
Bank_Level_Parallism = 7.325109
Bank_Level_Parallism_Col = 5.566018
Bank_Level_Parallism_Ready = 2.692161
write_to_read_ratio_blp_rw_average = 0.500267
GrpLevelPara = 2.943484 

BW Util details:
bwutil = 0.313596 
total_CMD = 68585 
util_bw = 21508 
Wasted_Col = 9098 
Wasted_Row = 1451 
Idle = 36528 

BW Util Bottlenecks: 
RCDc_limit = 6130 
RCDWRc_limit = 4195 
WTRc_limit = 4956 
RTWc_limit = 20360 
CCDLc_limit = 7373 
rwq = 0 
CCDLc_limit_alone = 5232 
WTRc_limit_alone = 4422 
RTWc_limit_alone = 18753 

Commands details: 
total_CMD = 68585 
n_nop = 45117 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8712 
n_act = 3389 
n_pre = 3373 
n_ref = 0 
n_req = 14974 
total_req = 21508 

Dual Bus Interface Util: 
issued_total_row = 6762 
issued_total_col = 21508 
Row_Bus_Util =  0.098593 
CoL_Bus_Util = 0.313596 
Either_Row_CoL_Bus_Util = 0.342174 
Issued_on_Two_Bus_Simul_Util = 0.070015 
issued_two_Eff = 0.204619 
queue_avg = 14.221870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2219
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68585 n_nop=45053 n_act=3409 n_pre=3393 n_ref_event=0 n_req=14972 n_rd=12796 n_rd_L2_A=0 n_write=0 n_wr_bk=8704 bw_util=0.3135
n_activity=33443 dram_eff=0.6429
bk0: 896a 54677i bk1: 892a 55073i bk2: 896a 53960i bk3: 896a 54445i bk4: 768a 55539i bk5: 768a 55881i bk6: 768a 55890i bk7: 768a 55767i bk8: 768a 54463i bk9: 768a 54886i bk10: 768a 54961i bk11: 768a 53999i bk12: 768a 54242i bk13: 768a 53382i bk14: 768a 55125i bk15: 768a 56173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772308
Row_Buffer_Locality_read = 0.841826
Row_Buffer_Locality_write = 0.363511
Bank_Level_Parallism = 7.237165
Bank_Level_Parallism_Col = 5.486114
Bank_Level_Parallism_Ready = 2.676186
write_to_read_ratio_blp_rw_average = 0.490196
GrpLevelPara = 2.937110 

BW Util details:
bwutil = 0.313480 
total_CMD = 68585 
util_bw = 21500 
Wasted_Col = 9311 
Wasted_Row = 1504 
Idle = 36270 

BW Util Bottlenecks: 
RCDc_limit = 6391 
RCDWRc_limit = 4185 
WTRc_limit = 5172 
RTWc_limit = 19491 
CCDLc_limit = 7097 
rwq = 0 
CCDLc_limit_alone = 5018 
WTRc_limit_alone = 4662 
RTWc_limit_alone = 17922 

Commands details: 
total_CMD = 68585 
n_nop = 45053 
Read = 12796 
Write = 0 
L2_Alloc = 0 
L2_WB = 8704 
n_act = 3409 
n_pre = 3393 
n_ref = 0 
n_req = 14972 
total_req = 21500 

Dual Bus Interface Util: 
issued_total_row = 6802 
issued_total_col = 21500 
Row_Bus_Util =  0.099176 
CoL_Bus_Util = 0.313480 
Either_Row_CoL_Bus_Util = 0.343107 
Issued_on_Two_Bus_Simul_Util = 0.069549 
issued_two_Eff = 0.202703 
queue_avg = 13.803033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.803

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 300, Reservation_fails = 3172
L2_cache_bank[1]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 319, Reservation_fails = 3377
L2_cache_bank[2]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 287, Reservation_fails = 3206
L2_cache_bank[3]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 294, Reservation_fails = 3239
L2_cache_bank[4]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 299, Reservation_fails = 3080
L2_cache_bank[5]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 297, Reservation_fails = 4002
L2_cache_bank[6]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 289, Reservation_fails = 3637
L2_cache_bank[7]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 314, Reservation_fails = 3086
L2_cache_bank[8]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 305, Reservation_fails = 3641
L2_cache_bank[9]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 284, Reservation_fails = 3079
L2_cache_bank[10]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 304, Reservation_fails = 3386
L2_cache_bank[11]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 291, Reservation_fails = 2762
L2_cache_bank[12]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 306, Reservation_fails = 3127
L2_cache_bank[13]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 303, Reservation_fails = 3765
L2_cache_bank[14]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 285, Reservation_fails = 3544
L2_cache_bank[15]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 302, Reservation_fails = 2655
L2_cache_bank[16]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 282, Reservation_fails = 2689
L2_cache_bank[17]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 278, Reservation_fails = 2828
L2_cache_bank[18]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 270, Reservation_fails = 3227
L2_cache_bank[19]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 258, Reservation_fails = 3056
L2_cache_bank[20]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 270, Reservation_fails = 2635
L2_cache_bank[21]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 268, Reservation_fails = 2748
L2_cache_bank[22]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 268, Reservation_fails = 2425
L2_cache_bank[23]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 245, Reservation_fails = 3223
L2_cache_bank[24]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 270, Reservation_fails = 3032
L2_cache_bank[25]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 276, Reservation_fails = 3321
L2_cache_bank[26]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 277, Reservation_fails = 2952
L2_cache_bank[27]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 245, Reservation_fails = 2579
L2_cache_bank[28]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 279, Reservation_fails = 2890
L2_cache_bank[29]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 251, Reservation_fails = 2351
L2_cache_bank[30]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 278, Reservation_fails = 2835
L2_cache_bank[31]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 252, Reservation_fails = 2505
L2_cache_bank[32]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 315, Reservation_fails = 4093
L2_cache_bank[33]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 296, Reservation_fails = 3685
L2_cache_bank[34]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 278, Reservation_fails = 3173
L2_cache_bank[35]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 292, Reservation_fails = 3282
L2_cache_bank[36]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 304, Reservation_fails = 4854
L2_cache_bank[37]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 282, Reservation_fails = 3556
L2_cache_bank[38]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 283, Reservation_fails = 4811
L2_cache_bank[39]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 297, Reservation_fails = 3703
L2_cache_bank[40]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 301, Reservation_fails = 4013
L2_cache_bank[41]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 293, Reservation_fails = 2446
L2_cache_bank[42]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 288, Reservation_fails = 3390
L2_cache_bank[43]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 304, Reservation_fails = 2771
L2_cache_bank[44]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 292, Reservation_fails = 3423
L2_cache_bank[45]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 288, Reservation_fails = 3783
L2_cache_bank[46]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 281, Reservation_fails = 4005
L2_cache_bank[47]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 303, Reservation_fails = 3171
L2_cache_bank[48]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 305, Reservation_fails = 3529
L2_cache_bank[49]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 280, Reservation_fails = 2703
L2_cache_bank[50]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 301, Reservation_fails = 3887
L2_cache_bank[51]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 279, Reservation_fails = 3310
L2_cache_bank[52]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 289, Reservation_fails = 3839
L2_cache_bank[53]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 288, Reservation_fails = 3020
L2_cache_bank[54]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 264, Reservation_fails = 3418
L2_cache_bank[55]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 283, Reservation_fails = 3278
L2_cache_bank[56]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 310, Reservation_fails = 4002
L2_cache_bank[57]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 258, Reservation_fails = 3205
L2_cache_bank[58]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 284, Reservation_fails = 3953
L2_cache_bank[59]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 281, Reservation_fails = 2633
L2_cache_bank[60]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 290, Reservation_fails = 2926
L2_cache_bank[61]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 273, Reservation_fails = 2956
L2_cache_bank[62]: Access = 18816, Miss = 12672, Miss_rate = 0.673, Pending_hits = 286, Reservation_fails = 3333
L2_cache_bank[63]: Access = 18816, Miss = 12668, Miss_rate = 0.673, Pending_hits = 282, Reservation_fails = 3235
L2_total_cache_accesses = 1204224
L2_total_cache_misses = 810960
L2_total_cache_miss_rate = 0.6734
L2_total_cache_pending_hits = 18296
L2_total_cache_reservation_fails = 209440
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 307164
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 802816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 209440
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.070
average_pipeline_duty_cycle=4579.025879
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2937536
	Total NON REG=440064
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2938432
	Total NON REG=440064
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2932096
	Total NON REG=440064
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1963456
	Total NON REG=293376
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2931008
	Total NON REG=440064
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2933984
	Total NON REG=440064
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2935584
	Total NON REG=440064
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2938592
	Total NON REG=440064
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2932992
	Total NON REG=440064
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1962784
	Total NON REG=293376
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2934720
	Total NON REG=440064
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2941664
	Total NON REG=440064
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2927424
	Total NON REG=440064
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1962336
	Total NON REG=293376
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1961760
	Total NON REG=293376
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1965984
	Total NON REG=293376
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1962144
	Total NON REG=293376
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1965088
	Total NON REG=293376
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1957568
	Total NON REG=293376
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1961280
	Total NON REG=293376
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1960160
	Total NON REG=293376
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2941024
	Total NON REG=440064
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2935904
	Total NON REG=440064
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2931904
	Total NON REG=440064
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2936512
	Total NON REG=440064
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1965504
	Total NON REG=293376
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1961504
	Total NON REG=293376
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1966176
	Total NON REG=293376
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1965408
	Total NON REG=293376
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1966528
	Total NON REG=293376
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1961824
	Total NON REG=293376
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2939840
	Total NON REG=440064
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1964448
	Total NON REG=293376
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1967360
	Total NON REG=293376
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1963520
	Total NON REG=293376
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1963520
	Total NON REG=293376
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1964832
	Total NON REG=293376
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1963616
	Total NON REG=293376
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2939360
	Total NON REG=440064
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1961792
	Total NON REG=293376
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2943360
	Total NON REG=440064
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2926816
	Total NON REG=440064
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1960672
	Total NON REG=293376
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1964288
	Total NON REG=293376
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1962560
	Total NON REG=293376
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2939360
	Total NON REG=440064
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1967200
	Total NON REG=293376
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2935584
	Total NON REG=440064
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2934272
	Total NON REG=440064
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2938080
	Total NON REG=440064
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2938848
	Total NON REG=440064
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2938176
	Total NON REG=440064
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1967328
	Total NON REG=293376
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2940704
	Total NON REG=440064
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1960832
	Total NON REG=293376
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1964384
	Total NON REG=293376
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1962144
	Total NON REG=293376
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2934048
	Total NON REG=440064
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2943072
	Total NON REG=440064
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2933632
	Total NON REG=440064
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1962816
	Total NON REG=293376
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2935584
	Total NON REG=440064
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1964736
	Total NON REG=293376
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2931552
	Total NON REG=440064
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2936704
	Total NON REG=440064
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1960320
	Total NON REG=293376
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1963328
	Total NON REG=293376
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1962816
	Total NON REG=293376
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1960160
	Total NON REG=293376
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1966432
	Total NON REG=293376
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1963392
	Total NON REG=293376
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2940736
	Total NON REG=440064
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2938112
	Total NON REG=440064
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1961024
	Total NON REG=293376
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1963296
	Total NON REG=293376
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2929024
	Total NON REG=440064
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1962176
	Total NON REG=293376
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1965824
	Total NON REG=293376
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30256
	Total FP Deocded Instructions=5120
	Total INT Deocded Instructions=23424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=17285120
	Total FP Acesses=66048
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=81920
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1333248
	Total MEM Acesses=113664
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=3552
	Total REG Reads=2710528
	Total REG Writes=1963776
	Total NON REG=293376
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45384
	Total FP Deocded Instructions=7680
	Total INT Deocded Instructions=35136
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25927680
	Total FP Acesses=99072
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=6291456
	Total SP Acesses=1999872
	Total MEM Acesses=170496
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=5328
	Total REG Reads=4065792
	Total REG Writes=2928576
	Total NON REG=440064


==========Power Metrics -- Memory==========
Total memory controller accesses: 409552
Total memory controller reads: 409552
Total memory controller writes: 0
!!!Total Shared memory access: 266240
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 802816
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 8346
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 401408
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 61983
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 802816
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 374968
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 18296
	Cache_stats[GLOBAL_ACC_R][MISS] = 102388
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 209440
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 307164
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 100352
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 802816
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

icnt_total_pkts_mem_to_simt=1204224
icnt_total_pkts_simt_to_mem=1204224
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1204224
Req_Network_cycles = 91339
Req_Network_injected_packets_per_cycle =      13.1841 
Req_Network_conflicts_per_cycle =      10.4413
Req_Network_conflicts_per_cycle_util =      17.4287
Req_Bank_Level_Parallism =      22.0070
Req_Network_in_buffer_full_per_cycle =       0.8708
Req_Network_in_buffer_avg_util =      64.8020
Req_Network_out_buffer_full_per_cycle =       0.0041
Req_Network_out_buffer_avg_util =      12.4078

Reply_Network_injected_packets_num = 1204224
Reply_Network_cycles = 91339
Reply_Network_injected_packets_per_cycle =       13.1841
Reply_Network_conflicts_per_cycle =       20.8957
Reply_Network_conflicts_per_cycle_util =      31.9510
Reply_Bank_Level_Parallism =      20.1594
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      28.8121
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1648
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 55 sec (535 sec)
gpgpu_simulation_rate = 170223 (inst/sec)
gpgpu_simulation_rate = 170 (cycle/sec)
gpgpu_silicon_slowdown = 6658823x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
