<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Package Body</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<a href="package.htm"><img border=0 src="../../images/left.gif" align=left></a>
<a href="procedur.htm"><img border=0 src="../../images/right.gif"align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Package Body</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Secondary Library Unit</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE><b>package body</b> package_name is
	declarations
	deferred constant declarations
	subprogram bodies
<b>end</b> package_name;</PRE></TD>
</TR>
</TABLE><P>
</DIV>



<DIV ALIGN=CENTER>
See LRM section 2.6

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>When a procedure or function is declared in a package, its body (the
algorithm part) must be placed in the package body:
<PRE>package REF_PACK is
  procedure PARITY
   (signal X : in bit_vector;
    signal Y : out bit);
end REF_PACK;

package body REF_PACK is
  procedure PARITY
   (signal X : in bit_vector;
    signal Y : out bit) is  
  begin
    -- procedure code
  end PARITY;
end REF_PACK;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>Other declarations made in a package body may be used within that
body, but are <b>not</b> visible outside. declarations may typically be
any of the following:
<a href="typedef.htm">type</a>, <a href="subt_dec.htm">subtype</a>,
<a href="constdec.htm">constant</a>, <a href="filedec.htm">file</a>,
<a href="aliasdec.htm">alias</a>,
<a href="attrib.htm">attribute</a>, <a href="function.htm">function</a>,
<a href="procedur.htm">procedure</a>.
</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>
<TR>
<TD>A constant declared in a <a href="package.htm">package</a> may be
deferred. This means its value is defined in the package body. The value
may be changed by re-analysing only the package body:
<PRE>package P is
  constant C : integer;
end P;

package body P is
  constant C : integer := 200;
end P;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=30%>
<TR>
<TD>A package body cannot be analysed unless a matching package exists
in the same design library.</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=30%>
<TR>
<TD>Each package can only have one <b>body</b>.</TD>
</TR>
</TABLE><P>
</DIV>



<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Package bodies are usually supported by synthesis tools, provided all
the items they declare are compatible with synthesis.
<p>
A package body must usually be in the same design file as the package
itself.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

In VHDL-93, the keyword <B>end</b> may be followed by the
keyword <b>package body</b>, for clarity and consistancy.

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="package.htm"><img border=0 src="../../images/left.gif"></a>
<a href="index.htm"><img border=0 src="../../images/up.gif"></a>
<a href="procedur.htm"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
