[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13146       tick       3080493       1332254       1283760       3080493 
      2  13146       tick       5218646       2377954       2357527       5218646 
      3  13146       tick       5243043       2387720       2365728       5243043 
      4  13146       tick       5241157       2387076       2366328       5241157 
      5  13146       tick       5237448       2387970       2369926       5237448 
      6  13146       tick       5232801       2387797       2367051       5232801 
      7  13146       tick       5241831       2389282       2373525       5241831 
      8  13146       tick       5240133       2386968       2370965       5240133 
      9  13146       tick       5244330       2389011       2372327       5244330 
     10  13146       tick       5236539       2387450       2370762       5236539 
     11  13146       tick       5239166       2386954       2368721       5239166 
     12  13146       tick       5232025       2388160       2363509       5232025 
     13  13146       tick       5245067       2389286       2371255       5245067 
     14  13146       tick       5238466       2389500       2370506       5238466 
     15  13146       tick       5246195       2391471       2371289       5246195 
     16  13146       tick       5244568       2390682       2369470       5244568 
     17  13146       tick       5241422       2389281       2373437       5241422 
     18  13146       tick       5249971       2391117       2375061       5249971 
     19  13146       tick       5256989       2394500       2378572       5256989 
     20  13146       exit       1682225        768517        761155       1682225 
