#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560281e8a4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560281f585a0 .scope module, "andi_tb" "andi_tb" 3 1;
 .timescale 0 0;
v0x560281f86010_0 .net "active", 0 0, L_0x560281fa07e0;  1 drivers
v0x560281f860d0_0 .var "clk", 0 0;
v0x560281f86170_0 .var "clk_enable", 0 0;
v0x560281f86260_0 .net "data_address", 31 0, L_0x560281f9e730;  1 drivers
v0x560281f86300_0 .net "data_read", 0 0, L_0x560281f9c2b0;  1 drivers
v0x560281f863f0_0 .var "data_readdata", 31 0;
v0x560281f864c0_0 .net "data_write", 0 0, L_0x560281f9c0d0;  1 drivers
v0x560281f86590_0 .net "data_writedata", 31 0, L_0x560281f9e420;  1 drivers
v0x560281f86660_0 .net "instr_address", 31 0, L_0x560281f9f710;  1 drivers
v0x560281f867c0_0 .var "instr_readdata", 31 0;
v0x560281f86860_0 .net "register_v0", 31 0, L_0x560281f9e3b0;  1 drivers
v0x560281f86950_0 .var "reset", 0 0;
S_0x560281f45ba0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x560281f585a0;
 .timescale 0 0;
v0x560281f54bf0_0 .var "ex_imm", 31 0;
v0x560281f59320_0 .var "expected", 31 0;
v0x560281f5e5e0_0 .var "i", 4 0;
v0x560281f5e910_0 .var "imm", 15 0;
v0x560281f5fa20_0 .var "imm_instr", 31 0;
v0x560281f618e0_0 .var "opcode", 5 0;
v0x560281f783c0_0 .var "rs", 4 0;
v0x560281f784a0_0 .var "rt", 4 0;
v0x560281f78580_0 .var "test", 31 0;
v0x560281f78660_0 .var "test_imm", 15 0;
E_0x560281ed50c0 .event posedge, v0x560281f7a4e0_0;
S_0x560281f45fd0 .scope module, "dut" "mips_cpu_harvard" 3 136, 4 1 0, S_0x560281f585a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560281f54ad0 .functor OR 1, L_0x560281f97ab0, L_0x560281f97d30, C4<0>, C4<0>;
L_0x560281ebfde0 .functor BUFZ 1, L_0x560281f97510, C4<0>, C4<0>, C4<0>;
L_0x560281f5e7f0 .functor BUFZ 1, L_0x560281f976b0, C4<0>, C4<0>, C4<0>;
L_0x560281f5f880 .functor BUFZ 1, L_0x560281f976b0, C4<0>, C4<0>, C4<0>;
L_0x560281f98270 .functor AND 1, L_0x560281f97510, L_0x560281f98570, C4<1>, C4<1>;
L_0x560281f617c0 .functor OR 1, L_0x560281f98270, L_0x560281f98150, C4<0>, C4<0>;
L_0x560281f03490 .functor OR 1, L_0x560281f617c0, L_0x560281f98380, C4<0>, C4<0>;
L_0x560281f98810 .functor OR 1, L_0x560281f03490, L_0x560281f99e70, C4<0>, C4<0>;
L_0x560281f98920 .functor OR 1, L_0x560281f98810, L_0x560281f995d0, C4<0>, C4<0>;
L_0x560281f989e0 .functor BUFZ 1, L_0x560281f977d0, C4<0>, C4<0>, C4<0>;
L_0x560281f994c0 .functor AND 1, L_0x560281f98f30, L_0x560281f99290, C4<1>, C4<1>;
L_0x560281f995d0 .functor OR 1, L_0x560281f98c30, L_0x560281f994c0, C4<0>, C4<0>;
L_0x560281f99e70 .functor AND 1, L_0x560281f999a0, L_0x560281f99c50, C4<1>, C4<1>;
L_0x560281f9a620 .functor OR 1, L_0x560281f9a0c0, L_0x560281f9a3e0, C4<0>, C4<0>;
L_0x560281f99730 .functor OR 1, L_0x560281f9ab90, L_0x560281f9ae90, C4<0>, C4<0>;
L_0x560281f9ad70 .functor AND 1, L_0x560281f9a8a0, L_0x560281f99730, C4<1>, C4<1>;
L_0x560281f9b690 .functor OR 1, L_0x560281f9b320, L_0x560281f9b5a0, C4<0>, C4<0>;
L_0x560281f9b990 .functor OR 1, L_0x560281f9b690, L_0x560281f9b7a0, C4<0>, C4<0>;
L_0x560281f9bb40 .functor AND 1, L_0x560281f97510, L_0x560281f9b990, C4<1>, C4<1>;
L_0x560281f9bcf0 .functor AND 1, L_0x560281f97510, L_0x560281f9bc00, C4<1>, C4<1>;
L_0x560281f9c010 .functor AND 1, L_0x560281f97510, L_0x560281f9baa0, C4<1>, C4<1>;
L_0x560281f9c2b0 .functor BUFZ 1, L_0x560281f5e7f0, C4<0>, C4<0>, C4<0>;
L_0x560281f9cf40 .functor AND 1, L_0x560281fa07e0, L_0x560281f98920, C4<1>, C4<1>;
L_0x560281f9d050 .functor OR 1, L_0x560281f995d0, L_0x560281f99e70, C4<0>, C4<0>;
L_0x560281f9e420 .functor BUFZ 32, L_0x560281f9e2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560281f9e4e0 .functor BUFZ 32, L_0x560281f9d230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560281f9e630 .functor BUFZ 32, L_0x560281f9e2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560281f9e730 .functor BUFZ 32, v0x560281f796f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560281f9f3b0 .functor AND 1, v0x560281f86170_0, L_0x560281f9bb40, C4<1>, C4<1>;
L_0x560281f9f420 .functor AND 1, L_0x560281f9f3b0, v0x560281f831a0_0, C4<1>, C4<1>;
L_0x560281f9f710 .functor BUFZ 32, v0x560281f7a5a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560281fa07e0 .functor BUFZ 1, v0x560281f831a0_0, C4<0>, C4<0>, C4<0>;
L_0x560281fa09f0 .functor AND 1, v0x560281f86170_0, v0x560281f831a0_0, C4<1>, C4<1>;
v0x560281f7d290_0 .net *"_ivl_100", 31 0, L_0x560281f997a0;  1 drivers
L_0x7fb1ca9ae498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f7d390_0 .net *"_ivl_103", 25 0, L_0x7fb1ca9ae498;  1 drivers
L_0x7fb1ca9ae4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f7d470_0 .net/2u *"_ivl_104", 31 0, L_0x7fb1ca9ae4e0;  1 drivers
v0x560281f7d530_0 .net *"_ivl_106", 0 0, L_0x560281f999a0;  1 drivers
v0x560281f7d5f0_0 .net *"_ivl_109", 5 0, L_0x560281f99bb0;  1 drivers
L_0x7fb1ca9ae528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560281f7d6d0_0 .net/2u *"_ivl_110", 5 0, L_0x7fb1ca9ae528;  1 drivers
v0x560281f7d7b0_0 .net *"_ivl_112", 0 0, L_0x560281f99c50;  1 drivers
v0x560281f7d870_0 .net *"_ivl_116", 31 0, L_0x560281f99fd0;  1 drivers
L_0x7fb1ca9ae570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f7d950_0 .net *"_ivl_119", 25 0, L_0x7fb1ca9ae570;  1 drivers
L_0x7fb1ca9ae0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560281f7da30_0 .net/2u *"_ivl_12", 5 0, L_0x7fb1ca9ae0a8;  1 drivers
L_0x7fb1ca9ae5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560281f7db10_0 .net/2u *"_ivl_120", 31 0, L_0x7fb1ca9ae5b8;  1 drivers
v0x560281f7dbf0_0 .net *"_ivl_122", 0 0, L_0x560281f9a0c0;  1 drivers
v0x560281f7dcb0_0 .net *"_ivl_124", 31 0, L_0x560281f9a2f0;  1 drivers
L_0x7fb1ca9ae600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f7dd90_0 .net *"_ivl_127", 25 0, L_0x7fb1ca9ae600;  1 drivers
L_0x7fb1ca9ae648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560281f7de70_0 .net/2u *"_ivl_128", 31 0, L_0x7fb1ca9ae648;  1 drivers
v0x560281f7df50_0 .net *"_ivl_130", 0 0, L_0x560281f9a3e0;  1 drivers
v0x560281f7e010_0 .net *"_ivl_134", 31 0, L_0x560281f9a7b0;  1 drivers
L_0x7fb1ca9ae690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f7e200_0 .net *"_ivl_137", 25 0, L_0x7fb1ca9ae690;  1 drivers
L_0x7fb1ca9ae6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f7e2e0_0 .net/2u *"_ivl_138", 31 0, L_0x7fb1ca9ae6d8;  1 drivers
v0x560281f7e3c0_0 .net *"_ivl_140", 0 0, L_0x560281f9a8a0;  1 drivers
v0x560281f7e480_0 .net *"_ivl_143", 5 0, L_0x560281f9aaf0;  1 drivers
L_0x7fb1ca9ae720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560281f7e560_0 .net/2u *"_ivl_144", 5 0, L_0x7fb1ca9ae720;  1 drivers
v0x560281f7e640_0 .net *"_ivl_146", 0 0, L_0x560281f9ab90;  1 drivers
v0x560281f7e700_0 .net *"_ivl_149", 5 0, L_0x560281f9adf0;  1 drivers
L_0x7fb1ca9ae768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560281f7e7e0_0 .net/2u *"_ivl_150", 5 0, L_0x7fb1ca9ae768;  1 drivers
v0x560281f7e8c0_0 .net *"_ivl_152", 0 0, L_0x560281f9ae90;  1 drivers
v0x560281f7e980_0 .net *"_ivl_155", 0 0, L_0x560281f99730;  1 drivers
v0x560281f7ea40_0 .net *"_ivl_159", 1 0, L_0x560281f9b230;  1 drivers
L_0x7fb1ca9ae0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560281f7eb20_0 .net/2u *"_ivl_16", 5 0, L_0x7fb1ca9ae0f0;  1 drivers
L_0x7fb1ca9ae7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560281f7ec00_0 .net/2u *"_ivl_160", 1 0, L_0x7fb1ca9ae7b0;  1 drivers
v0x560281f7ece0_0 .net *"_ivl_162", 0 0, L_0x560281f9b320;  1 drivers
L_0x7fb1ca9ae7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560281f7eda0_0 .net/2u *"_ivl_164", 5 0, L_0x7fb1ca9ae7f8;  1 drivers
v0x560281f7ee80_0 .net *"_ivl_166", 0 0, L_0x560281f9b5a0;  1 drivers
v0x560281f7f150_0 .net *"_ivl_169", 0 0, L_0x560281f9b690;  1 drivers
L_0x7fb1ca9ae840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560281f7f210_0 .net/2u *"_ivl_170", 5 0, L_0x7fb1ca9ae840;  1 drivers
v0x560281f7f2f0_0 .net *"_ivl_172", 0 0, L_0x560281f9b7a0;  1 drivers
v0x560281f7f3b0_0 .net *"_ivl_175", 0 0, L_0x560281f9b990;  1 drivers
L_0x7fb1ca9ae888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x560281f7f470_0 .net/2u *"_ivl_178", 5 0, L_0x7fb1ca9ae888;  1 drivers
v0x560281f7f550_0 .net *"_ivl_180", 0 0, L_0x560281f9bc00;  1 drivers
L_0x7fb1ca9ae8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x560281f7f610_0 .net/2u *"_ivl_184", 5 0, L_0x7fb1ca9ae8d0;  1 drivers
v0x560281f7f6f0_0 .net *"_ivl_186", 0 0, L_0x560281f9baa0;  1 drivers
L_0x7fb1ca9ae918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560281f7f7b0_0 .net/2u *"_ivl_190", 0 0, L_0x7fb1ca9ae918;  1 drivers
v0x560281f7f890_0 .net *"_ivl_20", 31 0, L_0x560281f97970;  1 drivers
L_0x7fb1ca9ae960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560281f7f970_0 .net/2u *"_ivl_200", 4 0, L_0x7fb1ca9ae960;  1 drivers
v0x560281f7fa50_0 .net *"_ivl_203", 4 0, L_0x560281f9c7d0;  1 drivers
v0x560281f7fb30_0 .net *"_ivl_205", 4 0, L_0x560281f9c9f0;  1 drivers
v0x560281f7fc10_0 .net *"_ivl_206", 4 0, L_0x560281f9ca90;  1 drivers
v0x560281f7fcf0_0 .net *"_ivl_213", 0 0, L_0x560281f9d050;  1 drivers
L_0x7fb1ca9ae9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560281f7fdb0_0 .net/2u *"_ivl_214", 31 0, L_0x7fb1ca9ae9a8;  1 drivers
v0x560281f7fe90_0 .net *"_ivl_216", 31 0, L_0x560281f9d190;  1 drivers
v0x560281f7ff70_0 .net *"_ivl_218", 31 0, L_0x560281f9d440;  1 drivers
v0x560281f80050_0 .net *"_ivl_220", 31 0, L_0x560281f9d5d0;  1 drivers
v0x560281f80130_0 .net *"_ivl_222", 31 0, L_0x560281f9d910;  1 drivers
L_0x7fb1ca9ae138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f80210_0 .net *"_ivl_23", 25 0, L_0x7fb1ca9ae138;  1 drivers
v0x560281f802f0_0 .net *"_ivl_235", 0 0, L_0x560281f9f3b0;  1 drivers
L_0x7fb1ca9aeb58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560281f803b0_0 .net/2u *"_ivl_238", 31 0, L_0x7fb1ca9aeb58;  1 drivers
L_0x7fb1ca9ae180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560281f80490_0 .net/2u *"_ivl_24", 31 0, L_0x7fb1ca9ae180;  1 drivers
v0x560281f80570_0 .net *"_ivl_243", 15 0, L_0x560281f9f870;  1 drivers
v0x560281f80650_0 .net *"_ivl_244", 17 0, L_0x560281f9fae0;  1 drivers
L_0x7fb1ca9aeba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560281f80730_0 .net *"_ivl_247", 1 0, L_0x7fb1ca9aeba0;  1 drivers
v0x560281f80810_0 .net *"_ivl_250", 15 0, L_0x560281f9fc20;  1 drivers
L_0x7fb1ca9aebe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560281f808f0_0 .net *"_ivl_252", 1 0, L_0x7fb1ca9aebe8;  1 drivers
v0x560281f809d0_0 .net *"_ivl_255", 0 0, L_0x560281fa0030;  1 drivers
L_0x7fb1ca9aec30 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x560281f80ab0_0 .net/2u *"_ivl_256", 13 0, L_0x7fb1ca9aec30;  1 drivers
L_0x7fb1ca9aec78 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f80b90_0 .net/2u *"_ivl_258", 13 0, L_0x7fb1ca9aec78;  1 drivers
v0x560281f81080_0 .net *"_ivl_26", 0 0, L_0x560281f97ab0;  1 drivers
v0x560281f81140_0 .net *"_ivl_260", 13 0, L_0x560281fa0310;  1 drivers
v0x560281f81220_0 .net *"_ivl_28", 31 0, L_0x560281f97c40;  1 drivers
L_0x7fb1ca9ae1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f81300_0 .net *"_ivl_31", 25 0, L_0x7fb1ca9ae1c8;  1 drivers
L_0x7fb1ca9ae210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560281f813e0_0 .net/2u *"_ivl_32", 31 0, L_0x7fb1ca9ae210;  1 drivers
v0x560281f814c0_0 .net *"_ivl_34", 0 0, L_0x560281f97d30;  1 drivers
v0x560281f81580_0 .net *"_ivl_4", 31 0, L_0x560281f873b0;  1 drivers
v0x560281f81660_0 .net *"_ivl_45", 2 0, L_0x560281f98020;  1 drivers
L_0x7fb1ca9ae258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560281f81740_0 .net/2u *"_ivl_46", 2 0, L_0x7fb1ca9ae258;  1 drivers
v0x560281f81820_0 .net *"_ivl_51", 2 0, L_0x560281f982e0;  1 drivers
L_0x7fb1ca9ae2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560281f81900_0 .net/2u *"_ivl_52", 2 0, L_0x7fb1ca9ae2a0;  1 drivers
v0x560281f819e0_0 .net *"_ivl_57", 0 0, L_0x560281f98570;  1 drivers
v0x560281f81aa0_0 .net *"_ivl_59", 0 0, L_0x560281f98270;  1 drivers
v0x560281f81b60_0 .net *"_ivl_61", 0 0, L_0x560281f617c0;  1 drivers
v0x560281f81c20_0 .net *"_ivl_63", 0 0, L_0x560281f03490;  1 drivers
v0x560281f81ce0_0 .net *"_ivl_65", 0 0, L_0x560281f98810;  1 drivers
L_0x7fb1ca9ae018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f81da0_0 .net *"_ivl_7", 25 0, L_0x7fb1ca9ae018;  1 drivers
v0x560281f81e80_0 .net *"_ivl_70", 31 0, L_0x560281f98b00;  1 drivers
L_0x7fb1ca9ae2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f81f60_0 .net *"_ivl_73", 25 0, L_0x7fb1ca9ae2e8;  1 drivers
L_0x7fb1ca9ae330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560281f82040_0 .net/2u *"_ivl_74", 31 0, L_0x7fb1ca9ae330;  1 drivers
v0x560281f82120_0 .net *"_ivl_76", 0 0, L_0x560281f98c30;  1 drivers
v0x560281f821e0_0 .net *"_ivl_78", 31 0, L_0x560281f98da0;  1 drivers
L_0x7fb1ca9ae060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f822c0_0 .net/2u *"_ivl_8", 31 0, L_0x7fb1ca9ae060;  1 drivers
L_0x7fb1ca9ae378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f823a0_0 .net *"_ivl_81", 25 0, L_0x7fb1ca9ae378;  1 drivers
L_0x7fb1ca9ae3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560281f82480_0 .net/2u *"_ivl_82", 31 0, L_0x7fb1ca9ae3c0;  1 drivers
v0x560281f82560_0 .net *"_ivl_84", 0 0, L_0x560281f98f30;  1 drivers
v0x560281f82620_0 .net *"_ivl_87", 0 0, L_0x560281f990a0;  1 drivers
v0x560281f82700_0 .net *"_ivl_88", 31 0, L_0x560281f98e40;  1 drivers
L_0x7fb1ca9ae408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f827e0_0 .net *"_ivl_91", 30 0, L_0x7fb1ca9ae408;  1 drivers
L_0x7fb1ca9ae450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560281f828c0_0 .net/2u *"_ivl_92", 31 0, L_0x7fb1ca9ae450;  1 drivers
v0x560281f829a0_0 .net *"_ivl_94", 0 0, L_0x560281f99290;  1 drivers
v0x560281f82a60_0 .net *"_ivl_97", 0 0, L_0x560281f994c0;  1 drivers
v0x560281f82b20_0 .net "active", 0 0, L_0x560281fa07e0;  alias, 1 drivers
v0x560281f82be0_0 .net "alu_op1", 31 0, L_0x560281f9e4e0;  1 drivers
v0x560281f82ca0_0 .net "alu_op2", 31 0, L_0x560281f9e630;  1 drivers
v0x560281f82d60_0 .net "alui_instr", 0 0, L_0x560281f98150;  1 drivers
v0x560281f82e20_0 .net "b_flag", 0 0, v0x560281f79220_0;  1 drivers
v0x560281f82ec0_0 .net "b_imm", 17 0, L_0x560281f9fef0;  1 drivers
v0x560281f82f80_0 .net "b_offset", 31 0, L_0x560281fa04a0;  1 drivers
v0x560281f83060_0 .net "clk", 0 0, v0x560281f860d0_0;  1 drivers
v0x560281f83100_0 .net "clk_enable", 0 0, v0x560281f86170_0;  1 drivers
v0x560281f831a0_0 .var "cpu_active", 0 0;
v0x560281f83240_0 .net "curr_addr", 31 0, v0x560281f7a5a0_0;  1 drivers
v0x560281f83330_0 .net "curr_addr_p4", 31 0, L_0x560281f9f670;  1 drivers
v0x560281f833f0_0 .net "data_address", 31 0, L_0x560281f9e730;  alias, 1 drivers
v0x560281f834d0_0 .net "data_read", 0 0, L_0x560281f9c2b0;  alias, 1 drivers
v0x560281f83590_0 .net "data_readdata", 31 0, v0x560281f863f0_0;  1 drivers
v0x560281f83670_0 .net "data_write", 0 0, L_0x560281f9c0d0;  alias, 1 drivers
v0x560281f83730_0 .net "data_writedata", 31 0, L_0x560281f9e420;  alias, 1 drivers
v0x560281f83810_0 .net "funct_code", 5 0, L_0x560281f87280;  1 drivers
v0x560281f838f0_0 .net "hi_out", 31 0, v0x560281f7ac30_0;  1 drivers
v0x560281f839e0_0 .net "hl_reg_enable", 0 0, L_0x560281f9f420;  1 drivers
v0x560281f83a80_0 .net "instr_address", 31 0, L_0x560281f9f710;  alias, 1 drivers
v0x560281f83b40_0 .net "instr_opcode", 5 0, L_0x560281f871e0;  1 drivers
v0x560281f83c20_0 .net "instr_readdata", 31 0, v0x560281f867c0_0;  1 drivers
v0x560281f83ce0_0 .net "j_imm", 0 0, L_0x560281f9a620;  1 drivers
v0x560281f83d80_0 .net "j_reg", 0 0, L_0x560281f9ad70;  1 drivers
v0x560281f83e40_0 .net "l_type", 0 0, L_0x560281f98380;  1 drivers
v0x560281f83f00_0 .net "link_const", 0 0, L_0x560281f995d0;  1 drivers
v0x560281f83fc0_0 .net "link_reg", 0 0, L_0x560281f99e70;  1 drivers
v0x560281f84080_0 .net "lo_out", 31 0, v0x560281f7b480_0;  1 drivers
v0x560281f84170_0 .net "lw", 0 0, L_0x560281f976b0;  1 drivers
v0x560281f84210_0 .net "mem_read", 0 0, L_0x560281f5e7f0;  1 drivers
v0x560281f842d0_0 .net "mem_to_reg", 0 0, L_0x560281f5f880;  1 drivers
v0x560281f84ba0_0 .net "mem_write", 0 0, L_0x560281f989e0;  1 drivers
v0x560281f84c60_0 .net "memaddroffset", 31 0, v0x560281f796f0_0;  1 drivers
v0x560281f84d50_0 .net "mfhi", 0 0, L_0x560281f9bcf0;  1 drivers
v0x560281f84df0_0 .net "mflo", 0 0, L_0x560281f9c010;  1 drivers
v0x560281f84eb0_0 .net "movefrom", 0 0, L_0x560281f54ad0;  1 drivers
v0x560281f84f70_0 .net "muldiv", 0 0, L_0x560281f9bb40;  1 drivers
v0x560281f85030_0 .var "next_instr_addr", 31 0;
v0x560281f85120_0 .net "pc_enable", 0 0, L_0x560281fa09f0;  1 drivers
v0x560281f851f0_0 .net "r_format", 0 0, L_0x560281f97510;  1 drivers
v0x560281f85290_0 .net "reg_a_read_data", 31 0, L_0x560281f9d230;  1 drivers
v0x560281f85360_0 .net "reg_a_read_index", 4 0, L_0x560281f9c480;  1 drivers
v0x560281f85430_0 .net "reg_b_read_data", 31 0, L_0x560281f9e2a0;  1 drivers
v0x560281f85500_0 .net "reg_b_read_index", 4 0, L_0x560281f9c6e0;  1 drivers
v0x560281f855d0_0 .net "reg_dst", 0 0, L_0x560281ebfde0;  1 drivers
v0x560281f85670_0 .net "reg_write", 0 0, L_0x560281f98920;  1 drivers
v0x560281f85730_0 .net "reg_write_data", 31 0, L_0x560281f9daa0;  1 drivers
v0x560281f85820_0 .net "reg_write_enable", 0 0, L_0x560281f9cf40;  1 drivers
v0x560281f858f0_0 .net "reg_write_index", 4 0, L_0x560281f9cdb0;  1 drivers
v0x560281f859c0_0 .net "register_v0", 31 0, L_0x560281f9e3b0;  alias, 1 drivers
v0x560281f85a90_0 .net "reset", 0 0, v0x560281f86950_0;  1 drivers
v0x560281f85bc0_0 .net "result", 31 0, v0x560281f79b50_0;  1 drivers
v0x560281f85c90_0 .net "result_hi", 31 0, v0x560281f79450_0;  1 drivers
v0x560281f85d30_0 .net "result_lo", 31 0, v0x560281f79610_0;  1 drivers
v0x560281f85dd0_0 .net "sw", 0 0, L_0x560281f977d0;  1 drivers
E_0x560281ed5770/0 .event anyedge, v0x560281f79220_0, v0x560281f83330_0, v0x560281f82f80_0, v0x560281f83ce0_0;
E_0x560281ed5770/1 .event anyedge, v0x560281f79530_0, v0x560281f83d80_0, v0x560281f7c270_0;
E_0x560281ed5770 .event/or E_0x560281ed5770/0, E_0x560281ed5770/1;
L_0x560281f871e0 .part v0x560281f867c0_0, 26, 6;
L_0x560281f87280 .part v0x560281f867c0_0, 0, 6;
L_0x560281f873b0 .concat [ 6 26 0 0], L_0x560281f871e0, L_0x7fb1ca9ae018;
L_0x560281f97510 .cmp/eq 32, L_0x560281f873b0, L_0x7fb1ca9ae060;
L_0x560281f976b0 .cmp/eq 6, L_0x560281f871e0, L_0x7fb1ca9ae0a8;
L_0x560281f977d0 .cmp/eq 6, L_0x560281f871e0, L_0x7fb1ca9ae0f0;
L_0x560281f97970 .concat [ 6 26 0 0], L_0x560281f871e0, L_0x7fb1ca9ae138;
L_0x560281f97ab0 .cmp/eq 32, L_0x560281f97970, L_0x7fb1ca9ae180;
L_0x560281f97c40 .concat [ 6 26 0 0], L_0x560281f871e0, L_0x7fb1ca9ae1c8;
L_0x560281f97d30 .cmp/eq 32, L_0x560281f97c40, L_0x7fb1ca9ae210;
L_0x560281f98020 .part L_0x560281f871e0, 3, 3;
L_0x560281f98150 .cmp/eq 3, L_0x560281f98020, L_0x7fb1ca9ae258;
L_0x560281f982e0 .part L_0x560281f871e0, 3, 3;
L_0x560281f98380 .cmp/eq 3, L_0x560281f982e0, L_0x7fb1ca9ae2a0;
L_0x560281f98570 .reduce/nor L_0x560281f9bb40;
L_0x560281f98b00 .concat [ 6 26 0 0], L_0x560281f871e0, L_0x7fb1ca9ae2e8;
L_0x560281f98c30 .cmp/eq 32, L_0x560281f98b00, L_0x7fb1ca9ae330;
L_0x560281f98da0 .concat [ 6 26 0 0], L_0x560281f871e0, L_0x7fb1ca9ae378;
L_0x560281f98f30 .cmp/eq 32, L_0x560281f98da0, L_0x7fb1ca9ae3c0;
L_0x560281f990a0 .part v0x560281f867c0_0, 20, 1;
L_0x560281f98e40 .concat [ 1 31 0 0], L_0x560281f990a0, L_0x7fb1ca9ae408;
L_0x560281f99290 .cmp/eq 32, L_0x560281f98e40, L_0x7fb1ca9ae450;
L_0x560281f997a0 .concat [ 6 26 0 0], L_0x560281f871e0, L_0x7fb1ca9ae498;
L_0x560281f999a0 .cmp/eq 32, L_0x560281f997a0, L_0x7fb1ca9ae4e0;
L_0x560281f99bb0 .part v0x560281f867c0_0, 0, 6;
L_0x560281f99c50 .cmp/eq 6, L_0x560281f99bb0, L_0x7fb1ca9ae528;
L_0x560281f99fd0 .concat [ 6 26 0 0], L_0x560281f871e0, L_0x7fb1ca9ae570;
L_0x560281f9a0c0 .cmp/eq 32, L_0x560281f99fd0, L_0x7fb1ca9ae5b8;
L_0x560281f9a2f0 .concat [ 6 26 0 0], L_0x560281f871e0, L_0x7fb1ca9ae600;
L_0x560281f9a3e0 .cmp/eq 32, L_0x560281f9a2f0, L_0x7fb1ca9ae648;
L_0x560281f9a7b0 .concat [ 6 26 0 0], L_0x560281f871e0, L_0x7fb1ca9ae690;
L_0x560281f9a8a0 .cmp/eq 32, L_0x560281f9a7b0, L_0x7fb1ca9ae6d8;
L_0x560281f9aaf0 .part v0x560281f867c0_0, 0, 6;
L_0x560281f9ab90 .cmp/eq 6, L_0x560281f9aaf0, L_0x7fb1ca9ae720;
L_0x560281f9adf0 .part v0x560281f867c0_0, 0, 6;
L_0x560281f9ae90 .cmp/eq 6, L_0x560281f9adf0, L_0x7fb1ca9ae768;
L_0x560281f9b230 .part L_0x560281f87280, 3, 2;
L_0x560281f9b320 .cmp/eq 2, L_0x560281f9b230, L_0x7fb1ca9ae7b0;
L_0x560281f9b5a0 .cmp/eq 6, L_0x560281f87280, L_0x7fb1ca9ae7f8;
L_0x560281f9b7a0 .cmp/eq 6, L_0x560281f87280, L_0x7fb1ca9ae840;
L_0x560281f9bc00 .cmp/eq 6, L_0x560281f87280, L_0x7fb1ca9ae888;
L_0x560281f9baa0 .cmp/eq 6, L_0x560281f87280, L_0x7fb1ca9ae8d0;
L_0x560281f9c0d0 .functor MUXZ 1, L_0x7fb1ca9ae918, L_0x560281f989e0, L_0x560281fa07e0, C4<>;
L_0x560281f9c480 .part v0x560281f867c0_0, 21, 5;
L_0x560281f9c6e0 .part v0x560281f867c0_0, 16, 5;
L_0x560281f9c7d0 .part v0x560281f867c0_0, 11, 5;
L_0x560281f9c9f0 .part v0x560281f867c0_0, 16, 5;
L_0x560281f9ca90 .functor MUXZ 5, L_0x560281f9c9f0, L_0x560281f9c7d0, L_0x560281ebfde0, C4<>;
L_0x560281f9cdb0 .functor MUXZ 5, L_0x560281f9ca90, L_0x7fb1ca9ae960, L_0x560281f995d0, C4<>;
L_0x560281f9d190 .arith/sum 32, L_0x560281f9f670, L_0x7fb1ca9ae9a8;
L_0x560281f9d440 .functor MUXZ 32, v0x560281f79b50_0, v0x560281f863f0_0, L_0x560281f5f880, C4<>;
L_0x560281f9d5d0 .functor MUXZ 32, L_0x560281f9d440, v0x560281f7b480_0, L_0x560281f9c010, C4<>;
L_0x560281f9d910 .functor MUXZ 32, L_0x560281f9d5d0, v0x560281f7ac30_0, L_0x560281f9bcf0, C4<>;
L_0x560281f9daa0 .functor MUXZ 32, L_0x560281f9d910, L_0x560281f9d190, L_0x560281f9d050, C4<>;
L_0x560281f9f670 .arith/sum 32, v0x560281f7a5a0_0, L_0x7fb1ca9aeb58;
L_0x560281f9f870 .part v0x560281f867c0_0, 0, 16;
L_0x560281f9fae0 .concat [ 16 2 0 0], L_0x560281f9f870, L_0x7fb1ca9aeba0;
L_0x560281f9fc20 .part L_0x560281f9fae0, 0, 16;
L_0x560281f9fef0 .concat [ 2 16 0 0], L_0x7fb1ca9aebe8, L_0x560281f9fc20;
L_0x560281fa0030 .part L_0x560281f9fef0, 17, 1;
L_0x560281fa0310 .functor MUXZ 14, L_0x7fb1ca9aec78, L_0x7fb1ca9aec30, L_0x560281fa0030, C4<>;
L_0x560281fa04a0 .concat [ 18 14 0 0], L_0x560281f9fef0, L_0x560281fa0310;
S_0x560281f581d0 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x560281f45fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560281f78ad0_0 .net *"_ivl_10", 15 0, L_0x560281f9ea70;  1 drivers
v0x560281f78bd0_0 .net *"_ivl_13", 15 0, L_0x560281f9ebb0;  1 drivers
L_0x7fb1ca9aeb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f78cb0_0 .net/2u *"_ivl_16", 15 0, L_0x7fb1ca9aeb10;  1 drivers
v0x560281f78d70_0 .net *"_ivl_19", 15 0, L_0x560281f9efe0;  1 drivers
v0x560281f78e50_0 .net *"_ivl_5", 0 0, L_0x560281f9e9d0;  1 drivers
L_0x7fb1ca9aea80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560281f78f80_0 .net/2u *"_ivl_6", 15 0, L_0x7fb1ca9aea80;  1 drivers
L_0x7fb1ca9aeac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560281f79060_0 .net/2u *"_ivl_8", 15 0, L_0x7fb1ca9aeac8;  1 drivers
v0x560281f79140_0 .net "addr_rt", 4 0, L_0x560281f9f2b0;  1 drivers
v0x560281f79220_0 .var "b_flag", 0 0;
v0x560281f79370_0 .net "funct", 5 0, L_0x560281f9e930;  1 drivers
v0x560281f79450_0 .var "hi", 31 0;
v0x560281f79530_0 .net "instructionword", 31 0, v0x560281f867c0_0;  alias, 1 drivers
v0x560281f79610_0 .var "lo", 31 0;
v0x560281f796f0_0 .var "memaddroffset", 31 0;
v0x560281f797d0_0 .var "multresult", 63 0;
v0x560281f798b0_0 .net "op1", 31 0, L_0x560281f9e4e0;  alias, 1 drivers
v0x560281f79990_0 .net "op2", 31 0, L_0x560281f9e630;  alias, 1 drivers
v0x560281f79a70_0 .net "opcode", 5 0, L_0x560281f9e890;  1 drivers
v0x560281f79b50_0 .var "result", 31 0;
v0x560281f79c30_0 .net "shamt", 4 0, L_0x560281f9f210;  1 drivers
v0x560281f79d10_0 .net/s "sign_op1", 31 0, L_0x560281f9e4e0;  alias, 1 drivers
v0x560281f79dd0_0 .net/s "sign_op2", 31 0, L_0x560281f9e630;  alias, 1 drivers
v0x560281f79e70_0 .net "simmediatedata", 31 0, L_0x560281f9ee60;  1 drivers
v0x560281f79f30_0 .net "uimmediatedata", 31 0, L_0x560281f9f080;  1 drivers
v0x560281f7a010_0 .net "unsign_op1", 31 0, L_0x560281f9e4e0;  alias, 1 drivers
v0x560281f7a0d0_0 .net "unsign_op2", 31 0, L_0x560281f9e630;  alias, 1 drivers
E_0x560281eac7b0/0 .event anyedge, v0x560281f79a70_0, v0x560281f79370_0, v0x560281f79990_0, v0x560281f79c30_0;
E_0x560281eac7b0/1 .event anyedge, v0x560281f798b0_0, v0x560281f797d0_0, v0x560281f79140_0, v0x560281f79e70_0;
E_0x560281eac7b0/2 .event anyedge, v0x560281f79f30_0;
E_0x560281eac7b0 .event/or E_0x560281eac7b0/0, E_0x560281eac7b0/1, E_0x560281eac7b0/2;
L_0x560281f9e890 .part v0x560281f867c0_0, 26, 6;
L_0x560281f9e930 .part v0x560281f867c0_0, 0, 6;
L_0x560281f9e9d0 .part v0x560281f867c0_0, 15, 1;
L_0x560281f9ea70 .functor MUXZ 16, L_0x7fb1ca9aeac8, L_0x7fb1ca9aea80, L_0x560281f9e9d0, C4<>;
L_0x560281f9ebb0 .part v0x560281f867c0_0, 0, 16;
L_0x560281f9ee60 .concat [ 16 16 0 0], L_0x560281f9ebb0, L_0x560281f9ea70;
L_0x560281f9efe0 .part v0x560281f867c0_0, 0, 16;
L_0x560281f9f080 .concat [ 16 16 0 0], L_0x560281f9efe0, L_0x7fb1ca9aeb10;
L_0x560281f9f210 .part v0x560281f867c0_0, 6, 5;
L_0x560281f9f2b0 .part v0x560281f867c0_0, 16, 5;
S_0x560281f7a330 .scope module, "cpu_pc" "pc" 4 234, 6 1 0, S_0x560281f45fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560281f7a4e0_0 .net "clk", 0 0, v0x560281f860d0_0;  alias, 1 drivers
v0x560281f7a5a0_0 .var "curr_addr", 31 0;
v0x560281f7a680_0 .net "enable", 0 0, L_0x560281fa09f0;  alias, 1 drivers
v0x560281f7a720_0 .net "next_addr", 31 0, v0x560281f85030_0;  1 drivers
v0x560281f7a800_0 .net "reset", 0 0, v0x560281f86950_0;  alias, 1 drivers
S_0x560281f7a9b0 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x560281f45fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560281f7ab90_0 .net "clk", 0 0, v0x560281f860d0_0;  alias, 1 drivers
v0x560281f7ac30_0 .var "data", 31 0;
v0x560281f7acf0_0 .net "data_in", 31 0, v0x560281f79450_0;  alias, 1 drivers
v0x560281f7adf0_0 .net "data_out", 31 0, v0x560281f7ac30_0;  alias, 1 drivers
v0x560281f7aeb0_0 .net "enable", 0 0, L_0x560281f9f420;  alias, 1 drivers
v0x560281f7afc0_0 .net "reset", 0 0, v0x560281f86950_0;  alias, 1 drivers
S_0x560281f7b110 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x560281f45fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560281f7b370_0 .net "clk", 0 0, v0x560281f860d0_0;  alias, 1 drivers
v0x560281f7b480_0 .var "data", 31 0;
v0x560281f7b560_0 .net "data_in", 31 0, v0x560281f79610_0;  alias, 1 drivers
v0x560281f7b630_0 .net "data_out", 31 0, v0x560281f7b480_0;  alias, 1 drivers
v0x560281f7b6f0_0 .net "enable", 0 0, L_0x560281f9f420;  alias, 1 drivers
v0x560281f7b7e0_0 .net "reset", 0 0, v0x560281f86950_0;  alias, 1 drivers
S_0x560281f7b950 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x560281f45fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560281f9d230 .functor BUFZ 32, L_0x560281f9de40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560281f9e2a0 .functor BUFZ 32, L_0x560281f9e0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560281f7c6d0_2 .array/port v0x560281f7c6d0, 2;
L_0x560281f9e3b0 .functor BUFZ 32, v0x560281f7c6d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560281f7bb80_0 .net *"_ivl_0", 31 0, L_0x560281f9de40;  1 drivers
v0x560281f7bc80_0 .net *"_ivl_10", 6 0, L_0x560281f9e160;  1 drivers
L_0x7fb1ca9aea38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560281f7bd60_0 .net *"_ivl_13", 1 0, L_0x7fb1ca9aea38;  1 drivers
v0x560281f7be20_0 .net *"_ivl_2", 6 0, L_0x560281f9dee0;  1 drivers
L_0x7fb1ca9ae9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560281f7bf00_0 .net *"_ivl_5", 1 0, L_0x7fb1ca9ae9f0;  1 drivers
v0x560281f7c030_0 .net *"_ivl_8", 31 0, L_0x560281f9e0c0;  1 drivers
v0x560281f7c110_0 .net "r_clk", 0 0, v0x560281f860d0_0;  alias, 1 drivers
v0x560281f7c1b0_0 .net "r_clk_enable", 0 0, v0x560281f86170_0;  alias, 1 drivers
v0x560281f7c270_0 .net "read_data1", 31 0, L_0x560281f9d230;  alias, 1 drivers
v0x560281f7c350_0 .net "read_data2", 31 0, L_0x560281f9e2a0;  alias, 1 drivers
v0x560281f7c430_0 .net "read_reg1", 4 0, L_0x560281f9c480;  alias, 1 drivers
v0x560281f7c510_0 .net "read_reg2", 4 0, L_0x560281f9c6e0;  alias, 1 drivers
v0x560281f7c5f0_0 .net "register_v0", 31 0, L_0x560281f9e3b0;  alias, 1 drivers
v0x560281f7c6d0 .array "registers", 0 31, 31 0;
v0x560281f7cca0_0 .net "reset", 0 0, v0x560281f86950_0;  alias, 1 drivers
v0x560281f7cd40_0 .net "write_control", 0 0, L_0x560281f9cf40;  alias, 1 drivers
v0x560281f7ce00_0 .net "write_data", 31 0, L_0x560281f9daa0;  alias, 1 drivers
v0x560281f7cff0_0 .net "write_reg", 4 0, L_0x560281f9cdb0;  alias, 1 drivers
L_0x560281f9de40 .array/port v0x560281f7c6d0, L_0x560281f9dee0;
L_0x560281f9dee0 .concat [ 5 2 0 0], L_0x560281f9c480, L_0x7fb1ca9ae9f0;
L_0x560281f9e0c0 .array/port v0x560281f7c6d0, L_0x560281f9e160;
L_0x560281f9e160 .concat [ 5 2 0 0], L_0x560281f9c6e0, L_0x7fb1ca9aea38;
S_0x560281f32ee0 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fb1ca9fa168 .functor BUFZ 1, C4<z>; HiZ drive
v0x560281f869f0_0 .net "clk", 0 0, o0x7fb1ca9fa168;  0 drivers
o0x7fb1ca9fa198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560281f86a90_0 .net "data_address", 31 0, o0x7fb1ca9fa198;  0 drivers
o0x7fb1ca9fa1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560281f86b70_0 .net "data_read", 0 0, o0x7fb1ca9fa1c8;  0 drivers
v0x560281f86c10_0 .var "data_readdata", 31 0;
o0x7fb1ca9fa228 .functor BUFZ 1, C4<z>; HiZ drive
v0x560281f86cf0_0 .net "data_write", 0 0, o0x7fb1ca9fa228;  0 drivers
o0x7fb1ca9fa258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560281f86e00_0 .net "data_writedata", 31 0, o0x7fb1ca9fa258;  0 drivers
S_0x560281f457d0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fb1ca9fa3a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560281f86fa0_0 .net "instr_address", 31 0, o0x7fb1ca9fa3a8;  0 drivers
v0x560281f870a0_0 .var "instr_readdata", 31 0;
    .scope S_0x560281f7b950;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560281f7c6d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x560281f7b950;
T_1 ;
    %wait E_0x560281ed50c0;
    %load/vec4 v0x560281f7cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560281f7c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560281f7cd40_0;
    %load/vec4 v0x560281f7cff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x560281f7ce00_0;
    %load/vec4 v0x560281f7cff0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560281f7c6d0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560281f581d0;
T_2 ;
    %wait E_0x560281eac7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
    %load/vec4 v0x560281f79a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x560281f79370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x560281f7a0d0_0;
    %ix/getv 4, v0x560281f79c30_0;
    %shiftl 4;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x560281f7a0d0_0;
    %ix/getv 4, v0x560281f79c30_0;
    %shiftr 4;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x560281f7a0d0_0;
    %ix/getv 4, v0x560281f79c30_0;
    %shiftr 4;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x560281f7a0d0_0;
    %ix/getv 4, v0x560281f7a010_0;
    %shiftl 4;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x560281f7a0d0_0;
    %ix/getv 4, v0x560281f7a010_0;
    %shiftr 4;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x560281f7a0d0_0;
    %ix/getv 4, v0x560281f7a010_0;
    %shiftr 4;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x560281f79d10_0;
    %pad/s 64;
    %load/vec4 v0x560281f79dd0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560281f797d0_0, 0, 64;
    %load/vec4 v0x560281f797d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560281f79450_0, 0, 32;
    %load/vec4 v0x560281f797d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560281f79610_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x560281f7a010_0;
    %pad/u 64;
    %load/vec4 v0x560281f7a0d0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560281f797d0_0, 0, 64;
    %load/vec4 v0x560281f797d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560281f79450_0, 0, 32;
    %load/vec4 v0x560281f797d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560281f79610_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x560281f79d10_0;
    %load/vec4 v0x560281f79dd0_0;
    %mod/s;
    %store/vec4 v0x560281f79450_0, 0, 32;
    %load/vec4 v0x560281f79d10_0;
    %load/vec4 v0x560281f79dd0_0;
    %div/s;
    %store/vec4 v0x560281f79610_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f7a0d0_0;
    %mod;
    %store/vec4 v0x560281f79450_0, 0, 32;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f7a0d0_0;
    %div;
    %store/vec4 v0x560281f79610_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x560281f798b0_0;
    %store/vec4 v0x560281f79450_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x560281f798b0_0;
    %store/vec4 v0x560281f79610_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x560281f79d10_0;
    %load/vec4 v0x560281f79dd0_0;
    %add;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f7a0d0_0;
    %add;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x560281f79d10_0;
    %load/vec4 v0x560281f79dd0_0;
    %sub;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f7a0d0_0;
    %sub;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f7a0d0_0;
    %and;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f7a0d0_0;
    %or;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f7a0d0_0;
    %xor;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f7a0d0_0;
    %or;
    %inv;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x560281f79d10_0;
    %load/vec4 v0x560281f79dd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f7a0d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x560281f79140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x560281f798b0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x560281f798b0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x560281f798b0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x560281f798b0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x560281f798b0_0;
    %load/vec4 v0x560281f79990_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x560281f798b0_0;
    %load/vec4 v0x560281f79990_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x560281f798b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x560281f798b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f79220_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x560281f79d10_0;
    %load/vec4 v0x560281f79e70_0;
    %add;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79e70_0;
    %add;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x560281f79d10_0;
    %load/vec4 v0x560281f79e70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79f30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79f30_0;
    %and;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79f30_0;
    %or;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79f30_0;
    %xor;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x560281f79f30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560281f79b50_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79e70_0;
    %add;
    %store/vec4 v0x560281f796f0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79e70_0;
    %add;
    %store/vec4 v0x560281f796f0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79e70_0;
    %add;
    %store/vec4 v0x560281f796f0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79e70_0;
    %add;
    %store/vec4 v0x560281f796f0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79e70_0;
    %add;
    %store/vec4 v0x560281f796f0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79e70_0;
    %add;
    %store/vec4 v0x560281f796f0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79e70_0;
    %add;
    %store/vec4 v0x560281f796f0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x560281f7a010_0;
    %load/vec4 v0x560281f79e70_0;
    %add;
    %store/vec4 v0x560281f796f0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560281f7b110;
T_3 ;
    %wait E_0x560281ed50c0;
    %load/vec4 v0x560281f7b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560281f7b480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560281f7b6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560281f7b560_0;
    %assign/vec4 v0x560281f7b480_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560281f7a9b0;
T_4 ;
    %wait E_0x560281ed50c0;
    %load/vec4 v0x560281f7afc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560281f7ac30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560281f7aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560281f7acf0_0;
    %assign/vec4 v0x560281f7ac30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560281f7a330;
T_5 ;
    %wait E_0x560281ed50c0;
    %load/vec4 v0x560281f7a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560281f7a5a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560281f7a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560281f7a720_0;
    %assign/vec4 v0x560281f7a5a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560281f45fd0;
T_6 ;
    %wait E_0x560281ed50c0;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x560281f85a90_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560281f83c20_0, v0x560281f82b20_0, v0x560281f85670_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x560281f85360_0, v0x560281f85500_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x560281f85290_0, v0x560281f85430_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x560281f85730_0, v0x560281f85bc0_0, v0x560281f858f0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x560281f84f70_0, v0x560281f85d30_0, v0x560281f85c90_0, v0x560281f84080_0, v0x560281f838f0_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x560281f83240_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x560281f45fd0;
T_7 ;
    %wait E_0x560281ed5770;
    %load/vec4 v0x560281f82e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560281f83330_0;
    %load/vec4 v0x560281f82f80_0;
    %add;
    %store/vec4 v0x560281f85030_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560281f83ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560281f83330_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560281f83c20_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560281f85030_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560281f83d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560281f85290_0;
    %store/vec4 v0x560281f85030_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560281f83330_0;
    %store/vec4 v0x560281f85030_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560281f45fd0;
T_8 ;
    %wait E_0x560281ed50c0;
    %load/vec4 v0x560281f85a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f831a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560281f83240_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560281f831a0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560281f585a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f860d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560281f860d0_0;
    %inv;
    %store/vec4 v0x560281f860d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x560281f585a0;
T_10 ;
    %fork t_1, S_0x560281f45ba0;
    %jmp t_0;
    .scope S_0x560281f45ba0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f86950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560281f86170_0, 0, 1;
    %wait E_0x560281ed50c0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560281f86950_0, 0, 1;
    %wait E_0x560281ed50c0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560281f5e5e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560281f863f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560281f618e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560281f783c0_0, 0, 5;
    %load/vec4 v0x560281f5e5e0_0;
    %store/vec4 v0x560281f784a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560281f5e910_0, 0, 16;
    %load/vec4 v0x560281f618e0_0;
    %load/vec4 v0x560281f783c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560281f784a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560281f5e910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560281f5fa20_0, 0, 32;
    %load/vec4 v0x560281f5fa20_0;
    %store/vec4 v0x560281f867c0_0, 0, 32;
    %load/vec4 v0x560281f863f0_0;
    %load/vec4 v0x560281f5e5e0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x560281f863f0_0, 0, 32;
    %wait E_0x560281ed50c0;
    %delay 2, 0;
    %load/vec4 v0x560281f864c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x560281f86300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x560281f5e5e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560281f5e5e0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560281f5e5e0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x560281f618e0_0, 0, 6;
    %load/vec4 v0x560281f5e5e0_0;
    %store/vec4 v0x560281f783c0_0, 0, 5;
    %load/vec4 v0x560281f5e5e0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x560281f784a0_0, 0, 5;
    %load/vec4 v0x560281f5e5e0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x560281f5e910_0, 0, 16;
    %load/vec4 v0x560281f618e0_0;
    %load/vec4 v0x560281f783c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560281f784a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560281f5e910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560281f5fa20_0, 0, 32;
    %load/vec4 v0x560281f5fa20_0;
    %store/vec4 v0x560281f867c0_0, 0, 32;
    %wait E_0x560281ed50c0;
    %delay 2, 0;
    %load/vec4 v0x560281f5e5e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560281f5e5e0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560281f5e5e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560281f78580_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x560281f618e0_0, 0, 6;
    %load/vec4 v0x560281f5e5e0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x560281f783c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560281f784a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560281f5e910_0, 0, 16;
    %load/vec4 v0x560281f618e0_0;
    %load/vec4 v0x560281f783c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560281f784a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560281f5e910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560281f5fa20_0, 0, 32;
    %load/vec4 v0x560281f5fa20_0;
    %store/vec4 v0x560281f867c0_0, 0, 32;
    %wait E_0x560281ed50c0;
    %delay 2, 0;
    %load/vec4 v0x560281f5e5e0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x560281f78660_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560281f78660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560281f54bf0_0, 0, 32;
    %vpi_call/w 3 127 "$display", "%b", v0x560281f54bf0_0 {0 0 0};
    %load/vec4 v0x560281f78580_0;
    %load/vec4 v0x560281f5e5e0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x560281f78580_0, 0, 32;
    %load/vec4 v0x560281f78580_0;
    %load/vec4 v0x560281f54bf0_0;
    %and;
    %store/vec4 v0x560281f59320_0, 0, 32;
    %load/vec4 v0x560281f86860_0;
    %load/vec4 v0x560281f59320_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x560281f59320_0, v0x560281f86860_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x560281f5e5e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560281f5e5e0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x560281f585a0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/andi_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
