<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="4">
  <kernel name="backsub" language="c" vlnv="xilinx.com:hls:backsub:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="">
    <ports>
      <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM_OFFSET" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_AXILITES" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CRTL_BUS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
    </ports>
    <args>
      <arg name="frame_in" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int*"/>
      <arg name="frame_out" addressQualifier="1" id="1" port="M_AXI_GMEM_OFFSET" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned char*"/>
      <arg name="init" addressQualifier="0" id="2" port="S_AXI_CRTL_BUS" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="bool"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
