<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff665"><twDevName>xc5vfx30t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.72 2011-02-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.152</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X29Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathFromToDelay"><twSlack>11.848</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twTotPathDel>3.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X41Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.026</twRouteDel><twTotDel>3.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X29Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathFromToDelay"><twSlack>11.848</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twTotPathDel>3.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X41Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.026</twRouteDel><twTotDel>3.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X29Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathFromToDelay"><twSlack>11.850</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>3.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X41Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.026</twRouteDel><twTotDel>3.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="12" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.870</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X41Y21.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathFromToDelay"><twSlack>14.130</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.835</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X41Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iDATA_CMD</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.835</twTotDel><twDestClk twEdge ="twRising">EMAC_0/cs_contr/U0/iUPDATE_OUT</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="15" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>63</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X12Y32.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.521</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twDel>2.945</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y41.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>0.962</twRouteDel><twTotDel>3.486</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>72.4</twPctLog><twPctRoute>27.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.520</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twDel>2.944</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y41.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>0.962</twRouteDel><twTotDel>3.485</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>72.4</twPctLog><twPctRoute>27.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X4Y33.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.422</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>2.840</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.387</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y43.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>0.857</twRouteDel><twTotDel>3.387</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.421</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>2.839</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.386</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y43.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>0.857</twRouteDel><twTotDel>3.386</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (SLICE_X4Y33.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.420</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twDel>2.840</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y43.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>0.857</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.419</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twDel>2.839</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.384</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X4Y43.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twBEL></twPathDel><twLogDel>2.527</twLogDel><twRouteDel>0.857</twRouteDel><twTotDel>3.384</twTotDel><twDestClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>74.7</twPctLog><twPctRoute>25.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="28" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>274</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>259</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X24Y62.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.237</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twTotPathDel>3.237</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X7Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>2.787</twRouteDel><twTotDel>3.237</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X24Y62.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.234</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A</twDest><twTotPathDel>3.234</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X7Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.784</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>3.234</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X6Y17.D4), 5 paths
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.172</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.953</twDel><twSUTime>0.184</twSUTime><twTotPathDel>3.137</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X12Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y22.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>EMAC_0/rate_counter_1/ucnt_cmp_eq000072</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>2.090</twRouteDel><twTotDel>3.137</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.528</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.309</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X7Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y22.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>EMAC_0/rate_counter_1/ucnt_cmp_eq000072</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>1.470</twRouteDel><twTotDel>2.493</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.483</twTotDel><twSrc BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.264</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.448</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X7Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y22.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>EMAC_0/rate_counter_1/ucnt_cmp_eq000072</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.023</twLogDel><twRouteDel>1.425</twRouteDel><twTotDel>2.448</twTotDel><twDestClk twEdge ="twRising">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2768</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>528</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.471</twMinPer></twConstHead><twPathRptBanner iPaths="242" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X26Y16.B3), 242 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.529</twSlack><twSrc BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y2.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y2.DOADOU6</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_reg&lt;7&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y12.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.625</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_182</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y10.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y10.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>EMAC_0/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.863</twLogDel><twRouteDel>5.573</twRouteDel><twTotDel>8.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.567</twSlack><twSrc BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y2.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y2.DOPADOPL0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y13.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y13.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_176</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_176</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_176</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_181</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.039</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_121</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y10.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>EMAC_0/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.863</twLogDel><twRouteDel>5.535</twRouteDel><twTotDel>8.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.610</twSlack><twSrc BELType="RAM">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>8.355</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y2.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y2.DOPADOPU0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_reg&lt;7&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y12.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.625</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_182</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y10.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y10.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7</twBEL><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>EMAC_0/CONTROL0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iTDO</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.863</twLogDel><twRouteDel>5.492</twRouteDel><twTotDel>8.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (SLICE_X43Y33.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.052</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twTotPathDel>6.913</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;20&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.125</twDelInfo><twComp>EMAC_0/CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>6.025</twRouteDel><twTotDel>6.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.332</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twTotPathDel>6.633</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;20&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.125</twDelInfo><twComp>EMAC_0/CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>5.745</twRouteDel><twTotDel>6.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.339</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twTotPathDel>6.626</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;20&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.125</twDelInfo><twComp>EMAC_0/CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>5.738</twRouteDel><twTotDel>6.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X43Y33.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.052</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>6.913</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;20&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.125</twDelInfo><twComp>EMAC_0/CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>6.025</twRouteDel><twTotDel>6.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.332</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>6.633</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;20&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.125</twDelInfo><twComp>EMAC_0/CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>5.745</twRouteDel><twTotDel>6.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.339</twSlack><twSrc BELType="FF">EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>6.626</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/CONTROL0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/CONTROL0&lt;20&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>EMAC_0/cs_contr/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;4&gt;</twComp><twBEL>EMAC_0/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.125</twDelInfo><twComp>EMAC_0/CONTROL0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>5.738</twRouteDel><twTotDel>6.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">EMAC_0/CONTROL0&lt;0&gt;</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X1Y0.CLKARDCLKL" clockNet="EMAC_0/CONTROL0&lt;0&gt;"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X1Y0.REGCLKARDRCLKL" clockNet="EMAC_0/CONTROL0&lt;0&gt;"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="EMAC_0/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X3Y2.CLKARDCLKL" clockNet="EMAC_0/CONTROL0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx0&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP &quot;v5_emac_v1_5_clk_phy_rx0&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINPERIOD" name="Tbgper_I" slack="5.834" period="7.500" constraintValue="7.500" deviceLimit="1.666" freqLimit="600.240" physResource="EMAC_0/bufg_phy_rx_0/I0" logResource="EMAC_0/bufg_phy_rx_0/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="EMAC_0/gmii_rx_clk_0_delay"/><twPinLimit anchorID="65" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" locationPin="ILOGIC_X0Y129.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="66" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" locationPin="ILOGIC_X0Y136.SR" clockNet="EMAC_0/reset_i"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.191</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11 (SLICE_X69Y41.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathFromToDelay"><twSlack>1.809</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11</twDest><twTotPathDel>3.191</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X70Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X70Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;1&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_mux0000&lt;11&gt;1</twBEL><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11</twBEL></twPathDel><twLogDel>0.664</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6 (SLICE_X71Y39.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>1.931</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6</twDest><twTotPathDel>3.069</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X70Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X70Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;1&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_mux0000&lt;6&gt;1</twBEL><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6</twBEL></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>2.403</twRouteDel><twTotDel>3.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X71Y39.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathFromToDelay"><twSlack>1.933</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twDest><twTotPathDel>3.067</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X70Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X70Y44.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;1&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;6&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_mux0000&lt;5&gt;1</twBEL><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5</twBEL></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.400</twRouteDel><twTotDel>3.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="74" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.195</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X72Y38.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>8.805</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twTotPathDel>1.061</twTotPathDel><twClkSkew dest = "1.298" src = "1.397">0.099</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X72Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.608</twRouteDel><twTotDel>1.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X72Y38.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>8.958</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>0.908</twTotPathDel><twClkSkew dest = "1.298" src = "1.397">0.099</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X72Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y38.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>0.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X72Y38.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>8.958</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twTotPathDel>0.908</twTotPathDel><twClkSkew dest = "1.298" src = "1.397">0.099</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X72Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y38.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.442</twRouteDel><twTotDel>0.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="81" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.149</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X72Y19.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>3.851</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twDest><twTotPathDel>1.074</twTotPathDel><twClkSkew dest = "0.605" src = "0.645">0.040</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y19.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y19.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twBEL></twPathDel><twLogDel>0.445</twLogDel><twRouteDel>0.629</twRouteDel><twTotDel>1.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X72Y19.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>3.876</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twTotPathDel>1.049</twTotPathDel><twClkSkew dest = "0.605" src = "0.645">0.040</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y19.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.617</twRouteDel><twTotDel>1.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X73Y21.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>3.968</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType="FF">EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twDest><twTotPathDel>0.932</twTotPathDel><twClkSkew dest = "0.611" src = "0.676">0.065</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType='FF'>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X70Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>0.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/rx_client_clk_0</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst anchorID="88" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk0&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="89"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_tx_clk0&quot; 7.7 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="90" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH         50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.297</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD5), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_5</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>7.210</twTotPathDel><twClkSkew dest = "1.532" src = "1.584">0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_5</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y128.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;5&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_5</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.443</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.443</twRouteDel><twTotDel>7.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.659</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>6.766</twTotPathDel><twClkSkew dest = "1.532" src = "1.572">0.040</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y138.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;4&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_4</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.999</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.999</twRouteDel><twTotDel>6.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.712</twSlack><twSrc BELType="FF">EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType="CPU">EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>6.696</twTotPathDel><twClkSkew dest = "1.532" src = "1.589">0.057</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType='CPU'>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/rx_clk_0_i</twSrcClk><twPathDel><twSite>ILOGIC_X0Y122.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;3&gt;</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.929</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.929</twRouteDel><twTotDel>6.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">EMAC_0/rx_clk_0_i</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="97"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP &quot;fe_TEMAC_clk_phy_rx0&quot; 7.5 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="98" type="MINPERIOD" name="Tbgper_I" slack="5.834" period="7.500" constraintValue="7.500" deviceLimit="1.666" freqLimit="600.240" physResource="EMAC_0/bufg_phy_rx_0/I0" logResource="EMAC_0/bufg_phy_rx_0/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="EMAC_0/gmii_rx_clk_0_delay"/><twPinLimit anchorID="99" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR" locationPin="ILOGIC_X0Y129.SR" clockNet="EMAC_0/reset_i"/><twPinLimit anchorID="100" type="MINHIGHPULSE" name="Tispwh" slack="6.120" period="7.500" constraintValue="3.750" deviceLimit="0.690" physResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" logResource="EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR" locationPin="ILOGIC_X0Y136.SR" clockNet="EMAC_0/reset_i"/></twPinLimitRpt></twConst><twConst anchorID="101" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk0&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="102"><twPinLimitBanner>Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP &quot;fe_TEMAC_gtx_clk0&quot; 8 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="103" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH         50%;</twConstName><twItemCnt>17469246</twItemCnt><twErrCntSetup>107</twErrCntSetup><twErrCntEndPt>107</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11676</twEndPtCnt><twPathErrCnt>6274878</twPathErrCnt><twMinPer>8.960</twMinPer></twConstHead><twPathRptBanner iPaths="383442" iCriticalPaths="285079" sType="EndPoint">Paths for end point EMAC_0/inst_async_trigger/rd_en_32b_fifos_3 (SLICE_X24Y66.C6), 383442 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.260</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twTotPathDel>8.962</twTotPathDel><twClkSkew dest = "1.336" src = "1.299">-0.037</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut&lt;0&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/inst_async_trigger/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>EMAC_0/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>N188</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>EMAC_0/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010</twBEL><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twBEL></twPathDel><twLogDel>3.681</twLogDel><twRouteDel>5.281</twRouteDel><twTotDel>8.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.203</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twTotPathDel>8.905</twTotPathDel><twClkSkew dest = "1.336" src = "1.299">-0.037</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut&lt;1&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/inst_async_trigger/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>EMAC_0/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>N188</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>EMAC_0/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010</twBEL><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twBEL></twPathDel><twLogDel>3.673</twLogDel><twRouteDel>5.232</twRouteDel><twTotDel>8.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.193</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twTotPathDel>8.895</twTotPathDel><twClkSkew dest = "1.336" src = "1.299">-0.037</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut&lt;0&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;23&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/inst_async_trigger/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>EMAC_0/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>N188</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>EMAC_0/inst_async_trigger/rd_en_32b_fifos&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux0010</twBEL><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3</twBEL></twPathDel><twLogDel>3.649</twLogDel><twRouteDel>5.246</twRouteDel><twTotDel>8.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="209045" iCriticalPaths="114989" sType="EndPoint">Paths for end point EMAC_0/inst_async_trigger/trigger_time_tmp_15 (SLICE_X25Y66.D5), 209045 paths
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.105</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_15</twDest><twTotPathDel>8.807</twTotPathDel><twClkSkew dest = "1.336" src = "1.299">-0.037</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_15</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut&lt;0&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/inst_async_trigger/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>EMAC_0/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;15&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_15</twBEL></twPathDel><twLogDel>3.606</twLogDel><twRouteDel>5.201</twRouteDel><twTotDel>8.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.048</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_15</twDest><twTotPathDel>8.750</twTotPathDel><twClkSkew dest = "1.336" src = "1.299">-0.037</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_15</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut&lt;1&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/inst_async_trigger/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>EMAC_0/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;15&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_15</twBEL></twPathDel><twLogDel>3.598</twLogDel><twRouteDel>5.152</twRouteDel><twTotDel>8.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.038</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_15</twDest><twTotPathDel>8.740</twTotPathDel><twClkSkew dest = "1.336" src = "1.299">-0.037</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_15</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut&lt;0&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;23&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/inst_async_trigger/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>EMAC_0/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;15&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_15</twBEL></twPathDel><twLogDel>3.574</twLogDel><twRouteDel>5.166</twRouteDel><twTotDel>8.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="209045" iCriticalPaths="113547" sType="EndPoint">Paths for end point EMAC_0/inst_async_trigger/trigger_time_tmp_14 (SLICE_X25Y66.C5), 209045 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.102</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_14</twDest><twTotPathDel>8.804</twTotPathDel><twClkSkew dest = "1.336" src = "1.299">-0.037</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_14</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut&lt;0&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/inst_async_trigger/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>EMAC_0/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;14&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_14</twBEL></twPathDel><twLogDel>3.607</twLogDel><twRouteDel>5.197</twRouteDel><twTotDel>8.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.045</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_14</twDest><twTotPathDel>8.747</twTotPathDel><twClkSkew dest = "1.336" src = "1.299">-0.037</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_14</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut&lt;1&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;21&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/inst_async_trigger/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>EMAC_0/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;14&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_14</twBEL></twPathDel><twLogDel>3.599</twLogDel><twRouteDel>5.148</twRouteDel><twTotDel>8.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.035</twSlack><twSrc BELType="FF">EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">EMAC_0/inst_async_trigger/trigger_time_tmp_14</twDest><twTotPathDel>8.737</twTotPathDel><twClkSkew dest = "1.336" src = "1.299">-0.037</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>EMAC_0/inst_async_trigger/trigger_time_tmp_14</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">EMAC_0/tx_client_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/generate_32b_fifos[2].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>EMAC_0/inst_async_trigger/data_out_32bit_array&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_lut&lt;0&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Msub_comp_0_2_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/comp_0_2_addsub0000&lt;23&gt;_rt</twBEL><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/Madd_comp_0_2_addsub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>EMAC_0/inst_async_trigger/comp_0_2_addsub0001&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>EMAC_0/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>EMAC_0/inst_async_trigger/Mcompar_comp_0_2_cmp_lt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_and00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001021</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y65.B3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>EMAC_0/inst_async_trigger/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp_and0001</twComp><twBEL>EMAC_0/inst_async_trigger/rd_en_32b_fifos_3_mux001031</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y66.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>EMAC_0/inst_async_trigger/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>EMAC_0/inst_async_trigger/trigger_time_tmp&lt;15&gt;</twComp><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_mux0005&lt;14&gt;1</twBEL><twBEL>EMAC_0/inst_async_trigger/trigger_time_tmp_14</twBEL></twPathDel><twLogDel>3.575</twLogDel><twRouteDel>5.162</twRouteDel><twTotDel>8.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">EMAC_0/tx_client_clk_0</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP &quot;v5_emac_v1_5_gtp_clk&quot; 7.7 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Trper_CLKA" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKAL" logResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKAL" locationPin="RAMB36_X4Y6.CLKARDCLKL" clockNet="EMAC_0/tx_client_clk_0"/><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLKB" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKBL" logResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKBL" locationPin="RAMB36_X4Y6.CLKBWRCLKL" clockNet="EMAC_0/tx_client_clk_0"/><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKA" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/REGCLKAL" logResource="EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/REGCLKAL" locationPin="RAMB36_X4Y6.REGCLKARDRCLKL" clockNet="EMAC_0/tx_client_clk_0"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="126">1</twUnmetConstCnt><twDataSheet anchorID="127" twNameLen="15"><twClk2SUList anchorID="128" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>7.297</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="129"><twErrCnt>107</twErrCnt><twScore>79604</twScore><twSetupScore>79604</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>17472632</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17160</twConnCnt></twConstCov><twStats anchorID="130"><twMinPer>8.960</twMinPer><twFootnote number="1" /><twMaxFreq>111.607</twMaxFreq><twMaxFromToDel>3.191</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Sep 19 16:51:15 2011 </twTimestamp></twFoot><twClientInfo anchorID="131"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 504 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
