{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 02:33:10 2020 " "Info: Processing started: Sun Jul 19 02:33:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off CAP -c CAP " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CAP -c CAP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/Mehrdad/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Instruction_MEM.vwf " "Info: Using vector source file \"C:/Users/Mehrdad/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/Instruction_MEM.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a8 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a8\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a9 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a9\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a10 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a10\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a11 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a11\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a12 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a12\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a13 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a13\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a14 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a14\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a15 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a15\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a16 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a16\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a17 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a17\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a18 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a18\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a19 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a19\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a20 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a20\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a21 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a21\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a22 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a22\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a23 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a23\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a24 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a24\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a25 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a25\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a26 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a26\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a27 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a27\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a28 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a28\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a29 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a29\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a30 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a30\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a31 " "Warning: Write to auto-size memory block \"lpm_ram_dp1:inst\|altsyncram:altsyncram_component\|altsyncram_rrq1:auto_generated\|ram_block1a31\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     23.58 % " "Info: Simulation coverage is      23.58 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "264 " "Info: Number of transitions in simulation is 264" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 32 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 02:33:14 2020 " "Info: Processing ended: Sun Jul 19 02:33:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
