T_1\r\nF_1 ( T_2 V_1 , T_3 * V_2 )\r\n{\r\nT_4 * V_3 ;\r\nT_1 V_4 = FALSE ;\r\nif ( ! V_2 ) return FALSE ;\r\nswitch ( V_2 -> V_5 . V_6 [ V_1 ] ) {\r\ncase V_7 :\r\ncase V_8 :\r\ncase V_9 :\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\ncase V_14 :\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_17 :\r\nV_4 = TRUE ;\r\nbreak;\r\ncase V_18 :\r\nV_3 = F_2 ( V_2 -> V_5 . V_19 [ V_1 ] ) ;\r\nif ( ( V_3 != NULL ) && ( ( V_3 -> V_20 == NULL ) || ! F_3 ( V_1 ) ) ) {\r\nif ( ( V_3 -> type == V_21 ) || ( V_3 -> type == V_22 ) ||\r\n( ( ( V_3 -> V_23 == V_24 ) || ( V_3 -> V_23 == V_25 ) ) &&\r\n( F_4 ( V_3 -> type ) || F_5 ( V_3 -> type ) ) ) ) {\r\nV_4 = TRUE ;\r\n}\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_4 ;\r\n}\r\nT_1\r\nF_6 ( T_2 V_1 , T_3 * V_2 )\r\n{\r\nT_4 * V_3 ;\r\nT_1 V_26 = FALSE ;\r\nif ( ! V_2 ) return FALSE ;\r\nswitch ( V_2 -> V_5 . V_6 [ V_1 ] ) {\r\ncase V_18 :\r\nV_3 = F_2 ( V_2 -> V_5 . V_19 [ V_1 ] ) ;\r\nif ( V_3 != NULL ) {\r\nif ( ( V_3 -> type == V_27 ) || ( V_3 -> type == V_28 ) ||\r\n( ( V_3 -> V_20 != NULL ) &&\r\n( ( V_3 -> type == V_21 ) || ( V_3 -> type == V_22 ) ||\r\nF_4 ( V_3 -> type ) || F_5 ( V_3 -> type ) ) ) ) {\r\nV_26 = TRUE ;\r\n}\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_26 ;\r\n}
