// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

// out is the output of the and gate

// The and of a and b is assined to out	 
//this is the and gate's output	
	
endmodule
