<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>Radix2wECC</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_115_1>
                <TripCount>7</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_115_1>
            <VITIS_LOOP_53_4_VITIS_LOOP_54_5>
                <TripCount>165</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_53_4_VITIS_LOOP_54_5>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>14</BRAM_18K>
            <FF>21098</FF>
            <LUT>33860</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>Radix2wECC</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Radix2wECC</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Radix2wECC</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>Radix2wECC</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>Radix2wECC</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_1_fu_489</InstName>
                    <ModuleName>Radix2wECC_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>489</ID>
                    <BindInstances>empty_129_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_2_fu_497</InstName>
                    <ModuleName>Radix2wECC_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>497</ID>
                    <BindInstances>empty_126_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_33_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>505</ID>
                    <BindInstances>add_ln33_fu_85_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_3_fu_511</InstName>
                    <ModuleName>Radix2wECC_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>511</ID>
                    <BindInstances>empty_125_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_36_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>519</ID>
                    <BindInstances>add_ln36_fu_85_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_39_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>525</ID>
                    <BindInstances>add_ln39_fu_85_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bf_inv_fu_531</InstName>
                    <ModuleName>bf_inv</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>531</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64</InstName>
                            <ModuleName>bf_inv_Pipeline_VITIS_LOOP_25_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>64</ID>
                            <BindInstances>i_26_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70</InstName>
                            <ModuleName>bf_inv_Pipeline_VITIS_LOOP_25_18</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <BindInstances>i_24_fu_78_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76</InstName>
                            <ModuleName>bf_inv_Pipeline_VITIS_LOOP_33_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>i_23_fu_72_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83</InstName>
                            <ModuleName>bf_inv_Pipeline_VITIS_LOOP_33_19</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>83</ID>
                            <BindInstances>i_21_fu_72_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln28_fu_132_p2 add_ln28_1_fu_142_p2 j_fu_152_p2 sub_ln80_fu_166_p2 sub_ln1691_fu_228_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bf_mult_2_fu_536</InstName>
                    <ModuleName>bf_mult_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>536</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62</InstName>
                            <ModuleName>bf_mult_2_Pipeline_VITIS_LOOP_33_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <BindInstances>i_14_fu_84_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68</InstName>
                            <ModuleName>bf_mult_2_Pipeline_VITIS_LOOP_33_15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>68</ID>
                            <BindInstances>i_13_fu_84_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_15_fu_189_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bf_mult_1_fu_541</InstName>
                    <ModuleName>bf_mult_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>541</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72</InstName>
                            <ModuleName>bf_mult_1_Pipeline_VITIS_LOOP_33_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>72</ID>
                            <BindInstances>i_17_fu_84_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf_mult_1_Pipeline_VITIS_LOOP_33_16_fu_78</InstName>
                            <ModuleName>bf_mult_1_Pipeline_VITIS_LOOP_33_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>78</ID>
                            <BindInstances>i_16_fu_84_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_18_fu_195_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_33_110</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>548</ID>
                    <BindInstances>i_41_fu_88_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_33_111</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>556</ID>
                    <BindInstances>i_40_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_33_112</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>564</ID>
                    <BindInstances>i_39_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_point_add_fu_572</InstName>
                    <ModuleName>point_add</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>572</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114</InstName>
                            <ModuleName>point_add_Pipeline_VITIS_LOOP_33_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>114</ID>
                            <BindInstances>i_3_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123</InstName>
                            <ModuleName>point_add_Pipeline_VITIS_LOOP_33_14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>123</ID>
                            <BindInstances>i_2_fu_87_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf_inv_fu_132</InstName>
                            <ModuleName>bf_inv</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>132</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64</InstName>
                                    <ModuleName>bf_inv_Pipeline_VITIS_LOOP_25_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>64</ID>
                                    <BindInstances>i_26_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70</InstName>
                                    <ModuleName>bf_inv_Pipeline_VITIS_LOOP_25_18</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>70</ID>
                                    <BindInstances>i_24_fu_78_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76</InstName>
                                    <ModuleName>bf_inv_Pipeline_VITIS_LOOP_33_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>76</ID>
                                    <BindInstances>i_23_fu_72_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83</InstName>
                                    <ModuleName>bf_inv_Pipeline_VITIS_LOOP_33_19</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>83</ID>
                                    <BindInstances>i_21_fu_72_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln28_fu_132_p2 add_ln28_1_fu_142_p2 j_fu_152_p2 sub_ln80_fu_166_p2 sub_ln1691_fu_228_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf_mult_1_fu_137</InstName>
                            <ModuleName>bf_mult_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>137</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72</InstName>
                                    <ModuleName>bf_mult_1_Pipeline_VITIS_LOOP_33_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>72</ID>
                                    <BindInstances>i_17_fu_84_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_bf_mult_1_Pipeline_VITIS_LOOP_33_16_fu_78</InstName>
                                    <ModuleName>bf_mult_1_Pipeline_VITIS_LOOP_33_16</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>78</ID>
                                    <BindInstances>i_16_fu_84_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_18_fu_195_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf_mult_2_fu_144</InstName>
                            <ModuleName>bf_mult_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>144</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62</InstName>
                                    <ModuleName>bf_mult_2_Pipeline_VITIS_LOOP_33_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>62</ID>
                                    <BindInstances>i_14_fu_84_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68</InstName>
                                    <ModuleName>bf_mult_2_Pipeline_VITIS_LOOP_33_15</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>68</ID>
                                    <BindInstances>i_13_fu_84_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_15_fu_189_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf_add_1_fu_150</InstName>
                            <ModuleName>bf_add_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>150</ID>
                            <BindInstances>i_28_fu_73_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bf_mult_fu_160</InstName>
                            <ModuleName>bf_mult</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>160</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_bf_mult_Pipeline_VITIS_LOOP_33_1_fu_72</InstName>
                                    <ModuleName>bf_mult_Pipeline_VITIS_LOOP_33_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>72</ID>
                                    <BindInstances>i_12_fu_84_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_bf_mult_Pipeline_VITIS_LOOP_33_17_fu_78</InstName>
                                    <ModuleName>bf_mult_Pipeline_VITIS_LOOP_33_17</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>78</ID>
                                    <BindInstances>i_10_fu_84_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_19_fu_195_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_Pipeline_VITIS_LOOP_33_1_fu_168</InstName>
                            <ModuleName>point_add_Pipeline_VITIS_LOOP_33_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>168</ID>
                            <BindInstances>i_8_fu_84_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176</InstName>
                            <ModuleName>point_add_Pipeline_VITIS_LOOP_33_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>176</ID>
                            <BindInstances>i_7_fu_84_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184</InstName>
                            <ModuleName>point_add_Pipeline_VITIS_LOOP_33_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>184</ID>
                            <BindInstances>i_5_fu_84_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_77_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>584</ID>
                    <BindInstances>i_30_fu_106_p2 sub_ln708_fu_142_p2 sub_ln708_1_fu_148_p2 sub_ln708_2_fu_154_p2 sub_ln708_3_fu_184_p2 sub_ln708_4_fu_216_p2 sub_ln708_5_fu_222_p2 sub_ln708_6_fu_228_p2 sub_ln708_7_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_56_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>592</ID>
                    <BindInstances>j_3_fu_98_p2 add_ln57_1_fu_115_p2 add_ln57_fu_125_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_92_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>600</ID>
                    <BindInstances>add_ln94_fu_84_p2 sub_ln93_fu_90_p2 sub_ln93_1_fu_121_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_33_113</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>607</ID>
                    <BindInstances>i_38_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_33_114</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>615</ID>
                    <BindInstances>i_36_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_33_115</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>623</ID>
                    <BindInstances>i_34_fu_84_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631</InstName>
                    <ModuleName>Radix2wECC_Pipeline_VITIS_LOOP_33_116</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>631</ID>
                    <BindInstances>i_32_fu_92_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_17_fu_641</InstName>
                    <ModuleName>Radix2wECC_Pipeline_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>641</ID>
                    <BindInstances>empty_128_fu_99_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Radix2wECC_Pipeline_18_fu_649</InstName>
                    <ModuleName>Radix2wECC_Pipeline_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>649</ID>
                    <BindInstances>empty_127_fu_99_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>buff1_U buff2_U buff3_U add_ln116_fu_853_p2 add_ln115_fu_865_p2 add_ln53_fu_910_p2 add_ln53_1_fu_919_p2 add_ln86_fu_1033_p2 add_ln86_1_fu_1083_p2 add_ln86_2_fu_1093_p2 Q_fu_1114_p2 neg_fu_1133_p2 add_ln66_fu_1202_p2 add_ln66_1_fu_1208_p2 sub_ln66_fu_1221_p2 sub_ln66_1_fu_1236_p2 k_2_fu_1282_p2 values_x_V_U values_y_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Radix2wECC_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_94_p2" SOURCE="" URAM="0" VARIABLE="empty_129"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_94_p2" SOURCE="" URAM="0" VARIABLE="empty_126"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_94_p2" SOURCE="" URAM="0" VARIABLE="empty_125"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_33_1</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>6</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>241</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>944</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_85_p2" SOURCE="module.cpp:33" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_36_2</Name>
            <Loops>
                <VITIS_LOOP_36_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_2>
                        <Name>VITIS_LOOP_36_2</Name>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>239</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>944</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_85_p2" SOURCE="module.cpp:36" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_39_3</Name>
            <Loops>
                <VITIS_LOOP_39_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.008</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_3>
                        <Name>VITIS_LOOP_39_3</Name>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>239</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>944</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_85_p2" SOURCE="module.cpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_inv_Pipeline_VITIS_LOOP_25_1</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="i_26_fu_78_p2" SOURCE="gf2_arithmetic.cpp:26" URAM="0" VARIABLE="i_26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_inv_Pipeline_VITIS_LOOP_25_18</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>857</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="i_24_fu_78_p2" SOURCE="gf2_arithmetic.cpp:26" URAM="0" VARIABLE="i_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_inv_Pipeline_VITIS_LOOP_33_1</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>78</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_23_fu_72_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_inv_Pipeline_VITIS_LOOP_33_19</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>78</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_21_fu_72_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_inv</Name>
            <Loops>
                <VITIS_LOOP_75_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.041</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1>
                        <Name>VITIS_LOOP_75_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64</Instance>
                            <Instance>grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70</Instance>
                            <Instance>grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76</Instance>
                            <Instance>grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83</Instance>
                        </InstanceList>
                    </VITIS_LOOP_75_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1415</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5467</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_132_p2" SOURCE="gf2_arithmetic.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_142_p2" SOURCE="gf2_arithmetic.cpp:28" URAM="0" VARIABLE="add_ln28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="sub" PRAGMA="" RTLNAME="j_fu_152_p2" SOURCE="gf2_arithmetic.cpp:76" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_166_p2" SOURCE="gf2_arithmetic.cpp:80" URAM="0" VARIABLE="sub_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1691_fu_228_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691" URAM="0" VARIABLE="sub_ln1691"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult_1_Pipeline_VITIS_LOOP_33_1</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>721</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_17_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult_1_Pipeline_VITIS_LOOP_33_16</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult_1</Name>
            <Loops>
                <VITIS_LOOP_56_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>650</Best-caseLatency>
                    <Average-caseLatency>28028</Average-caseLatency>
                    <Worst-caseLatency>55406</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.554 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>650 ~ 55406</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_1>
                        <Name>VITIS_LOOP_56_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>649 ~ 55405</Latency>
                        <AbsoluteTimeLatency>6.490 us ~ 0.554 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>342</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 342</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72</Instance>
                            <Instance>grp_bf_mult_1_Pipeline_VITIS_LOOP_33_16_fu_78</Instance>
                        </InstanceList>
                    </VITIS_LOOP_56_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1045</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1855</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_195_p2" SOURCE="gf2_arithmetic.cpp:56" URAM="0" VARIABLE="i_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_33_110</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.391</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>873</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_41_fu_88_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult_2_Pipeline_VITIS_LOOP_33_1</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>721</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult_2_Pipeline_VITIS_LOOP_33_15</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult_2</Name>
            <Loops>
                <VITIS_LOOP_56_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>650</Best-caseLatency>
                    <Average-caseLatency>28028</Average-caseLatency>
                    <Worst-caseLatency>55406</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.554 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>650 ~ 55406</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_1>
                        <Name>VITIS_LOOP_56_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>649 ~ 55405</Latency>
                        <AbsoluteTimeLatency>6.490 us ~ 0.554 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>342</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 342</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62</Instance>
                            <Instance>grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68</Instance>
                        </InstanceList>
                    </VITIS_LOOP_56_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1208</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1855</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_189_p2" SOURCE="gf2_arithmetic.cpp:56" URAM="0" VARIABLE="i_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_33_111</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_40_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_33_112</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_39_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_Pipeline_VITIS_LOOP_33_13</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>176</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_79_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_Pipeline_VITIS_LOOP_33_14</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>176</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_87_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_add_1</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_28_fu_73_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult_Pipeline_VITIS_LOOP_33_1</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>721</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult_Pipeline_VITIS_LOOP_33_17</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf_mult</Name>
            <Loops>
                <VITIS_LOOP_56_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.956</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>650</Best-caseLatency>
                    <Average-caseLatency>28028</Average-caseLatency>
                    <Worst-caseLatency>55406</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.554 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>650 ~ 55406</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_1>
                        <Name>VITIS_LOOP_56_1</Name>
                        <TripCount>162</TripCount>
                        <Latency>649 ~ 55405</Latency>
                        <AbsoluteTimeLatency>6.490 us ~ 0.554 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>342</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 342</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bf_mult_Pipeline_VITIS_LOOP_33_1_fu_72</Instance>
                            <Instance>grp_bf_mult_Pipeline_VITIS_LOOP_33_17_fu_78</Instance>
                        </InstanceList>
                    </VITIS_LOOP_56_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1045</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1855</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="i_19_fu_195_p2" SOURCE="gf2_arithmetic.cpp:56" URAM="0" VARIABLE="i_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_Pipeline_VITIS_LOOP_33_1</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_Pipeline_VITIS_LOOP_33_11</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add_Pipeline_VITIS_LOOP_33_12</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>point_add</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.041</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8453</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>12725</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_56_6</Name>
            <Loops>
                <VITIS_LOOP_56_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.328</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_6>
                        <Name>VITIS_LOOP_56_6</Name>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_56_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_6" OPTYPE="add" PRAGMA="" RTLNAME="j_3_fu_98_p2" SOURCE="module.cpp:56" URAM="0" VARIABLE="j_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_115_p2" SOURCE="module.cpp:57" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_125_p2" SOURCE="module.cpp:57" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_92_1</Name>
            <Loops>
                <VITIS_LOOP_92_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.808</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_92_1>
                        <Name>VITIS_LOOP_92_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_92_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>131</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>205</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_84_p2" SOURCE="module.cpp:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_fu_90_p2" SOURCE="module.cpp:93" URAM="0" VARIABLE="sub_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln93_1_fu_121_p2" SOURCE="module.cpp:93" URAM="0" VARIABLE="sub_ln93_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_33_113</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_38_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_33_114</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_36_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_33_115</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_34_fu_84_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_34"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_33_116</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <TripCount>166</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>1.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="i_32_fu_92_p2" SOURCE="gf2_arithmetic.cpp:33" URAM="0" VARIABLE="i_32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_VITIS_LOOP_77_7</Name>
            <Loops>
                <VITIS_LOOP_77_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.833</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_77_7>
                        <Name>VITIS_LOOP_77_7</Name>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_77_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>407</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3751</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="add" PRAGMA="" RTLNAME="i_30_fu_106_p2" SOURCE="module.cpp:77" URAM="0" VARIABLE="i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_fu_142_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_1_fu_148_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_2_fu_154_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_3_fu_184_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_4_fu_216_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_5_fu_222_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_6_fu_228_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_7_fu_258_p2" SOURCE="D:/vitis/xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_17</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_99_p2" SOURCE="" URAM="0" VARIABLE="empty_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC_Pipeline_18</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_127_fu_99_p2" SOURCE="" URAM="0" VARIABLE="empty_127"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Radix2wECC</Name>
            <Loops>
                <VITIS_LOOP_115_1/>
                <VITIS_LOOP_53_4_VITIS_LOOP_54_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_115_1>
                        <Name>VITIS_LOOP_115_1</Name>
                        <TripCount>7</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_point_add_fu_572</Instance>
                        </InstanceList>
                    </VITIS_LOOP_115_1>
                    <VITIS_LOOP_53_4_VITIS_LOOP_54_5>
                        <Name>VITIS_LOOP_53_4_VITIS_LOOP_54_5</Name>
                        <TripCount>165</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Radix2wECC_Pipeline_VITIS_LOOP_56_6_fu_592</Instance>
                            <Instance>grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600</Instance>
                            <Instance>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607</Instance>
                            <Instance>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615</Instance>
                            <Instance>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623</Instance>
                            <Instance>grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631</Instance>
                        </InstanceList>
                    </VITIS_LOOP_53_4_VITIS_LOOP_54_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>14</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <FF>21098</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>19</UTIL_FF>
                    <LUT>33860</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>63</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff1_U" SOURCE="module.cpp:23" URAM="0" VARIABLE="buff1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff2_U" SOURCE="module.cpp:24" URAM="0" VARIABLE="buff2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff3_U" SOURCE="module.cpp:25" URAM="0" VARIABLE="buff3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_853_p2" SOURCE="module.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_865_p2" SOURCE="module.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_910_p2" SOURCE="module.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_919_p2" SOURCE="module.cpp:53" URAM="0" VARIABLE="add_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_1033_p2" SOURCE="module.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_1083_p2" SOURCE="module.cpp:86" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_2_fu_1093_p2" SOURCE="module.cpp:86" URAM="0" VARIABLE="add_ln86_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="sub" PRAGMA="" RTLNAME="Q_fu_1114_p2" SOURCE="module.cpp:86" URAM="0" VARIABLE="Q"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="sub" PRAGMA="" RTLNAME="neg_fu_1133_p2" SOURCE="" URAM="0" VARIABLE="neg"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_1202_p2" SOURCE="module.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_1208_p2" SOURCE="module.cpp:66" URAM="0" VARIABLE="add_ln66_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln66_fu_1221_p2" SOURCE="module.cpp:66" URAM="0" VARIABLE="sub_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln66_1_fu_1236_p2" SOURCE="module.cpp:66" URAM="0" VARIABLE="sub_ln66_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4_VITIS_LOOP_54_5" OPTYPE="add" PRAGMA="" RTLNAME="k_2_fu_1282_p2" SOURCE="module.cpp:54" URAM="0" VARIABLE="k_2"/>
                <BindNode BINDTYPE="storage" BRAM="5" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="values_x_V_U" SOURCE="" URAM="0" VARIABLE="values_x_V"/>
                <BindNode BINDTYPE="storage" BRAM="5" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="values_y_V_U" SOURCE="" URAM="0" VARIABLE="values_y_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="k" index="0" direction="inout" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="k_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="k_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x_o" index="1" direction="inout" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="x_o_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_o_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y_o" index="2" direction="inout" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="y_o_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_o_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="k_1" access="W" description="Data signal of k" range="32">
                    <fields>
                        <field offset="0" width="32" name="k" access="W" description="Bit 31 to 0 of k"/>
                    </fields>
                </register>
                <register offset="0x14" name="k_2" access="W" description="Data signal of k" range="32">
                    <fields>
                        <field offset="0" width="32" name="k" access="W" description="Bit 63 to 32 of k"/>
                    </fields>
                </register>
                <register offset="0x1c" name="x_o_1" access="W" description="Data signal of x_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="x_o" access="W" description="Bit 31 to 0 of x_o"/>
                    </fields>
                </register>
                <register offset="0x20" name="x_o_2" access="W" description="Data signal of x_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="x_o" access="W" description="Bit 63 to 32 of x_o"/>
                    </fields>
                </register>
                <register offset="0x28" name="y_o_1" access="W" description="Data signal of y_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="y_o" access="W" description="Bit 31 to 0 of y_o"/>
                    </fields>
                </register>
                <register offset="0x2c" name="y_o_2" access="W" description="Data signal of y_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="y_o" access="W" description="Bit 63 to 32 of y_o"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="k"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="x_o"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="y_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="k"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="k"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="x_o"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="x_o"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="y_o"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="y_o"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                    <column name="s_axi_control">k_1, 0x10, 32, W, Data signal of k, </column>
                    <column name="s_axi_control">k_2, 0x14, 32, W, Data signal of k, </column>
                    <column name="s_axi_control">x_o_1, 0x1c, 32, W, Data signal of x_o, </column>
                    <column name="s_axi_control">x_o_2, 0x20, 32, W, Data signal of x_o, </column>
                    <column name="s_axi_control">y_o_1, 0x28, 32, W, Data signal of y_o, </column>
                    <column name="s_axi_control">y_o_2, 0x2c, 32, W, Data signal of y_o, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="k">inout, pointer</column>
                    <column name="x_o">inout, pointer</column>
                    <column name="y_o">inout, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="k">m_axi_gmem, interface, , </column>
                    <column name="k">s_axi_control, register, offset, name=k_1 offset=0x10 range=32</column>
                    <column name="k">s_axi_control, register, offset, name=k_2 offset=0x14 range=32</column>
                    <column name="x_o">m_axi_gmem, interface, , </column>
                    <column name="x_o">s_axi_control, register, offset, name=x_o_1 offset=0x1c range=32</column>
                    <column name="x_o">s_axi_control, register, offset, name=x_o_2 offset=0x20 range=32</column>
                    <column name="y_o">m_axi_gmem, interface, , </column>
                    <column name="y_o">s_axi_control, register, offset, name=y_o_1 offset=0x28 range=32</column>
                    <column name="y_o">s_axi_control, register, offset, name=y_o_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem">anonymous, read, 6, 32, module.cpp:27:2</column>
                    <column name="m_axi_gmem">anonymous, read, 6, 32, module.cpp:28:2</column>
                    <column name="m_axi_gmem">anonymous, read, 6, 32, module.cpp:29:2</column>
                    <column name="m_axi_gmem">anonymous, write, 6, 32, module.cpp:81:5</column>
                    <column name="m_axi_gmem">anonymous, write, 6, 32, module.cpp:82:5</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="4">HW Interface, Variable, Problem, Location</keys>
                    <column name="m_axi_gmem">y_o, Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., module.cpp:82:5</column>
                    <column name="m_axi_gmem">x_o, Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., module.cpp:81:5</column>
                    <column name="m_axi_gmem">y_o, Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., module.cpp:29:2</column>
                    <column name="m_axi_gmem">x_o, Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., module.cpp:28:2</column>
                    <column name="m_axi_gmem">k, Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., module.cpp:27:2</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="module.cpp:18" status="valid" parentFunction="radix2wecc" variable="k" isDirective="0" options="m_axi depth=6 port=k offset=slave"/>
        <Pragma type="interface" location="module.cpp:19" status="valid" parentFunction="radix2wecc" variable="x_o" isDirective="0" options="m_axi depth=6 port=x_o offset=slave"/>
        <Pragma type="interface" location="module.cpp:20" status="valid" parentFunction="radix2wecc" variable="y_o" isDirective="0" options="m_axi depth=6 port=y_o offset=slave"/>
        <Pragma type="interface" location="module.cpp:21" status="valid" parentFunction="radix2wecc" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
</profile>

