#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec  3 07:42:02 2020
# Process ID: 12524
# Current directory: C:/Users/scott/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14496
# Log file: C:/Users/scott/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/scott/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 683.262 ; gain = 77.152
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 745.340 ; gain = 23.711
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 789.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 789.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 789.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 789.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 789.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 834.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 834.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 834.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 835.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 837.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 839.922 ; gain = 1.148
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 843.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 843.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1301.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.480 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.480 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.480 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.480 ; gain = 0.000
run 2000 ns
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.480 ; gain = 0.000
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.480 ; gain = 0.000
run 2000 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1301.480 ; gain = 0.000
run 200 ns
run 2000 ns
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v:59]
ERROR: [VRFC 10-2790] Verilog 2000 keyword assign used in incorrect context [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v:59]
ERROR: [VRFC 10-2865] module 'divider_statemachine' ignored due to previous errors [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
set_property top testbench_primetester [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_primetester' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_primetester_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_primetester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_primetester
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_primetester_behav xil_defaultlib.testbench_primetester xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_primetester_behav xil_defaultlib.testbench_primetester xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.testbench_primetester
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_primetester_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_primetester_behav -key {Behavioral:sim_1:Functional:testbench_primetester} -tclbatch {testbench_primetester.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_primetester.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_primetester_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 200 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
set_property top testbench_divider [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_divider' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_divider_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_divider
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_divider_behav xil_defaultlib.testbench_divider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.time_counter_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.testbench_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_divider_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_divider_behav -key {Behavioral:sim_1:Functional:testbench_divider} -tclbatch {testbench_divider.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_divider.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_divider_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top testbench_primetester [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_primetester' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_primetester_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_primetester_behav xil_defaultlib.testbench_primetester xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_primetester_behav xil_defaultlib.testbench_primetester xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.LSR_module
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.testbench_primetester
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_primetester_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_primetester_behav -key {Behavioral:sim_1:Functional:testbench_primetester} -tclbatch {testbench_primetester.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_primetester.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_primetester_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20000 ns
run 20 ms
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1448.391 ; gain = 0.000
close [ open C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v w ]
add_files C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_primetester' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_primetester_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_primetester_behav xil_defaultlib.testbench_primetester xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_primetester_behav xil_defaultlib.testbench_primetester xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_primetester_behav -key {Behavioral:sim_1:Functional:testbench_primetester} -tclbatch {testbench_primetester.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_primetester.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_primetester_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1448.391 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1448.391 ; gain = 0.000
close [ open C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v w ]
add_files C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7_clks.v
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab6/lab6.srcs/sources_1/imports/new/ring_counter_module.v C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab6/lab6.srcs/sources_1/imports/new/hex7seg.v C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab6/lab6.srcs/sources_1/imports/new/selector.v}
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab6/lab6.srcs/sources_1/imports/new/m8_1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/flash_module.v
update_compile_order -fileset sources_1
open_project C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1448.391 ; gain = 0.000
update_compile_order -fileset sources_1
current_project lab7
update_compile_order -fileset sources_1
launch_runs impl_1
[Thu Dec  3 13:50:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 13:50:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 13:53:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2783.953 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2783.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2783.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 2880.750 ; gain = 745.820
reset_run synth_1
launch_runs impl_1
[Thu Dec  3 14:01:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 14:01:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 14:04:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v w ]
add_files -fileset sim_1 C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v
update_compile_order -fileset sim_1
set_property top testbench_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3777.246 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3777.246 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim/xsim.dir/testbench_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim/xsim.dir/testbench_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  3 14:16:38 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  3 14:16:38 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3777.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 3777.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3777.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3777.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3777.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3777.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3777.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3777.246 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3777.246 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 14:37:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 14:37:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
current_project lab5
close_project
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 14:50:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 14:50:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 14:52:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 14:52:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 14:56:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 14:56:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 15:00:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 15:00:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3777.246 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89CA1A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3846.621 ; gain = 69.375
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 15:08:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 15:08:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 15:12:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 15:12:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 15:17:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 15:18:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 15:18:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 15:23:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 15:23:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3896.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3896.664 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4008.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 4008.457 ; gain = 0.000
run 1000 ns
close [ open C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/led_counter_module.v w ]
add_files C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/led_counter_module.v
update_compile_order -fileset sources_1
open_project C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
current_project lab7
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 15:53:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 15:53:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
current_project lab5
open_project C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4008.457 ; gain = 0.000
update_compile_order -fileset sources_1
current_project lab5
close_project
current_project lab7
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 15:59:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 15:59:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project lab6
current_project lab7
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 16:08:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 16:08:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 16:09:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 16:09:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ledO' on this module [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4100.777 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ledO' [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4106.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4106.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'ledO' [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4106.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4146.719 ; gain = 40.266
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 4146.719 ; gain = 40.266
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4146.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4146.848 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 4146.848 ; gain = 0.000
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/LSR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_4bitmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_4bitmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/comparator_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/divider_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/lab7/lab7_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/prime_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/primetester_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module primetester_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/subtractor_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/imports/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sources_1/new/top_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
"xelab -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ed10dc79466a44d9a5f49d70030af073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_top_behav xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.LSR_module
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.top_statemachine
Compiling module xil_defaultlib.edge_detector
Compiling module xil_defaultlib.prime_statemachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.divider_statemachine
Compiling module xil_defaultlib.comparator_4bitmodule
Compiling module xil_defaultlib.comparator_module
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.subtractor_module
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.primetester_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4146.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_top_behav -key {Behavioral:sim_1:Functional:testbench_top} -tclbatch {testbench_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4146.848 ; gain = 0.000
run 1000 ns
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 16:27:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 16:27:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 16:33:13 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 16:33:13 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 16:38:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 16:38:43 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 16:40:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 16:40:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 16:46:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 16:46:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Dec  3 16:47:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/synth_1/runme.log
[Thu Dec  3 16:47:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7/lab7.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab7.xpr.zip -temp_dir C:/Users/scott/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12524-DESKTOP-QL7M0FJ -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/scott/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12524-DESKTOP-QL7M0FJ' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/scott/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12524-DESKTOP-QL7M0FJ/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
