// Seed: 2497115966
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output wire id_4,
    output supply0 id_5
    , id_19,
    input tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    output tri0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output tri id_14,
    output supply0 id_15,
    input wor id_16,
    input wor id_17
);
endmodule
module module_1 #(
    parameter id_6 = 32'd71,
    parameter id_7 = 32'd80
) (
    output supply1 id_0,
    output wand id_1,
    input wire id_2,
    output wire id_3,
    output wand id_4,
    output supply0 id_5,
    input supply1 _id_6,
    input uwire _id_7,
    output wor id_8
);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_2,
      id_0,
      id_5,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_8,
      id_2,
      id_2,
      id_1,
      id_4,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic id_11;
  ;
  wire [id_7  >>  1 : id_6] id_12;
endmodule
