do compile_pid.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Copying /home/max/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:40 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../fp_pkg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fp_pkg
# ** Error: ../fp_pkg.vhdl(22): near "2": (vcom-1576) expecting STRING or IDENTIFIER or << or '('.
# ** Error: ../fp_pkg.vhdl(23): (vcom-1136) Unknown identifier "FP_MULRES_WIDTH".
# ** Error: ../fp_pkg.vhdl(23): ** Error: (vcom-1591) Bad expression in left bound of range expression.
# ** Error: ../fp_pkg.vhdl(23): Type error in range expression.
# ** Error: ../fp_pkg.vhdl(31): VHDL Compiler exiting
# End time: 12:56:41 on Oct 10,2019, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: /home/max/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile_pid.do line 4
# /home/max/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -work work -2008 ../fp_pkg.vhdl"
do compile_pid.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:12 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../fp_pkg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fp_pkg
# -- Compiling package body fp_pkg
# -- Loading package fp_pkg
# End time: 12:57:12 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:12 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../pid.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fp_pkg
# -- Compiling entity pid
# -- Compiling architecture behavior of pid
# End time: 12:57:13 on Oct 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do sim_pid.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:18 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../fp_pkg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fp_pkg
# -- Compiling package body fp_pkg
# -- Loading package fp_pkg
# End time: 12:57:18 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:18 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 pid_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fp_pkg
# -- Compiling entity pid_tb
# -- Compiling architecture tb of pid_tb
# End time: 12:57:18 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ps work.pid_tb 
# Start time: 12:57:18 on Oct 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fp_pkg(body)
# Loading work.pid_tb(tb)
# Loading work.pid(behavior)
do compile_pid.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:27 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../fp_pkg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fp_pkg
# -- Compiling package body fp_pkg
# -- Loading package fp_pkg
# End time: 13:36:27 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:27 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../pid.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fp_pkg
# -- Compiling entity pid
# -- Compiling architecture behavior of pid
# End time: 13:36:28 on Oct 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do sim_pid.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:32 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../fp_pkg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fp_pkg
# -- Compiling package body fp_pkg
# -- Loading package fp_pkg
# End time: 13:36:33 on Oct 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:33 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 pid_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fp_pkg
# -- Compiling entity pid_tb
# -- Compiling architecture tb of pid_tb
# ** Error: pid_tb.vhdl(55): String literal has a character '2' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: pid_tb.vhdl(56): String literal has a character '3' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: pid_tb.vhdl(57): String literal has a character '5' not in the enumeration type ieee.std_logic_1164.STD_ULOGIC.
# ** Error (suppressible): pid_tb.vhdl(55): (vcom-1272) Length of formal "GAIN_P" is 17; length of actual is 5.
# ** Error (suppressible): pid_tb.vhdl(56): (vcom-1272) Length of formal "GAIN_I" is 17; length of actual is 5.
# ** Error (suppressible): pid_tb.vhdl(57): (vcom-1272) Length of formal "GAIN_D" is 17; length of actual is 5.
# ** Error: pid_tb.vhdl(119): VHDL Compiler exiting
# End time: 13:36:33 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/max/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sim_pid.do line 2
# /home/max/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -work work -2008 pid_tb.vhdl"
do sim_pid.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:08 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../fp_pkg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fp_pkg
# -- Compiling package body fp_pkg
# -- Loading package fp_pkg
# End time: 13:37:09 on Oct 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:09 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 pid_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fp_pkg
# -- Compiling entity pid_tb
# -- Compiling architecture tb of pid_tb
# End time: 13:37:09 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:37:09 on Oct 10,2019, Elapsed time: 0:39:51
# Errors: 7, Warnings: 0
# vsim -t ps work.pid_tb 
# Start time: 13:37:09 on Oct 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fp_pkg(body)
# Loading work.pid_tb(tb)
# Loading work.pid(behavior)
do sim_pid.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:44 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../fp_pkg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fp_pkg
# -- Compiling package body fp_pkg
# -- Loading package fp_pkg
# End time: 19:33:45 on Oct 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:45 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 pid_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fp_pkg
# -- Compiling entity pid_tb
# -- Compiling architecture tb of pid_tb
# End time: 19:33:45 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:33:45 on Oct 10,2019, Elapsed time: 5:56:36
# Errors: 0, Warnings: 0
# vsim -t ps work.pid_tb 
# Start time: 19:33:45 on Oct 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fp_pkg(body)
# Loading work.pid_tb(tb)
# Loading work.pid(behavior)
do compile_pid.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:32 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../fp_pkg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fp_pkg
# -- Compiling package body fp_pkg
# -- Loading package fp_pkg
# End time: 20:03:32 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:32 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../pid.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fp_pkg
# -- Compiling entity pid
# -- Compiling architecture behavior of pid
# End time: 20:03:32 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim_pid.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:36 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 ../fp_pkg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package fp_pkg
# -- Compiling package body fp_pkg
# -- Loading package fp_pkg
# End time: 20:03:37 on Oct 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:37 on Oct 10,2019
# vcom -reportprogress 300 -work work -2008 pid_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package fp_pkg
# -- Compiling entity pid_tb
# -- Compiling architecture tb of pid_tb
# End time: 20:03:37 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:03:37 on Oct 10,2019, Elapsed time: 0:29:52
# Errors: 0, Warnings: 0
# vsim -t ps work.pid_tb 
# Start time: 20:03:37 on Oct 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fp_pkg(body)
# Loading work.pid_tb(tb)
# Loading work.pid(behavior)
run -over
# End time: 22:22:07 on Oct 10,2019, Elapsed time: 2:18:30
# Errors: 0, Warnings: 0
