

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1'
================================================================
* Date:           Tue Aug 24 10:55:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      104|      104|  0.347 us|  0.347 us|  104|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_TROTTERS_VITIS_LOOP_199_1  |       33|       33|         3|          1|          1|    32|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 74 72 
72 --> 73 
73 --> 71 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%packOfst_1 = alloca i32 1"   --->   Operation 75 'alloca' 'packOfst_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 76 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 77 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln819_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln819"   --->   Operation 78 'read' 'sext_ln819_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln819_cast = sext i58 %sext_ln819_read"   --->   Operation 79 'sext' 'sext_ln819_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln819_cast"   --->   Operation 80 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [70/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 81 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %t"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %packOfst_1"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 85 [69/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 85 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 86 [68/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 86 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 87 [67/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 87 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 88 [66/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 88 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 89 [65/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 89 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 90 [64/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 90 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 91 [63/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 91 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 92 [62/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 92 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 93 [61/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 93 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 94 [60/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 94 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 95 [59/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 95 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 96 [58/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 96 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 97 [57/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 97 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 98 [56/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 98 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 99 [55/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 99 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 100 [54/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 100 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 101 [53/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 101 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 102 [52/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 102 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 103 [51/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 103 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 104 [50/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 104 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 105 [49/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 105 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 106 [48/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 106 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 107 [47/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 107 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 108 [46/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 108 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 109 [45/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 109 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 110 [44/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 110 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 111 [43/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 111 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 112 [42/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 112 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 113 [41/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 113 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 114 [40/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 114 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 115 [39/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 115 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 116 [38/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 116 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 117 [37/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 117 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 118 [36/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 118 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 119 [35/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 119 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 120 [34/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 120 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 121 [33/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 121 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 122 [32/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 122 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 123 [31/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 123 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 124 [30/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 124 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 125 [29/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 125 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 126 [28/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 126 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 127 [27/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 127 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 128 [26/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 128 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 129 [25/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 129 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 130 [24/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 130 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 131 [23/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 131 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 132 [22/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 132 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 133 [21/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 133 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 134 [20/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 134 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 135 [19/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 135 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 136 [18/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 136 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 137 [17/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 137 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 138 [16/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 138 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 139 [15/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 139 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 140 [14/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 140 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 141 [13/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 141 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 142 [12/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 142 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 143 [11/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 143 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 144 [10/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 144 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 145 [9/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 145 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 146 [8/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 146 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 147 [7/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 147 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 148 [6/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 148 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 149 [5/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 149 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 150 [4/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 150 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 151 [3/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 151 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 152 [2/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 152 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1984 = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln198"   --->   Operation 153 'read' 'sext_ln1984' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 155 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 156 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 157 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_4, i32 0, i32 0, void @empty_5, i32 64, i32 0, void @empty_6, void @empty_16, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 159 [1/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 159 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 160 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 71 <SV = 70> <Delay = 1.09>
ST_71 : Operation 161 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 161 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 162 [1/1] (0.61ns)   --->   "%icmp_ln198 = icmp_eq  i6 %indvar_flatten_load, i6 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 162 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 163 [1/1] (0.70ns)   --->   "%add_ln198 = add i6 %indvar_flatten_load, i6 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 163 'add' 'add_ln198' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %.split1039, void %codeRepl.exitStub" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 164 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 165 [1/1] (0.38ns)   --->   "%store_ln198 = store i6 %add_ln198, i6 %indvar_flatten" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 165 'store' 'store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.38>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 166 [1/1] (2.43ns)   --->   "%p_Val2_s = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 166 'read' 'p_Val2_s' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.20>
ST_73 : Operation 167 [1/1] (0.00ns)   --->   "%packOfst_1_load = load i4 %packOfst_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:199]   --->   Operation 167 'load' 'packOfst_1_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 168 [1/1] (0.00ns)   --->   "%t_load = load i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 168 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @READ_TROTTERS_VITIS_LOOP_199_1_str"   --->   Operation 169 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 170 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 170 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 171 [1/1] (0.65ns)   --->   "%icmp_ln199 = icmp_eq  i4 %packOfst_1_load, i4 8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:199]   --->   Operation 171 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 172 [1/1] (0.35ns)   --->   "%select_ln198 = select i1 %icmp_ln199, i4 0, i4 %packOfst_1_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 172 'select' 'select_ln198' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 173 [1/1] (0.57ns)   --->   "%add_ln198_1 = add i3 %t_load, i3 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 173 'add' 'add_ln198_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 174 [1/1] (0.27ns)   --->   "%select_ln198_1 = select i1 %icmp_ln199, i3 %add_ln198_1, i3 %t_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 174 'select' 'select_ln198_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i3 %select_ln198_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 175 'trunc' 'trunc_ln198' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i4 %select_ln198" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:199]   --->   Operation 176 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln199 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:199]   --->   Operation 177 'specpipeline' 'specpipeline_ln199' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:199]   --->   Operation 178 'specloopname' 'specloopname_ln199' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 179 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr = getelementptr i512 %trottersLocal_V_0, i64 0, i64 %zext_ln199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:199]   --->   Operation 179 'getelementptr' 'trottersLocal_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 180 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr = getelementptr i512 %trottersLocal_V_1, i64 0, i64 %zext_ln199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:199]   --->   Operation 180 'getelementptr' 'trottersLocal_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 181 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr = getelementptr i512 %trottersLocal_V_2, i64 0, i64 %zext_ln199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:199]   --->   Operation 181 'getelementptr' 'trottersLocal_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 182 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr = getelementptr i512 %trottersLocal_V_3, i64 0, i64 %zext_ln199" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:199]   --->   Operation 182 'getelementptr' 'trottersLocal_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 183 [1/1] (0.65ns)   --->   "%switch_ln849 = switch i2 %trunc_ln198, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2"   --->   Operation 183 'switch' 'switch_ln849' <Predicate = true> <Delay = 0.65>
ST_73 : Operation 184 [1/1] (1.20ns)   --->   "%store_ln849 = store i512 %p_Val2_s, i3 %trottersLocal_V_2_addr"   --->   Operation 184 'store' 'store_ln849' <Predicate = (trunc_ln198 == 2)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_73 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln849 = br void %.split10372212"   --->   Operation 185 'br' 'br_ln849' <Predicate = (trunc_ln198 == 2)> <Delay = 0.00>
ST_73 : Operation 186 [1/1] (1.20ns)   --->   "%store_ln849 = store i512 %p_Val2_s, i3 %trottersLocal_V_1_addr"   --->   Operation 186 'store' 'store_ln849' <Predicate = (trunc_ln198 == 1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_73 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln849 = br void %.split10372212"   --->   Operation 187 'br' 'br_ln849' <Predicate = (trunc_ln198 == 1)> <Delay = 0.00>
ST_73 : Operation 188 [1/1] (1.20ns)   --->   "%store_ln849 = store i512 %p_Val2_s, i3 %trottersLocal_V_0_addr"   --->   Operation 188 'store' 'store_ln849' <Predicate = (trunc_ln198 == 0)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_73 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln849 = br void %.split10372212"   --->   Operation 189 'br' 'br_ln849' <Predicate = (trunc_ln198 == 0)> <Delay = 0.00>
ST_73 : Operation 190 [1/1] (1.20ns)   --->   "%store_ln849 = store i512 %p_Val2_s, i3 %trottersLocal_V_3_addr"   --->   Operation 190 'store' 'store_ln849' <Predicate = (trunc_ln198 == 3)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_73 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln849 = br void %.split10372212"   --->   Operation 191 'br' 'br_ln849' <Predicate = (trunc_ln198 == 3)> <Delay = 0.00>
ST_73 : Operation 192 [1/1] (0.70ns)   --->   "%add_ln200 = add i4 %select_ln198, i4 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:200]   --->   Operation 192 'add' 'add_ln200' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 193 [1/1] (0.38ns)   --->   "%store_ln198 = store i3 %select_ln198_1, i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:198]   --->   Operation 193 'store' 'store_ln198' <Predicate = true> <Delay = 0.38>
ST_73 : Operation 194 [1/1] (0.38ns)   --->   "%store_ln200 = store i4 %add_ln200, i4 %packOfst_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:200]   --->   Operation 194 'store' 'store_ln200' <Predicate = true> <Delay = 0.38>
ST_73 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 195 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 74 <SV = 71> <Delay = 0.00>
ST_74 : Operation 196 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 196 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	wire read operation ('sext_ln819_read') on port 'sext_ln819' [12]  (0 ns)
	'getelementptr' operation ('gmem0_addr') [19]  (0 ns)
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('p_rd_req') on port 'gmem0' [20]  (2.43 ns)

 <State 71>: 1.09ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:198) on local variable 'indvar_flatten' [26]  (0 ns)
	'add' operation ('add_ln198', /home/edci/workspace/SQA_kernels/src/qmc.cpp:198) [28]  (0.706 ns)
	'store' operation ('store_ln198', /home/edci/workspace/SQA_kernels/src/qmc.cpp:198) of variable 'add_ln198', /home/edci/workspace/SQA_kernels/src/qmc.cpp:198 on local variable 'indvar_flatten' [63]  (0.387 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus read operation ('__Val2__') on port 'gmem0' [47]  (2.43 ns)

 <State 73>: 2.21ns
The critical path consists of the following:
	'load' operation ('packOfst_1_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:199) on local variable 'packOfst' [31]  (0 ns)
	'icmp' operation ('icmp_ln199', /home/edci/workspace/SQA_kernels/src/qmc.cpp:199) [35]  (0.656 ns)
	'select' operation ('select_ln198', /home/edci/workspace/SQA_kernels/src/qmc.cpp:198) [36]  (0.351 ns)
	'getelementptr' operation ('trottersLocal_V_2_addr', /home/edci/workspace/SQA_kernels/src/qmc.cpp:199) [45]  (0 ns)
	'store' operation ('store_ln849') of variable '__Val2__' on array 'trottersLocal_V_2' [50]  (1.2 ns)

 <State 74>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
