# Verilog_projects
Two verilog projects preparing my Integrated Digital Circuits exam

These contain the source files and simulation files used to test the projects in Vivado
