*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_DDC]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_DDC
{
    parameter
    (
        string GRS_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string DDC_MODE = "FULL_RATE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "FULL_RATE | HALF_RATE | QUAD_RATE" */,
        string IFIFO_GENERIC = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string CLKA_GATE_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string R_DELAY_STEP_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string R_EXTEND = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string R_MOVE_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string W_MOVE_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit DQSI_DELAY_OFFSET[8:0] = 9'b000000000,
        bit WCLK_DELAY_OFFSET[8:0] = 9'b000000000,
        bit RADDR_INIT[2:0] = 3'b000
    );

    port
    (
        output IFIFO_WADDR[2:0],
        output IFIFO_RADDR[2:0],
        output DGTS,
        output DQSI_DELAY,
        output RDELAY_OB,
        output READ_VALID,
        output WCLK,
        output WCLK_DELAY,
        output WDELAY_OB,
        input CLKA /* pragma PAP_IS_CLOCK_PIN */,
        input CLKB /* pragma PAP_IS_CLOCK_PIN */,
        input CLKA_GATE,
        input DELAY_STEP0[7:0],
        input DELAY_STEP1[7:0],
        input DQSI,
        input DQS_GATE_CTRL[3:0],
        input READ_CLK_CTRL[2:0],
        input R_DIRECTION,
        input R_MOVE,
        input R_LOAD_N,
        input RST,
        input W_DIRECTION,
        input W_MOVE,
        input W_LOAD_N
    );
};
