m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test_adder/simulation/modelsim
Etest_adder
Z1 w1501328050
Z2 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 cD3@N^MdoDolN5@R6?T[V1
Z3 DPx8 cyclonev 19 cyclonev_components 0 22 3BCIeZzdIHLCX<;R;K38G3
Z4 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 PQDYM9fR]Wek<A7X8bA8S1
Z5 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z6 DPx6 altera 11 dffeas_pack 0 22 >EJOc2K4@P4f?njWHdOcd0
Z7 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z8 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z9 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z10 DPx6 altera 28 altera_primitives_components 0 22 14j`ZKHCzSI;]V?hmAE6_1
R0
Z11 8Test_adder.vho
Z12 FTest_adder.vho
l0
L39
V7MGRL;AQ8>Vzi9VdKIEF]2
!s100 _ZA]4]iTh12Ae<>M?2:lB0
Z13 OV;C;10.5b;63
31
Z14 !s110 1501328054
!i10b 1
Z15 !s108 1501328054.000000
Z16 !s90 -reportprogress|300|-93|-work|work|Test_adder.vho|
Z17 !s107 Test_adder.vho|
!i113 1
Z18 o-93 -work work
Z19 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
R9
R10
DEx4 work 10 test_adder 0 22 7MGRL;AQ8>Vzi9VdKIEF]2
l128
L67
VNJWBCGDokZI`3S1JZPKoh1
!s100 LWmeK<h;HA^QL`RM1bo963
R13
31
R14
!i10b 1
R15
R16
R17
!i113 1
R18
R19
