<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
    <html xmlns="http://www.w3.org/1999/xhtml">
    <head>
    <meta http-equiv="Content-Type" content="text/html&nbsp;charset=ISO-8859-1" />
    <style>
    body { background-color: #fff; color: #333; }
    body, p, ol, ul, td, tr, th  {
      font-family: verdana, arial, helvetica, sans-serif;
      font-size:   13px;
      line-height: 18px;
    }
    ul, li, button, p {
      list-style-type:none;
      text-align: left;
      margin: 0px;
      margin-top: 0px;
      margin-bottom: 0px;
      padding-left: 0px;
      padding-right: 0px;
    }
    pre {
      background-color: #eee;
      padding: 10px;
      font-size: 11px;
    }
    table {
      border-collapse: separate;
      border-spacing: 2px;
    }
    table  tr{
      background-color: #f0f0f0; 
    }
    table  th{
     if(_analysis->getPostFpga()){   
       background-color: #90EE90; 
      }
     else{
        background-color: #48d1cc; 
      }
    }
    table td {
      margin-top: 0px;
      margin-bottom: 0px;
      vertical-align: top;
    }
    table td.middle {
      margin-top: 0px;
      margin-bottom: 0px;
      vertical-align: top;
      word-spacing: 10px;
    }
    table  tr.odd{
      background-color:  #add8e6;  
    }
    table  tr {
      background-color: #f0f0f0;
    }
    table  tr:hover {
      background-color: #bffefe;
    }
    .collapsible {
      background-color:  #add8e6;
      cursor: pointer;
      border: none;
      -moz-user-select: text;
    }
    .active, .collapsible:hover {
      background-color: #48d1cc;
    }
    .content {
      max-height: 0;
      overflow: hidden;
      transition: max-height 0.2s ease-out;
    }
    </style>
    <title align="center">zTime Report: Critical paths</title>
          </head>
          <body>
          <div id="title" class="title">
            <p><h1>zTime Report: Critical paths</h1></p>
          <p><h2>Date: Tue May 13 18:38:24 2025
</h2></p></div>
          <p><h3>Version: S-2021.09-2-TZ-20240507_Full64</h3></p></div>
          <div id="content" class="content">
          </div>
          <table class=tablesorter><tbody>
<thead>
<tr>
<th class="slack" width=60px title"Required time - Delay">Slack</th>
<th width=130px title="Maximal arrival time possible on the path">Required Time</th>
<th width=60px title="Timing path length">Delay</th>
<th width=40px title="Total number of FPGAs on the path">Fpga</th>
<th class="clock-domains" width=130px title=\"Source Clock domain and Target Clock domain \">Clock domains <br/> <small>From -&gt; To</small></th>
<th class="ports" title="Source port and Target port">Ports <br/> <small>From -> To</small></th>
<th title="Sum of XDRs">Sum of XDRs</th>
<th class="details" title="Path details">Details</th>
</thead>
</tr>
<tr>
<td>0 ns</td>
<td>183 ns<br/> ( 1 driver clock )</td>
<td>183 ns</td>
<td>3</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.ic_data_mem_clk (posedge) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0_M0_F1.F01_ts_clkbus_out[6] <br/>  -&gt;  <br/> U0_M0_F1.F01_ts_clkbus_in[5]</td>
<td>2</td>
	<td id="p0">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>144 ns</td><td>144 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: F01_ts_clkbus_out[6]" id="0" onclick="javascript:replaceButtonText('<p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.addr_r[2].Q (fde) </p>', '<p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.addr_r[2].Q (fde) </p><p>->F01_ts_clkbus_out[6] () </p>', '0');" style="background-color: #D1B6B6"><p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.addr_r[2].Q (fde) </p><p>->F01_ts_clkbus_out[6] () </p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.addr_r[2].Q (fde) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.unnamed_119183.O (inv) </li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r.r1do[68] (reserved_scope_fpga_sram_0001_ZMEM_mem_r) </acronym></li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_s5b6uwvrz5ie3.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_o3dp33fo39is1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_8hccrgje5c882.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.sqnod_syndrome[5].O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_wkfo3usesvkn2.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_oa0w69ik9j0m1.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_znkz0ae2h838.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.sqnod_double_err.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_1bh7ck7a1up72.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_ykgd8ncg5eqe2.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_3dgyrr92f98q2.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.sqnod_ic_hit_way_hot[1].O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_sof9fzvhz8zq3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_9p4hl5ro5efv1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_43lm4e6ddmec3.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_398lgyase3bz3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_yl5b3qy091dx3.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_id_ctrl.sqnod_ic_f1_data_out_valid[0].O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_align.zfast_otuf50rwdc2f2.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_align.zfast_l7cdyzu0yl7w1.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_align.sqnod_fch_pc_nxt[3].O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_fetcher.sqnod_fa0_addr[3].O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_4axvekgz4cyy.CO[7] (carry8) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_kx1fwxjjiqls.CO[7] (carry8) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_ni3l4030paad3.O[4] (carry8) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_v8kz1z1ekx1h.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_v31ll16mdn491.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_y6orro36odfb2.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_yo6nbbi4uk5e.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_0kynahs671oy2.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.sqnod_ic_rf_addr_next[23].O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_rl_ifu_icache_rf.zfast_0o5brd22cges2.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_rl_ifu_icache_rf.sqnod_rf_cmd_address[23].O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.sqnod_ibp_cmd_addr[23].O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.zfast_mpoat0krigyt2.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.zfast_su3ynmru42tg.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.sqnod_ahb_haddr[22].O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_ahb_hprot_inst.u_ibp_cmd_fifo.sqnod_o_data[34].O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_ahb_h_ibp_buffer_0_inst.cmd_chnl_fifo.sqnod_o_data[41].O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_ahb_h_ibp_buffer_1_inst.cmd_chnl_fifo.sqnod_o_data[41].O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.zfast_lu81kawquupc3.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.zfast_7zlhyhkrh28x.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.zfast_vo3ed0hnww2w1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.zfast_oncyvsf0etiu1.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.sqnod_ahb_hbs_ibp_cmd_rgon[5].O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.zfast_eacfk2son1ma2.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.zfast_p6wtt43chnah3.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.sqnod_cvted_i_ibp_cmd_chnl_rgon_corr[4].O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.zfast_jr0qe6ethjh32.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.sqnod_mid_ibp_split_indicator[2].O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_m2gmvop375u5.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_bmnd9gkcftzt1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_fku43tacq2dg3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_dfs8ob5px8m52.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_ulriu8gil57v1.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_29fe4286e2f02.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.zfast_gc2zv61qdzhs1.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.comp_num_gt_1_gen_u_ibp_compressor_rrobin.zfast_ta0m29qo9bg63.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.comp_num_gt_1_gen_u_ibp_compressor_rrobin.sqnod_grt_vector[1].O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.zfast_cknku9jg84ke.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.sqnod_o_ibp_cmd_chnl[0].O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_iccm_ahb_h_ibp_buffer_inst.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cmed_ibp_buffer.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.sqnod_i_bus_ibp_wd_chnl_accept[0].O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_w51yhuup2nb23.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_8qu7eq0b84vr3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_v00uz49tj78v2.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_5v4ar1ahijot3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_nzj205poos551.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_49yx3ch8jczc1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_gqvdx4n7dc3t1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.sqnod_i_ibp_wd_chnl_accept.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3__ibp2ibps.u_ibp2single.sqnod_i_ibp_wr_accept.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_3.u_mid_ibp_splitter.zfast_is0u9r280n1i1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_3.u_mid_ibp_splitter.zfast_3ag30sxs0rez3.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_3.u_mid_ibp_splitter.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_3.u_mid_ibp_buffer.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_3.u_i_ibp_buffer.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_xtor_axi_ibp_lat_inst.u_bus_lat.sqnod_busp_wready.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_xtor_axi__ibp_buffer_inst.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_xtor_axi_prot_inst.zfast_xe4rt7lt3iyp1.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_xtor_axi_prot_inst.u_axi2ibp_axi_buffer.sqnod_i_axi_wready.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_fif71fhoyvgc3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_e8ffpv9twrfa3.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_ieh33qprpziz1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_1mrcsur1ssn61.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_4n3o9kumcvzo2.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zebu_mux_sel_sqnod21180.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_2vax4a9tubw93.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod29635.CO[7] (carry8) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zebu_disable_xtor__sqnet11398.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.zplts_iwa_ts_time_rdy.lut_and_1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.zplts_iwa_ts_time_rdy.lut_and_5.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.zplts_iwa_ts_time_rdy.lut_and_6.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.F01_ClockGen.zplts_out_tic_clk_ready_out (ts_clockgen_fmdc2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.F01_SocketOut.ts_clkbus_out[6] (ts_concentrator_stoptime_bidir_lmin_opt_out2_24) </li><li class="list-group-item" style="background-color: #add8e6">F01_ts_clkbus_out[6] () </li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.addr_r[2].Q (fde)  </p><p>-&gt;F01_ts_clkbus_out[6] ()  </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td>10 ns</td><td>149 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="F01_ts_clkbus_in[6]->F01_ts_clkbus_out[5]" id="1" onclick="javascript:replaceButtonText('<p>F01_ts_clkbus_in[6] () </p>', '<p>F01_ts_clkbus_in[6] () </p><p>->F01_ts_clkbus_out[5] () </p>', '1');"><p>F01_ts_clkbus_in[6] () </p><p>->F01_ts_clkbus_out[5] () </p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">F01_ts_clkbus_in[6] () </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.F01_SocketIn.zplts_out_tic_clk_ready_out (ts_concentrator_stoptime_bidir_lmin_opt_in2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.zplts_iwa_tic_clk_ready_out.O (and2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.F00_Terminal.zplts_out_tic_clk_ready_in (ts_terminal2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.F01_SocketIn.ts_clkbus_out[5] (ts_concentrator_stoptime_bidir_lmin_opt_in2_24) </li><li class="list-group-item" style="background-color: #add8e6">F01_ts_clkbus_out[5] () </li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>F01_ts_clkbus_in[6] ()  </p><p>-&gt;F01_ts_clkbus_out[5] ()  </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td></td><td>164 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: F01_ts_clkbus_in[5]" id="2" onclick="javascript:replaceButtonText('<p>F01_ts_clkbus_in[5] () </p>', '<p>F01_ts_clkbus_in[5] () </p><p>->U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.probe_unnamed_sys_fm_510_Q_319112_319112.C (zfwc_hs_1) </p>', '2');"><p>F01_ts_clkbus_in[5] () </p><p>->U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.probe_unnamed_sys_fm_510_Q_319112_319112.C (zfwc_hs_1) </p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">F01_ts_clkbus_in[5] () </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.F01_SocketOut.zplts_out_tic_clk_ready_in (ts_concentrator_stoptime_bidir_lmin_opt_out2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.F01_ClockGen.wc_clk_enable (ts_clockgen_fmdc2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.probe_unnamed_sys_fm_510_Q_319112_319112.C (zfwc_hs_1) </li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_in_5</td><td><p>F01_ts_clkbus_in[5] ()  </p><p>-&gt;U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.probe_unnamed_sys_fm_510_Q_319112_319112.C (zfwc_hs_1)  </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>19 ns</td><td>183 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>24 ns</td>
<td>183 ns<br/> ( 1 driver clock )</td>
<td>159 ns</td>
<td>3</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.dccm_even_clk (posedge) <br/>  -&gt;  <br/> Clock  : A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)</td>
<td>U0_M0_F1.zcbsplt_4615901352719420397 <br/>  -&gt;  <br/> U0_M0_F1.F01_ts_clkbus_in[8]</td>
<td>2</td>
	<td id="p1">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>110 ns</td><td>110 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: zcbsplt_4615901352719420397" id="3" onclick="javascript:replaceButtonText('<p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.addr_r[3].Q (fde) </p>', '<p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.addr_r[3].Q (fde) </p><p>->zcbsplt_4615901352719420397 () </p>', '3');" style="background-color: #D1B6B6"><p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.addr_r[3].Q (fde) </p><p>->zcbsplt_4615901352719420397 () </p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.addr_r[3].Q (fde) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.unnamed_118865.O (inv) </li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.mem_r async port: 71ns sync port: 0ns (more info in zTime_memories.txt) ">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.mem_r.r1do[2] (reserved_scope_fpga_sram_0002_0000_ZMEM_mem_r_0) </acronym></li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_9sd6i9u96z573.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_104vwe51e2d31.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_ieajl39ahnk4.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.sqnod_syndrome[4].O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_sm634wyx6eyy.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_oa0w69ik9j0m1.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_znkz0ae2h838.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.sqnod_double_err.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.sqnod_dccm_ecc_db_error_even.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.zfast_71ldbbb1hk031.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.zfast_c79x7o6mv9st2.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_trap.zfast_hg9noz8cszva.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_trap.zfast_9hukpksjjbe93.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_trap.zfast_hr1t448ctviz3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_trap.zfast_h948n83wc0331.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_trap.zfast_ky7xyumt5sz93.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_iesb.zfast_ifn33r2dat7k3.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_iesb.sqnod_iesb_replay.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.sqnod_x2_replay.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_complete.sqnod_x2_valid_replay.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_complete.sqnod_cp_flush.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_pipe_ctrl.zfast_tl7zwehfbgxf3.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_pipe_ctrl.sqnod_x1_flush.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.zfast_4bzn1bgt0zgk1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.zfast_6awenoh1ki6h3.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.zfast_sqegsgm2qfpn.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.zfast_bkm27j1jf4bd1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.zfast_h8rwvbxodp1y2.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.sqnod_br_x1_taken.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.sqnod_br_req_ifu.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_id_ctrl.zfast_frw6dt2ej7te1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_id_ctrl.zfast_ugm3v5cf5mjh2.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_9hegitqggro33.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_m50zi0akqh9o1.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_hatletgns4se.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_t3yn34mkzjo6.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.sqnod_ic_rf_req.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_rl_ifu_icache_rf.zfast_9xppq19h9a403.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_rl_ifu_icache_rf.sqnod_rf_cmd_valid.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.zfast_32hq59n29ti13.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.sqnod_biu_cbu_idle.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.sqnod_biu_idle.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zfast_bl9swsgq5o962.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zfast_v3v6mh7cy88w3.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zfast_sc2n9x4mekhr3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.unnamed_sys_logic_opt_238735.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zfast_twuqyos9y5rh.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zfast_ke866ubspsea2.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zebu_mux_sel_gb_sys_halt_r.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">zcbsplt_4615901352719420397 () </li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.addr_r[3].Q (fde)  </p><p>-&gt;U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zebu_mux_sel_gb_sys_halt_r.O (lut6)  </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td>15 ns</td><td>115 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="zcbsplt_4615901352719420397->F01_ts_clkbus_out[8]" id="4" onclick="javascript:replaceButtonText('<p>zcbsplt_4615901352719420397 () </p>', '<p>zcbsplt_4615901352719420397 () </p><p>->F01_ts_clkbus_out[8] () </p>', '4');"><p>zcbsplt_4615901352719420397 () </p><p>->F01_ts_clkbus_out[8] () </p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">zcbsplt_4615901352719420397 () </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[1].O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.trigger_pc.trigger_output (zceiTrigger) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_2.ts_runman.ts_g_rdy_INST_0_i_12.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_2.ts_runman.ts_g_rdy_INST_0_i_7.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_2.ts_runman.ts_g_rdy_INST_0_i_3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_2.ts_runman.ts_g_rdy_INST_0_i_1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_2.ts_runman.ts_g_rdy_INST_0.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd.lut_and_0.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd.lut_and_2.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.zplts_out_pclk_ready_out_INST_0.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.zplts_iwa_pclk_ready_out.lut_and_1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.zplts_iwa_pclk_ready_out.lut_and_2.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.F00_Terminal.zplts_out_pclk_ready_in (ts_terminal2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.F01_SocketIn.ts_clkbus_out[8] (ts_concentrator_stoptime_bidir_lmin_opt_in2_24) </li><li class="list-group-item" style="background-color: #add8e6">F01_ts_clkbus_out[8] () </li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[1].O (lut2)  </p><p>-&gt;F01_ts_clkbus_out[8] ()  </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td></td><td>134 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: F01_ts_clkbus_in[8]" id="5" onclick="javascript:replaceButtonText('<p>F01_ts_clkbus_in[8] () </p>', '<p>F01_ts_clkbus_in[8] () </p><p>->U0_M0_F1.F01_ClockGen.zplts_in_pclk_ready_in (ts_clockgen_fmdc2_24) </p>', '5');"><p>F01_ts_clkbus_in[8] () </p><p>->U0_M0_F1.F01_ClockGen.zplts_in_pclk_ready_in (ts_clockgen_fmdc2_24) </p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">F01_ts_clkbus_in[8] () </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.F01_SocketOut.zplts_out_pclk_ready_in (ts_concentrator_stoptime_bidir_lmin_opt_out2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.F01_ClockGen.zplts_in_pclk_ready_in (ts_clockgen_fmdc2_24) </li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_in_8</td><td><p>F01_ts_clkbus_in[8] ()  </p><p>-&gt;U0_M0_F1.F01_ClockGen.zplts_in_pclk_ready_in (ts_clockgen_fmdc2_24)  </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>26 ns</td><td>159 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain + clock skew</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>25 ns</td>
<td>183 ns<br/> ( 1 driver clock )</td>
<td>158 ns</td>
<td>2</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.ic_data_mem_clk (posedge) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0_M0_F1.F01_ts_clkbus_out[6] <br/>  -&gt;  <br/> U0_M0_F0.F01_ts_clkbus_in[6]</td>
<td>1</td>
	<td id="p2">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>144 ns</td><td>144 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: F01_ts_clkbus_out[6]" id="6" onclick="javascript:replaceButtonText('<p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.addr_r[2].Q (fde) </p>', '<p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.addr_r[2].Q (fde) </p><p>->F01_ts_clkbus_out[6] () </p>', '6');" style="background-color: #D1B6B6"><p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.addr_r[2].Q (fde) </p><p>->F01_ts_clkbus_out[6] () </p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.addr_r[2].Q (fde) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.unnamed_119183.O (inv) </li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r.r1do[68] (reserved_scope_fpga_sram_0001_ZMEM_mem_r) </acronym></li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_s5b6uwvrz5ie3.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_o3dp33fo39is1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_8hccrgje5c882.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.sqnod_syndrome[5].O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_wkfo3usesvkn2.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_oa0w69ik9j0m1.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.zfast_znkz0ae2h838.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_ic_data_ecc_decoder1.sqnod_double_err.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_1bh7ck7a1up72.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_ykgd8ncg5eqe2.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_3dgyrr92f98q2.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.sqnod_ic_hit_way_hot[1].O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_sof9fzvhz8zq3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_9p4hl5ro5efv1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_43lm4e6ddmec3.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_398lgyase3bz3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_yl5b3qy091dx3.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_id_ctrl.sqnod_ic_f1_data_out_valid[0].O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_align.zfast_otuf50rwdc2f2.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_align.zfast_l7cdyzu0yl7w1.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_align.sqnod_fch_pc_nxt[3].O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_fetcher.sqnod_fa0_addr[3].O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_4axvekgz4cyy.CO[7] (carry8) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_kx1fwxjjiqls.CO[7] (carry8) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_ni3l4030paad3.O[4] (carry8) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_v8kz1z1ekx1h.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_v31ll16mdn491.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_y6orro36odfb2.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_yo6nbbi4uk5e.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_0kynahs671oy2.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.sqnod_ic_rf_addr_next[23].O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_rl_ifu_icache_rf.zfast_0o5brd22cges2.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_rl_ifu_icache_rf.sqnod_rf_cmd_address[23].O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.sqnod_ibp_cmd_addr[23].O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.zfast_mpoat0krigyt2.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.zfast_su3ynmru42tg.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.sqnod_ahb_haddr[22].O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_ahb_hprot_inst.u_ibp_cmd_fifo.sqnod_o_data[34].O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_ahb_h_ibp_buffer_0_inst.cmd_chnl_fifo.sqnod_o_data[41].O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_ahb_h_ibp_buffer_1_inst.cmd_chnl_fifo.sqnod_o_data[41].O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.zfast_lu81kawquupc3.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.zfast_7zlhyhkrh28x.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.zfast_vo3ed0hnww2w1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.zfast_oncyvsf0etiu1.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.sqnod_ahb_hbs_ibp_cmd_rgon[5].O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.zfast_eacfk2son1ma2.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.zfast_p6wtt43chnah3.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.sqnod_cvted_i_ibp_cmd_chnl_rgon_corr[4].O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.zfast_jr0qe6ethjh32.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.sqnod_mid_ibp_split_indicator[2].O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_m2gmvop375u5.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_bmnd9gkcftzt1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_fku43tacq2dg3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_dfs8ob5px8m52.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_ulriu8gil57v1.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_0.u_mid_ibp_splitter.zfast_29fe4286e2f02.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.zfast_gc2zv61qdzhs1.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.comp_num_gt_1_gen_u_ibp_compressor_rrobin.zfast_ta0m29qo9bg63.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.comp_num_gt_1_gen_u_ibp_compressor_rrobin.sqnod_grt_vector[1].O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.zfast_cknku9jg84ke.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.sqnod_o_ibp_cmd_chnl[0].O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_iccm_ahb_h_ibp_buffer_inst.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cmed_ibp_buffer.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_cming_ibp_compr.sqnod_i_bus_ibp_wd_chnl_accept[0].O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_w51yhuup2nb23.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_8qu7eq0b84vr3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_v00uz49tj78v2.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_5v4ar1ahijot3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_nzj205poos551.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_49yx3ch8jczc1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.zfast_gqvdx4n7dc3t1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3_ibp512toibp32.x_w_gt_y_w_u_ibpw2ibpn.sqnod_i_ibp_wd_chnl_accept.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_0.u_ibp_dw32_in_3__ibp2ibps.u_ibp2single.sqnod_i_ibp_wr_accept.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_3.u_mid_ibp_splitter.zfast_is0u9r280n1i1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_3.u_mid_ibp_splitter.zfast_3ag30sxs0rez3.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_3.u_mid_ibp_splitter.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_3.u_mid_ibp_buffer.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_slv_3.u_i_ibp_buffer.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_xtor_axi_ibp_lat_inst.u_bus_lat.sqnod_busp_wready.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_xtor_axi__ibp_buffer_inst.sqnod_i_ibp_wd_chnl_accept.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_xtor_axi_prot_inst.zfast_xe4rt7lt3iyp1.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_fab.u_xtor_axi_prot_inst.u_axi2ibp_axi_buffer.sqnod_i_axi_wready.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_fif71fhoyvgc3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_e8ffpv9twrfa3.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_ieh33qprpziz1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_1mrcsur1ssn61.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_4n3o9kumcvzo2.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zebu_mux_sel_sqnod21180.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zfast_2vax4a9tubw93.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod29635.CO[7] (carry8) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.zebu_disable_xtor__sqnet11398.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.zplts_iwa_ts_time_rdy.lut_and_1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.zplts_iwa_ts_time_rdy.lut_and_5.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.zplts_iwa_ts_time_rdy.lut_and_6.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.F01_ClockGen.zplts_out_tic_clk_ready_out (ts_clockgen_fmdc2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.F01_SocketOut.ts_clkbus_out[6] (ts_concentrator_stoptime_bidir_lmin_opt_out2_24) </li><li class="list-group-item" style="background-color: #add8e6">F01_ts_clkbus_out[6] () </li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.addr_r[2].Q (fde)  </p><p>-&gt;F01_ts_clkbus_out[6] ()  </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td></td><td>149 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: F01_ts_clkbus_in[6]" id="7" onclick="javascript:replaceButtonText('<p>F01_ts_clkbus_in[6] () </p>', '<p>F01_ts_clkbus_in[6] () </p><p>->U0_M0_F0.U0_M0_F0_core.ts_runman_0.ts_runman.first_edge_reg.D (fdre) </p>', '7');"><p>F01_ts_clkbus_in[6] () </p><p>->U0_M0_F0.U0_M0_F0_core.ts_runman_0.ts_runman.first_edge_reg.D (fdre) </p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">F01_ts_clkbus_in[6] () </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.F01_SocketIn.zplts_out_tic_clk_ready_out (ts_concentrator_stoptime_bidir_lmin_opt_in2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.zplts_iwa_tic_clk_ready_out.O (and2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.F00_Terminal.zplts_out_tic_clk_ready_in (ts_terminal2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.F00_ClockGen.dclk_posedge_enable[1] (ts_clockgen_fmdc2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_0.ts_runman.dclk_edge_en_r_i_2.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_0.ts_runman.dclk_edge_en_r_i_1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_0.ts_runman.first_edge_i_2.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_0.ts_runman.first_edge_i_1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_0.ts_runman.first_edge_reg.D (fdre) </li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>F01_ts_clkbus_in[6] ()  </p><p>-&gt;U0_M0_F0.U0_M0_F0_core.ts_runman_0.ts_runman.first_edge_reg.D (fdre)  </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>9 ns</td><td>158 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>35 ns</td>
<td>183 ns<br/> ( 1 driver clock )</td>
<td>148 ns</td>
<td>2</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.dccm_even_clk (posedge) <br/>  -&gt;  <br/> Clock  : A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)</td>
<td>U0_M0_F1.zcbsplt_4615901352719420397 <br/>  -&gt;  <br/> U0_M0_F0.zcbsplt_4615901352719420397</td>
<td>1</td>
	<td id="p3">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>110 ns</td><td>110 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: zcbsplt_4615901352719420397" id="8" onclick="javascript:replaceButtonText('<p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.addr_r[3].Q (fde) </p>', '<p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.addr_r[3].Q (fde) </p><p>->zcbsplt_4615901352719420397 () </p>', '8');" style="background-color: #D1B6B6"><p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.addr_r[3].Q (fde) </p><p>->zcbsplt_4615901352719420397 () </p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.addr_r[3].Q (fde) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.unnamed_118865.O (inv) </li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.mem_r async port: 71ns sync port: 0ns (more info in zTime_memories.txt) ">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.mem_r.r1do[2] (reserved_scope_fpga_sram_0002_0000_ZMEM_mem_r_0) </acronym></li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_9sd6i9u96z573.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_104vwe51e2d31.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_ieajl39ahnk4.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.sqnod_syndrome[4].O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_sm634wyx6eyy.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_oa0w69ik9j0m1.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.zfast_znkz0ae2h838.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.u_rl_dmp_dccm_ecc_decoder_even.sqnod_double_err.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.u_rl_dmp_dccm.sqnod_dccm_ecc_db_error_even.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.zfast_71ldbbb1hk031.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_dmp.zfast_c79x7o6mv9st2.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_trap.zfast_hg9noz8cszva.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_trap.zfast_9hukpksjjbe93.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_trap.zfast_hr1t448ctviz3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_trap.zfast_h948n83wc0331.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_trap.zfast_ky7xyumt5sz93.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_iesb.zfast_ifn33r2dat7k3.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_iesb.sqnod_iesb_replay.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.sqnod_x2_replay.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_complete.sqnod_x2_valid_replay.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_complete.sqnod_cp_flush.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_pipe_ctrl.zfast_tl7zwehfbgxf3.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_pipe_ctrl.sqnod_x1_flush.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.zfast_4bzn1bgt0zgk1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.zfast_6awenoh1ki6h3.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.zfast_sqegsgm2qfpn.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.zfast_bkm27j1jf4bd1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.zfast_h8rwvbxodp1y2.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.sqnod_br_x1_taken.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_branch.sqnod_br_req_ifu.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_id_ctrl.zfast_frw6dt2ej7te1.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_id_ctrl.zfast_ugm3v5cf5mjh2.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_9hegitqggro33.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_m50zi0akqh9o1.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_hatletgns4se.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.zfast_t3yn34mkzjo6.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.sqnod_ic_rf_req.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_rl_ifu_icache_rf.zfast_9xppq19h9a403.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ifu.u_rl_ifu_icache.u_rl_ifu_icache_rf.sqnod_rf_cmd_valid.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.zfast_32hq59n29ti13.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_ibp2ahb.sqnod_biu_cbu_idle.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.sqnod_biu_idle.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zfast_bl9swsgq5o962.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zfast_v3v6mh7cy88w3.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zfast_sc2n9x4mekhr3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.unnamed_sys_logic_opt_238735.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zfast_twuqyos9y5rh.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zfast_ke866ubspsea2.O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zebu_mux_sel_gb_sys_halt_r.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">zcbsplt_4615901352719420397 () </li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.addr_r[3].Q (fde)  </p><p>-&gt;U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_core.u_rl_exu.u_rl_halt_mgr.zebu_mux_sel_gb_sys_halt_r.O (lut6)  </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td></td><td>115 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: zcbsplt_4615901352719420397" id="9" onclick="javascript:replaceButtonText('<p>zcbsplt_4615901352719420397 () </p>', '<p>zcbsplt_4615901352719420397 () </p><p>->U0_M0_F0.F00_ClockGen.zplts_in_pclk_ready_in (ts_clockgen_fmdc2_24) </p>', '9');"><p>zcbsplt_4615901352719420397 () </p><p>->U0_M0_F0.F00_ClockGen.zplts_in_pclk_ready_in (ts_clockgen_fmdc2_24) </p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">zcbsplt_4615901352719420397 () </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[1].O (lut2) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.trigger_pc.trigger_output (zceiTrigger) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_2.ts_runman.ts_g_rdy_INST_0_i_12.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_2.ts_runman.ts_g_rdy_INST_0_i_7.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_2.ts_runman.ts_g_rdy_INST_0_i_3.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_2.ts_runman.ts_g_rdy_INST_0_i_1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.ts_runman_2.ts_runman.ts_g_rdy_INST_0.O (lut4) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd.lut_and_0.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd.lut_and_2.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.zplts_out_pclk_ready_out_INST_0.O (lut5) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.zplts_iwa_pclk_ready_out.lut_and_1.O (lut6) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.zplts_iwa_pclk_ready_out.lut_and_2.O (lut3) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.F00_Terminal.zplts_out_pclk_ready_in (ts_terminal2_24) </li><li class="list-group-item" style="background-color: #add8e6">U0_M0_F0.F00_ClockGen.zplts_in_pclk_ready_in (ts_clockgen_fmdc2_24) </li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[1].O (lut2)  </p><p>-&gt;U0_M0_F0.F00_ClockGen.zplts_in_pclk_ready_in (ts_clockgen_fmdc2_24)  </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>33 ns</td><td>148 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain + clock skew</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
</table><script>
      function replaceButtonText(textA, textB, id){
        if (document.getElementById)  {
          var button=document.getElementById(id);
          if (button){
            if (button.innerHTML==textA){
              button.innerHTML=textB;
            }
            else { 
              button.innerHTML=textA;
            }
          }
        }
    }
      var coll = document.getElementsByClassName("collapsible");
      var i;
      
      for (i = 0; i < coll.length; i++) {
        coll[i].addEventListener("click", function() {
          this.classList.toggle("active");
          var content = this.nextElementSibling;
          if (content.style.maxHeight){
            content.style.maxHeight = null;
          } else {
            content.style.maxHeight = content.scrollHeight + "px";
          }
          var parentDiv = this.closest("div");
          parentDiv.style.maxHeight = (parentDiv.scrollHeight + content.scrollHeight) + "px";
        });
      }
    </script>
    <script src='https://ajax.googleapis.com/ajax/libs/jquery/3.4.1/jquery.min.js'></script>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/jquery.tablesorter/2.30.5/css/theme.blue.min.css"></link>
    <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/jquery.tablesorter/2.30.5/js/jquery.tablesorter.min.js"></script>
    <script>
    $(".tablesorter").tablesorter({
    theme: "blue",
    headers:{
      '.clock-domains, .ports, .details' :{
        sorter: false
      }
    },
    widgets: ['zebra']
    });
    </script>
  </body>
  </html>
  