TimeQuest Timing Analyzer report for lab5
Wed Oct 08 11:35:02 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Fast Model Setup Summary
 17. Fast Model Hold Summary
 18. Fast Model Recovery Summary
 19. Fast Model Removal Summary
 20. Fast Model Minimum Pulse Width Summary
 21. Fast Model Setup: 'clk'
 22. Fast Model Hold: 'clk'
 23. Fast Model Minimum Pulse Width: 'clk'
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Multicorner Timing Analysis Summary
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Setup Transfers
 30. Hold Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths
 34. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab5                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 311.14 MHz ; 200.0 MHz       ; clk        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.214 ; -261.494      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -2.000 ; -543.112              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.214 ; WriteController:write_ctrl|addr_counter[1]                                                                           ; WriteController:write_ctrl|state.S_READ_BRAM                                               ; clk          ; clk         ; 1.000        ; -0.002     ; 3.248      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_we_reg        ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg0  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg1  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg2  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg3  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg4  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg5  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg6  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg7  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg8  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg9  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg10 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_we_reg        ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg0  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg1  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg2  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg3  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg4  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg5  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg6  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg7  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg8  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg9  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg10 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_we_reg        ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg0  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg1  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg2  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg3  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg4  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg5  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg6  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg7  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg8  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg9  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg10 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_we_reg        ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg0  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg1  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg2  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg3  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg4  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg5  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg6  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg7  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg8  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg9  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg10 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_we_reg        ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg0  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg1  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg2  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg3  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg4  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg5  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg6  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg7  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg8  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg9  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg10 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_we_reg        ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg0  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg1  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg2  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg3  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg4  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg5  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg6  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg7  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg8  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg9  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg10 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_we_reg        ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg0  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg1  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg2  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg3  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg4  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg5  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg6  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg7  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg8  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg9  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg10 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_we_reg        ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg0  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg1  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg2  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg3  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg4  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg5  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg6  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg7  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg8  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg9  ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg10 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -1.996 ; WriteController:write_ctrl|addr_counter[2]                                                                           ; WriteController:write_ctrl|state.S_READ_BRAM                                               ; clk          ; clk         ; 1.000        ; -0.002     ; 3.030      ;
; -1.995 ; WriteController:write_ctrl|addr_counter[0]                                                                           ; WriteController:write_ctrl|addr_counter[10]                                                ; clk          ; clk         ; 1.000        ; -0.002     ; 3.029      ;
; -1.960 ; WriteController:write_ctrl|addr_counter[1]                                                                           ; WriteController:write_ctrl|addr_counter[10]                                                ; clk          ; clk         ; 1.000        ; -0.002     ; 2.994      ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; WriteController:write_ctrl|addr_counter[1]                                                                                                    ; WriteController:write_ctrl|addr_counter[1]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|addr_counter[2]                                                                                                    ; WriteController:write_ctrl|addr_counter[2]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|addr_counter[3]                                                                                                    ; WriteController:write_ctrl|addr_counter[3]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|addr_counter[4]                                                                                                    ; WriteController:write_ctrl|addr_counter[4]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|addr_counter[5]                                                                                                    ; WriteController:write_ctrl|addr_counter[5]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|addr_counter[6]                                                                                                    ; WriteController:write_ctrl|addr_counter[6]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|addr_counter[7]                                                                                                    ; WriteController:write_ctrl|addr_counter[7]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|addr_counter[8]                                                                                                    ; WriteController:write_ctrl|addr_counter[8]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|addr_counter[9]                                                                                                    ; WriteController:write_ctrl|addr_counter[9]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|addr_counter[10]                                                                                                   ; WriteController:write_ctrl|addr_counter[10]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[0]                                                                                                      ; ReadController:read_ctrl|addr_counter[0]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[1]                                                                                                      ; ReadController:read_ctrl|addr_counter[1]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[2]                                                                                                      ; ReadController:read_ctrl|addr_counter[2]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[3]                                                                                                      ; ReadController:read_ctrl|addr_counter[3]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[4]                                                                                                      ; ReadController:read_ctrl|addr_counter[4]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[5]                                                                                                      ; ReadController:read_ctrl|addr_counter[5]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[6]                                                                                                      ; ReadController:read_ctrl|addr_counter[6]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[7]                                                                                                      ; ReadController:read_ctrl|addr_counter[7]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[8]                                                                                                      ; ReadController:read_ctrl|addr_counter[8]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[9]                                                                                                      ; ReadController:read_ctrl|addr_counter[9]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|addr_counter[10]                                                                                                     ; ReadController:read_ctrl|addr_counter[10]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|state.S_IDLE                                                                                                         ; ReadController:read_ctrl|state.S_IDLE                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|state.S_WAIT_FIFO                                                                                                  ; WriteController:write_ctrl|state.S_WAIT_FIFO                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|addr_counter[0]                                                                                                    ; WriteController:write_ctrl|addr_counter[0]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ReadController:read_ctrl|state.S_DONE                                                                                                         ; ReadController:read_ctrl|state.S_DONE                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; WriteController:write_ctrl|state.S_DONE                                                                                                       ; WriteController:write_ctrl|state.S_DONE                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.525 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[9]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[9]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.791      ;
; 0.529 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[9]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[9]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.795      ;
; 0.538 ; ReadController:read_ctrl|state.S_READ_FIFO                                                                                                    ; ReadController:read_ctrl|state.S_WRITE_BRAM                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.804      ;
; 0.549 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[9] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[9]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.815      ;
; 0.646 ; WriteController:write_ctrl|state.S_IDLE                                                                                                       ; WriteController:write_ctrl|state.S_LOAD_BRAM                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.653 ; ReadController:read_ctrl|state.S_IDLE                                                                                                         ; ReadController:read_ctrl|state.S_READ_FIFO                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.656 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[3]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.085      ; 0.975      ;
; 0.664 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[8]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg8 ; clk          ; clk         ; 0.000        ; 0.085      ; 0.983      ;
; 0.666 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[9]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg9 ; clk          ; clk         ; 0.000        ; 0.085      ; 0.985      ;
; 0.673 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[7]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg7 ; clk          ; clk         ; 0.000        ; 0.085      ; 0.992      ;
; 0.673 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[6]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg6 ; clk          ; clk         ; 0.000        ; 0.085      ; 0.992      ;
; 0.673 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[5]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg5 ; clk          ; clk         ; 0.000        ; 0.085      ; 0.992      ;
; 0.673 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[4]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg4 ; clk          ; clk         ; 0.000        ; 0.085      ; 0.992      ;
; 0.679 ; WriteController:write_ctrl|state.S_WRITE_FIFO                                                                                                 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.945      ;
; 0.721 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                    ; ReadController:read_ctrl|state.S_IDLE                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.002      ; 0.989      ;
; 0.799 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[0]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[0]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[1]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.065      ;
; 0.803 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[0]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[1]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[2]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[4]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[4]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[7]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[7]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[2]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[4]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[7]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[7]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.814 ; ReadController:read_ctrl|state.S_WRITE_BRAM                                                                                                   ; ReadController:read_ctrl|state.S_DONE                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; ReadController:read_ctrl|state.S_WRITE_BRAM                                                                                                   ; ReadController:read_ctrl|state.S_READ_FIFO                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.080      ;
; 0.821 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[7] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[7]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.827 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[8]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[8]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.093      ;
; 0.829 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_full                         ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.095      ;
; 0.832 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[8]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.098      ;
; 0.838 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[3]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[3]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[8] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[8]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[5]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[5]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[5]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[6]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.847 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[6]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[6]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.113      ;
; 0.860 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[6] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[6]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[5] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[5]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.127      ;
; 0.867 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[3] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[3]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.133      ;
; 0.883 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                    ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 1.149      ;
; 0.912 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[0]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.085      ; 1.231      ;
; 0.919 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[8]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg8 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.235      ;
; 0.925 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[2]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.085      ; 1.244      ;
; 0.931 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[1]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg1 ; clk          ; clk         ; 0.000        ; 0.085      ; 1.250      ;
; 0.932 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[2]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.228      ;
; 0.937 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[4]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg4 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.233      ;
; 0.939 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[1]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.235      ;
; 0.940 ; WriteController:write_ctrl|addr_counter[9]                                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg9                                                                               ; clk          ; clk         ; 0.000        ; 0.070      ; 1.244      ;
; 0.944 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[8]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~porta_address_reg8 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.237      ;
; 0.946 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[0]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.242      ;
; 0.947 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[8]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg8 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.243      ;
; 0.948 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[9]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg9 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.244      ;
; 0.949 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[4]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg4 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.265      ;
; 0.952 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[9]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg9 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.268      ;
; 0.957 ; WriteController:write_ctrl|addr_counter[3]                                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg3                                                                               ; clk          ; clk         ; 0.000        ; 0.070      ; 1.261      ;
; 0.959 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[3]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.275      ;
; 0.960 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[3]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.256      ;
; 0.967 ; ReadController:read_ctrl|state.S_WRITE_BRAM                                                                                                   ; ReadController:read_ctrl|addr_counter[2]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.001      ; 1.234      ;
; 0.973 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[7]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg7 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.289      ;
; 0.973 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[5]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg5 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.289      ;
; 0.983 ; ReadController:read_ctrl|state.S_WRITE_BRAM                                                                                                   ; ReadController:read_ctrl|addr_counter[4]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.001      ; 1.250      ;
; 1.009 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[4] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[4]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.275      ;
; 1.018 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[0] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[0]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.284      ;
; 1.022 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[2] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[2]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.288      ;
; 1.038 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[8] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|dffe_af                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.001      ; 1.305      ;
; 1.044 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[8] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                             ; clk          ; clk         ; 0.000        ; 0.001      ; 1.311      ;
; 1.095 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                    ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.361      ;
; 1.176 ; WriteController:write_ctrl|addr_counter[5]                                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg5                                                                               ; clk          ; clk         ; 0.000        ; 0.068      ; 1.478      ;
; 1.177 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[5]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg5 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.473      ;
; 1.180 ; WriteController:write_ctrl|addr_counter[2]                                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg2                                                                               ; clk          ; clk         ; 0.000        ; 0.068      ; 1.482      ;
; 1.182 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[0]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.448      ;
; 1.182 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[1]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.448      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg8  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; dados_entrada[*]  ; clk        ; 7.786 ; 7.786 ; Rise       ; clk             ;
;  dados_entrada[0] ; clk        ; 7.606 ; 7.606 ; Rise       ; clk             ;
;  dados_entrada[1] ; clk        ; 7.633 ; 7.633 ; Rise       ; clk             ;
;  dados_entrada[2] ; clk        ; 7.678 ; 7.678 ; Rise       ; clk             ;
;  dados_entrada[3] ; clk        ; 7.741 ; 7.741 ; Rise       ; clk             ;
;  dados_entrada[4] ; clk        ; 7.766 ; 7.766 ; Rise       ; clk             ;
;  dados_entrada[5] ; clk        ; 7.786 ; 7.786 ; Rise       ; clk             ;
;  dados_entrada[6] ; clk        ; 7.738 ; 7.738 ; Rise       ; clk             ;
;  dados_entrada[7] ; clk        ; 7.744 ; 7.744 ; Rise       ; clk             ;
; dados_saida[*]    ; clk        ; 9.859 ; 9.859 ; Rise       ; clk             ;
;  dados_saida[0]   ; clk        ; 9.632 ; 9.632 ; Rise       ; clk             ;
;  dados_saida[1]   ; clk        ; 9.635 ; 9.635 ; Rise       ; clk             ;
;  dados_saida[2]   ; clk        ; 9.590 ; 9.590 ; Rise       ; clk             ;
;  dados_saida[3]   ; clk        ; 9.596 ; 9.596 ; Rise       ; clk             ;
;  dados_saida[4]   ; clk        ; 9.614 ; 9.614 ; Rise       ; clk             ;
;  dados_saida[5]   ; clk        ; 9.859 ; 9.859 ; Rise       ; clk             ;
;  dados_saida[6]   ; clk        ; 9.612 ; 9.612 ; Rise       ; clk             ;
;  dados_saida[7]   ; clk        ; 9.849 ; 9.849 ; Rise       ; clk             ;
; done              ; clk        ; 7.491 ; 7.491 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; dados_entrada[*]  ; clk        ; 6.963 ; 6.963 ; Rise       ; clk             ;
;  dados_entrada[0] ; clk        ; 6.963 ; 6.963 ; Rise       ; clk             ;
;  dados_entrada[1] ; clk        ; 6.989 ; 6.989 ; Rise       ; clk             ;
;  dados_entrada[2] ; clk        ; 6.967 ; 6.967 ; Rise       ; clk             ;
;  dados_entrada[3] ; clk        ; 6.991 ; 6.991 ; Rise       ; clk             ;
;  dados_entrada[4] ; clk        ; 7.426 ; 7.426 ; Rise       ; clk             ;
;  dados_entrada[5] ; clk        ; 7.439 ; 7.439 ; Rise       ; clk             ;
;  dados_entrada[6] ; clk        ; 7.697 ; 7.697 ; Rise       ; clk             ;
;  dados_entrada[7] ; clk        ; 7.705 ; 7.705 ; Rise       ; clk             ;
; dados_saida[*]    ; clk        ; 9.590 ; 9.590 ; Rise       ; clk             ;
;  dados_saida[0]   ; clk        ; 9.632 ; 9.632 ; Rise       ; clk             ;
;  dados_saida[1]   ; clk        ; 9.635 ; 9.635 ; Rise       ; clk             ;
;  dados_saida[2]   ; clk        ; 9.590 ; 9.590 ; Rise       ; clk             ;
;  dados_saida[3]   ; clk        ; 9.596 ; 9.596 ; Rise       ; clk             ;
;  dados_saida[4]   ; clk        ; 9.614 ; 9.614 ; Rise       ; clk             ;
;  dados_saida[5]   ; clk        ; 9.859 ; 9.859 ; Rise       ; clk             ;
;  dados_saida[6]   ; clk        ; 9.612 ; 9.612 ; Rise       ; clk             ;
;  dados_saida[7]   ; clk        ; 9.849 ; 9.849 ; Rise       ; clk             ;
; done              ; clk        ; 6.901 ; 6.901 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.460 ; -52.542       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -2.000 ; -543.112              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_memory_reg0                                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_datain_reg1                                                                               ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a1~porta_memory_reg0                                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_datain_reg0                                                                               ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_memory_reg0                                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_datain_reg1                                                                               ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a3~porta_memory_reg0                                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_datain_reg0                                                                               ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_memory_reg0                                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_datain_reg1                                                                               ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a5~porta_memory_reg0                                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_datain_reg0                                                                               ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_memory_reg0                                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_datain_reg1                                                                               ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a7~porta_memory_reg0                                                                               ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.457 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_datain_reg0 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_datain_reg1 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a1~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_datain_reg2 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a2~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_datain_reg3 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a3~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_datain_reg0 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_datain_reg1 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a5~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_datain_reg2 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a6~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_datain_reg3 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a7~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_we_reg                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg1                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg2                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg3                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg4                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg5                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg6                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg7                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg8                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg9                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg10                                                                             ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_we_reg                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg1                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg2                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg3                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg4                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg5                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg6                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg7                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg8                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg9                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg10                                                                             ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_we_reg                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg0                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg1                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg2                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg3                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg4                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg5                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg6                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg7                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg8                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg9                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg10                                                                             ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_we_reg                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg0                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg1                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg2                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg3                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg4                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg5                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg6                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg7                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg8                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg9                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg10                                                                             ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_we_reg                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg0                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg1                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg2                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg3                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg4                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg5                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg6                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg7                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg8                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg9                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg10                                                                             ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_we_reg                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg0                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg1                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg2                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg3                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg4                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg5                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg6                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg7                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg8                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg9                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg10                                                                             ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_we_reg                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg0                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg1                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg2                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg3                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg4                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg5                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg6                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg7                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg8                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg9                                                                              ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a6~porta_address_reg10                                                                             ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; WriteController:write_ctrl|addr_counter[1]                                                                                                    ; WriteController:write_ctrl|addr_counter[1]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|addr_counter[2]                                                                                                    ; WriteController:write_ctrl|addr_counter[2]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|addr_counter[3]                                                                                                    ; WriteController:write_ctrl|addr_counter[3]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|addr_counter[4]                                                                                                    ; WriteController:write_ctrl|addr_counter[4]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|addr_counter[5]                                                                                                    ; WriteController:write_ctrl|addr_counter[5]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|addr_counter[6]                                                                                                    ; WriteController:write_ctrl|addr_counter[6]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|addr_counter[7]                                                                                                    ; WriteController:write_ctrl|addr_counter[7]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|addr_counter[8]                                                                                                    ; WriteController:write_ctrl|addr_counter[8]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|addr_counter[9]                                                                                                    ; WriteController:write_ctrl|addr_counter[9]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|addr_counter[10]                                                                                                   ; WriteController:write_ctrl|addr_counter[10]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[0]                                                                                                      ; ReadController:read_ctrl|addr_counter[0]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[1]                                                                                                      ; ReadController:read_ctrl|addr_counter[1]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[2]                                                                                                      ; ReadController:read_ctrl|addr_counter[2]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[3]                                                                                                      ; ReadController:read_ctrl|addr_counter[3]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[4]                                                                                                      ; ReadController:read_ctrl|addr_counter[4]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[5]                                                                                                      ; ReadController:read_ctrl|addr_counter[5]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[6]                                                                                                      ; ReadController:read_ctrl|addr_counter[6]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[7]                                                                                                      ; ReadController:read_ctrl|addr_counter[7]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[8]                                                                                                      ; ReadController:read_ctrl|addr_counter[8]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[9]                                                                                                      ; ReadController:read_ctrl|addr_counter[9]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|addr_counter[10]                                                                                                     ; ReadController:read_ctrl|addr_counter[10]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|state.S_IDLE                                                                                                         ; ReadController:read_ctrl|state.S_IDLE                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|state.S_WAIT_FIFO                                                                                                  ; WriteController:write_ctrl|state.S_WAIT_FIFO                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|addr_counter[0]                                                                                                    ; WriteController:write_ctrl|addr_counter[0]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ReadController:read_ctrl|state.S_DONE                                                                                                         ; ReadController:read_ctrl|state.S_DONE                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; WriteController:write_ctrl|state.S_DONE                                                                                                       ; WriteController:write_ctrl|state.S_DONE                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[9]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[9]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[9]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[9]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.248 ; ReadController:read_ctrl|state.S_READ_FIFO                                                                                                    ; ReadController:read_ctrl|state.S_WRITE_BRAM                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.253 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[9] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[9]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.405      ;
; 0.282 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[3]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.486      ;
; 0.286 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[8]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg8 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.490      ;
; 0.287 ; WriteController:write_ctrl|state.S_IDLE                                                                                                       ; WriteController:write_ctrl|state.S_LOAD_BRAM                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.439      ;
; 0.287 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[9]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg9 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.491      ;
; 0.289 ; ReadController:read_ctrl|state.S_IDLE                                                                                                         ; ReadController:read_ctrl|state.S_READ_FIFO                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.441      ;
; 0.290 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[6]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg6 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.494      ;
; 0.291 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[7]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg7 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.495      ;
; 0.291 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[5]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg5 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.495      ;
; 0.291 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[4]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg4 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.495      ;
; 0.323 ; WriteController:write_ctrl|state.S_WRITE_FIFO                                                                                                 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.475      ;
; 0.330 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                    ; ReadController:read_ctrl|state.S_IDLE                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.001      ; 0.483      ;
; 0.357 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[0]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[0]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[1]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[0]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[1]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[2]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[2]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[4]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[4]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[7]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[7]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[4]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[7]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[7]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.366 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[8]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[8]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; ReadController:read_ctrl|state.S_WRITE_BRAM                                                                                                   ; ReadController:read_ctrl|state.S_DONE                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[8]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; ReadController:read_ctrl|state.S_WRITE_BRAM                                                                                                   ; ReadController:read_ctrl|state.S_READ_FIFO                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[3]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[3]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[7] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[7]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[5]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[5]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[5]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[6]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[8] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[8]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[6]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[6]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.379 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_full                         ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.387 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[6] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[6]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[3] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[3]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[5] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[5]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.539      ;
; 0.401 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[2]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.607      ;
; 0.403 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_non_empty                    ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.555      ;
; 0.403 ; WriteController:write_ctrl|addr_counter[9]                                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg9                                                                               ; clk          ; clk         ; 0.000        ; 0.075      ; 0.616      ;
; 0.404 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[4]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg4 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.610      ;
; 0.405 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[0]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.609      ;
; 0.406 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[1]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.612      ;
; 0.407 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[0]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.613      ;
; 0.409 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[8]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg8 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.615      ;
; 0.409 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[8]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg8 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.610      ;
; 0.410 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[9]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg9 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.616      ;
; 0.410 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[8]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~porta_address_reg8 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.613      ;
; 0.411 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[2]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.615      ;
; 0.414 ; WriteController:write_ctrl|addr_counter[3]                                                                                                    ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg3                                                                               ; clk          ; clk         ; 0.000        ; 0.075      ; 0.627      ;
; 0.415 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[1]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~portb_address_reg1 ; clk          ; clk         ; 0.000        ; 0.066      ; 0.619      ;
; 0.416 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[4]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg4 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.617      ;
; 0.417 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[3]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a0~porta_address_reg3 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.623      ;
; 0.418 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[9]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg9 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.619      ;
; 0.421 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[3]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.622      ;
; 0.427 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[7]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg7 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.628      ;
; 0.428 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[5]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|dpram_9v01:FIFOram|altsyncram_quj1:altsyncram2|altsyncram_soc1:altsyncram3|ram_block4a4~portb_address_reg5 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.629      ;
; 0.448 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[4] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[4]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.600      ;
; 0.448 ; ReadController:read_ctrl|state.S_WRITE_BRAM                                                                                                   ; ReadController:read_ctrl|addr_counter[4]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.001      ; 0.601      ;
; 0.450 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[0] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[0]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.602      ;
; 0.451 ; ReadController:read_ctrl|state.S_WRITE_BRAM                                                                                                   ; ReadController:read_ctrl|addr_counter[2]                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.001      ; 0.604      ;
; 0.455 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[2] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[2]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.607      ;
; 0.468 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[8] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|dffe_af                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.002      ; 0.622      ;
; 0.474 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|cntr_6l7:count_usedw|safe_q[8] ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                             ; clk          ; clk         ; 0.000        ; 0.002      ; 0.628      ;
; 0.495 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[0]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[1]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[1]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[2]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[0]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[1]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[2]                              ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:wr_ptr|safe_q[3]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[2]                        ; FIFO:fifo_inst|scfifo:scfifo_component|scfifo_b5a1:auto_generated|a_dpfifo_3m31:dpfifo|cntr_qkb:rd_ptr_count|safe_q[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[0]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[1]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[2]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[3]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[4]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[5]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[6]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|q_a[7]                           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; BRAM_Origem:src_bram|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ram_block1a4~porta_address_reg8  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; dados_entrada[*]  ; clk        ; 4.318 ; 4.318 ; Rise       ; clk             ;
;  dados_entrada[0] ; clk        ; 4.218 ; 4.218 ; Rise       ; clk             ;
;  dados_entrada[1] ; clk        ; 4.233 ; 4.233 ; Rise       ; clk             ;
;  dados_entrada[2] ; clk        ; 4.256 ; 4.256 ; Rise       ; clk             ;
;  dados_entrada[3] ; clk        ; 4.300 ; 4.300 ; Rise       ; clk             ;
;  dados_entrada[4] ; clk        ; 4.263 ; 4.263 ; Rise       ; clk             ;
;  dados_entrada[5] ; clk        ; 4.276 ; 4.276 ; Rise       ; clk             ;
;  dados_entrada[6] ; clk        ; 4.298 ; 4.298 ; Rise       ; clk             ;
;  dados_entrada[7] ; clk        ; 4.318 ; 4.318 ; Rise       ; clk             ;
; dados_saida[*]    ; clk        ; 5.836 ; 5.836 ; Rise       ; clk             ;
;  dados_saida[0]   ; clk        ; 5.748 ; 5.748 ; Rise       ; clk             ;
;  dados_saida[1]   ; clk        ; 5.754 ; 5.754 ; Rise       ; clk             ;
;  dados_saida[2]   ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  dados_saida[3]   ; clk        ; 5.713 ; 5.713 ; Rise       ; clk             ;
;  dados_saida[4]   ; clk        ; 5.715 ; 5.715 ; Rise       ; clk             ;
;  dados_saida[5]   ; clk        ; 5.836 ; 5.836 ; Rise       ; clk             ;
;  dados_saida[6]   ; clk        ; 5.722 ; 5.722 ; Rise       ; clk             ;
;  dados_saida[7]   ; clk        ; 5.828 ; 5.828 ; Rise       ; clk             ;
; done              ; clk        ; 4.129 ; 4.129 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; dados_entrada[*]  ; clk        ; 3.921 ; 3.921 ; Rise       ; clk             ;
;  dados_entrada[0] ; clk        ; 3.935 ; 3.935 ; Rise       ; clk             ;
;  dados_entrada[1] ; clk        ; 3.951 ; 3.951 ; Rise       ; clk             ;
;  dados_entrada[2] ; clk        ; 3.921 ; 3.921 ; Rise       ; clk             ;
;  dados_entrada[3] ; clk        ; 3.945 ; 3.945 ; Rise       ; clk             ;
;  dados_entrada[4] ; clk        ; 4.166 ; 4.166 ; Rise       ; clk             ;
;  dados_entrada[5] ; clk        ; 4.174 ; 4.174 ; Rise       ; clk             ;
;  dados_entrada[6] ; clk        ; 4.255 ; 4.255 ; Rise       ; clk             ;
;  dados_entrada[7] ; clk        ; 4.263 ; 4.263 ; Rise       ; clk             ;
; dados_saida[*]    ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  dados_saida[0]   ; clk        ; 5.748 ; 5.748 ; Rise       ; clk             ;
;  dados_saida[1]   ; clk        ; 5.754 ; 5.754 ; Rise       ; clk             ;
;  dados_saida[2]   ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  dados_saida[3]   ; clk        ; 5.713 ; 5.713 ; Rise       ; clk             ;
;  dados_saida[4]   ; clk        ; 5.715 ; 5.715 ; Rise       ; clk             ;
;  dados_saida[5]   ; clk        ; 5.836 ; 5.836 ; Rise       ; clk             ;
;  dados_saida[6]   ; clk        ; 5.722 ; 5.722 ; Rise       ; clk             ;
;  dados_saida[7]   ; clk        ; 5.828 ; 5.828 ; Rise       ; clk             ;
; done              ; clk        ; 3.882 ; 3.882 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.214   ; 0.215 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -2.214   ; 0.215 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -261.494 ; 0.0   ; 0.0      ; 0.0     ; -543.112            ;
;  clk             ; -261.494 ; 0.000 ; N/A      ; N/A     ; -543.112            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; dados_entrada[*]  ; clk        ; 7.786 ; 7.786 ; Rise       ; clk             ;
;  dados_entrada[0] ; clk        ; 7.606 ; 7.606 ; Rise       ; clk             ;
;  dados_entrada[1] ; clk        ; 7.633 ; 7.633 ; Rise       ; clk             ;
;  dados_entrada[2] ; clk        ; 7.678 ; 7.678 ; Rise       ; clk             ;
;  dados_entrada[3] ; clk        ; 7.741 ; 7.741 ; Rise       ; clk             ;
;  dados_entrada[4] ; clk        ; 7.766 ; 7.766 ; Rise       ; clk             ;
;  dados_entrada[5] ; clk        ; 7.786 ; 7.786 ; Rise       ; clk             ;
;  dados_entrada[6] ; clk        ; 7.738 ; 7.738 ; Rise       ; clk             ;
;  dados_entrada[7] ; clk        ; 7.744 ; 7.744 ; Rise       ; clk             ;
; dados_saida[*]    ; clk        ; 9.859 ; 9.859 ; Rise       ; clk             ;
;  dados_saida[0]   ; clk        ; 9.632 ; 9.632 ; Rise       ; clk             ;
;  dados_saida[1]   ; clk        ; 9.635 ; 9.635 ; Rise       ; clk             ;
;  dados_saida[2]   ; clk        ; 9.590 ; 9.590 ; Rise       ; clk             ;
;  dados_saida[3]   ; clk        ; 9.596 ; 9.596 ; Rise       ; clk             ;
;  dados_saida[4]   ; clk        ; 9.614 ; 9.614 ; Rise       ; clk             ;
;  dados_saida[5]   ; clk        ; 9.859 ; 9.859 ; Rise       ; clk             ;
;  dados_saida[6]   ; clk        ; 9.612 ; 9.612 ; Rise       ; clk             ;
;  dados_saida[7]   ; clk        ; 9.849 ; 9.849 ; Rise       ; clk             ;
; done              ; clk        ; 7.491 ; 7.491 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; dados_entrada[*]  ; clk        ; 3.921 ; 3.921 ; Rise       ; clk             ;
;  dados_entrada[0] ; clk        ; 3.935 ; 3.935 ; Rise       ; clk             ;
;  dados_entrada[1] ; clk        ; 3.951 ; 3.951 ; Rise       ; clk             ;
;  dados_entrada[2] ; clk        ; 3.921 ; 3.921 ; Rise       ; clk             ;
;  dados_entrada[3] ; clk        ; 3.945 ; 3.945 ; Rise       ; clk             ;
;  dados_entrada[4] ; clk        ; 4.166 ; 4.166 ; Rise       ; clk             ;
;  dados_entrada[5] ; clk        ; 4.174 ; 4.174 ; Rise       ; clk             ;
;  dados_entrada[6] ; clk        ; 4.255 ; 4.255 ; Rise       ; clk             ;
;  dados_entrada[7] ; clk        ; 4.263 ; 4.263 ; Rise       ; clk             ;
; dados_saida[*]    ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  dados_saida[0]   ; clk        ; 5.748 ; 5.748 ; Rise       ; clk             ;
;  dados_saida[1]   ; clk        ; 5.754 ; 5.754 ; Rise       ; clk             ;
;  dados_saida[2]   ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  dados_saida[3]   ; clk        ; 5.713 ; 5.713 ; Rise       ; clk             ;
;  dados_saida[4]   ; clk        ; 5.715 ; 5.715 ; Rise       ; clk             ;
;  dados_saida[5]   ; clk        ; 5.836 ; 5.836 ; Rise       ; clk             ;
;  dados_saida[6]   ; clk        ; 5.722 ; 5.722 ; Rise       ; clk             ;
;  dados_saida[7]   ; clk        ; 5.828 ; 5.828 ; Rise       ; clk             ;
; done              ; clk        ; 3.882 ; 3.882 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1323     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1323     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 98    ; 98   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 08 11:35:02 2025
Info: Command: quartus_sta lab5 -c lab5
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.214
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.214      -261.494 clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -543.112 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -52.542 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -543.112 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4548 megabytes
    Info: Processing ended: Wed Oct 08 11:35:02 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


