Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a0f0f3c82a7f493bb044d55c43ed641c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot experiment_2_TB_behav xil_defaultlib.experiment_2_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.lab1_2
Compiling module xil_defaultlib.experiment_2_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot experiment_2_TB_behav
