# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: f:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_mdm_1_0/Lab_0_mdm_1_0.xci
# IP: The module: 'Lab_0_mdm_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: f:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_mdm_1_0/Lab_0_mdm_1_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'Lab_0_mdm_1_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# XDC: f:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_mdm_1_0/Lab_0_mdm_1_0_ooc_trace.xdc
# XDC: The top module name and the constraint reference have the same name: 'Lab_0_mdm_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: f:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_mdm_1_0/Lab_0_mdm_1_0.xci
# IP: The module: 'Lab_0_mdm_1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: f:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_mdm_1_0/Lab_0_mdm_1_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'Lab_0_mdm_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# XDC: f:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_0/Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_mdm_1_0/Lab_0_mdm_1_0_ooc_trace.xdc
# XDC: The top module name and the constraint reference have the same name: 'Lab_0_mdm_1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
