{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 12:58:44 2022 " "Info: Processing started: Sun Nov 20 12:58:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off changemode -c changemode " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off changemode -c changemode" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[0\] " "Warning: Node \"cat\[0\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[2\] " "Warning: Node \"cat\[2\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[4\] " "Warning: Node \"cat\[4\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cat\[6\] " "Warning: Node \"cat\[6\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ddog\[0\] " "Warning: Node \"ddog\[0\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ddog\[2\] " "Warning: Node \"ddog\[2\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ddog\[4\] " "Warning: Node \"ddog\[4\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ddog\[6\] " "Warning: Node \"ddog\[6\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mmouse\[0\] " "Warning: Node \"mmouse\[0\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mmouse\[2\] " "Warning: Node \"mmouse\[2\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mmouse\[4\] " "Warning: Node \"mmouse\[4\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mmouse\[6\] " "Warning: Node \"mmouse\[6\]\" is a latch" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode\[3\] " "Info: Assuming node \"mode\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode\[2\] " "Info: Assuming node \"mode\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux4~0 " "Info: Detected gated clock \"Mux4~0\" as buffer" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 12 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux9~0 " "Info: Detected gated clock \"Mux9~0\" as buffer" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 12 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux14~0 " "Info: Detected gated clock \"Mux14~0\" as buffer" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 12 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cat\[6\] mode\[0\] mode\[3\] 1.076 ns register " "Info: tsu for register \"cat\[6\]\" (data pin = \"mode\[0\]\", clock pin = \"mode\[3\]\") is 1.076 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.578 ns + Longest pin register " "Info: + Longest pin to register delay is 8.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[0\] 1 PIN PIN_130 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_130; Fanout = 4; PIN Node = 'mode\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.599 ns) + CELL(0.200 ns) 5.931 ns Mux13~0 2 COMB LC_X6_Y7_N8 3 " "Info: 2: + IC(4.599 ns) + CELL(0.200 ns) = 5.931 ns; Loc. = LC_X6_Y7_N8; Fanout = 3; COMB Node = 'Mux13~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.799 ns" { mode[0] Mux13~0 } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.447 ns) + CELL(0.200 ns) 8.578 ns cat\[6\] 3 REG LC_X1_Y6_N8 2 " "Info: 3: + IC(2.447 ns) + CELL(0.200 ns) = 8.578 ns; Loc. = LC_X1_Y6_N8; Fanout = 2; REG Node = 'cat\[6\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.647 ns" { Mux13~0 cat[6] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.532 ns ( 17.86 % ) " "Info: Total cell delay = 1.532 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.046 ns ( 82.14 % ) " "Info: Total interconnect delay = 7.046 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.578 ns" { mode[0] Mux13~0 cat[6] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.578 ns" { mode[0] {} mode[0]~combout {} Mux13~0 {} cat[6] {} } { 0.000ns 0.000ns 4.599ns 2.447ns } { 0.000ns 1.132ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.114 ns + " "Info: + Micro setup delay of destination is 2.114 ns" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode\[3\] destination 9.616 ns - Shortest register " "Info: - Shortest clock path from clock \"mode\[3\]\" to destination register is 9.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[3\] 1 CLK PIN_122 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_122; Fanout = 3; CLK Node = 'mode\[3\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[3] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.926 ns) + CELL(0.511 ns) 4.569 ns Mux14~0 2 COMB LC_X11_Y4_N0 4 " "Info: 2: + IC(2.926 ns) + CELL(0.511 ns) = 4.569 ns; Loc. = LC_X11_Y4_N0; Fanout = 4; COMB Node = 'Mux14~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.437 ns" { mode[3] Mux14~0 } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.536 ns) + CELL(0.511 ns) 9.616 ns cat\[6\] 3 REG LC_X1_Y6_N8 2 " "Info: 3: + IC(4.536 ns) + CELL(0.511 ns) = 9.616 ns; Loc. = LC_X1_Y6_N8; Fanout = 2; REG Node = 'cat\[6\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.047 ns" { Mux14~0 cat[6] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 22.40 % ) " "Info: Total cell delay = 2.154 ns ( 22.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.462 ns ( 77.60 % ) " "Info: Total interconnect delay = 7.462 ns ( 77.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.616 ns" { mode[3] Mux14~0 cat[6] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.616 ns" { mode[3] {} mode[3]~combout {} Mux14~0 {} cat[6] {} } { 0.000ns 0.000ns 2.926ns 4.536ns } { 0.000ns 1.132ns 0.511ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.578 ns" { mode[0] Mux13~0 cat[6] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.578 ns" { mode[0] {} mode[0]~combout {} Mux13~0 {} cat[6] {} } { 0.000ns 0.000ns 4.599ns 2.447ns } { 0.000ns 1.132ns 0.200ns 0.200ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.616 ns" { mode[3] Mux14~0 cat[6] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.616 ns" { mode[3] {} mode[3]~combout {} Mux14~0 {} cat[6] {} } { 0.000ns 0.000ns 2.926ns 4.536ns } { 0.000ns 1.132ns 0.511ns 0.511ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "mode\[2\] rcat\[3\] cat\[2\] 15.612 ns register " "Info: tco from clock \"mode\[2\]\" to destination pin \"rcat\[3\]\" through register \"cat\[2\]\" is 15.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode\[2\] source 10.176 ns + Longest register " "Info: + Longest clock path from clock \"mode\[2\]\" to source register is 10.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[2\] 1 CLK PIN_114 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 3; CLK Node = 'mode\[2\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[2] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.118 ns) + CELL(0.740 ns) 4.990 ns Mux14~0 2 COMB LC_X11_Y4_N0 4 " "Info: 2: + IC(3.118 ns) + CELL(0.740 ns) = 4.990 ns; Loc. = LC_X11_Y4_N0; Fanout = 4; COMB Node = 'Mux14~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.858 ns" { mode[2] Mux14~0 } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.675 ns) + CELL(0.511 ns) 10.176 ns cat\[2\] 3 REG LC_X6_Y7_N5 2 " "Info: 3: + IC(4.675 ns) + CELL(0.511 ns) = 10.176 ns; Loc. = LC_X6_Y7_N5; Fanout = 2; REG Node = 'cat\[2\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.186 ns" { Mux14~0 cat[2] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 23.42 % ) " "Info: Total cell delay = 2.383 ns ( 23.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.793 ns ( 76.58 % ) " "Info: Total interconnect delay = 7.793 ns ( 76.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.176 ns" { mode[2] Mux14~0 cat[2] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.176 ns" { mode[2] {} mode[2]~combout {} Mux14~0 {} cat[2] {} } { 0.000ns 0.000ns 3.118ns 4.675ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.436 ns + Longest register pin " "Info: + Longest register to pin delay is 5.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cat\[2\] 1 REG LC_X6_Y7_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y7_N5; Fanout = 2; REG Node = 'cat\[2\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cat[2] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.114 ns) + CELL(2.322 ns) 5.436 ns rcat\[3\] 2 PIN PIN_94 0 " "Info: 2: + IC(3.114 ns) + CELL(2.322 ns) = 5.436 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'rcat\[3\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.436 ns" { cat[2] rcat[3] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 42.72 % ) " "Info: Total cell delay = 2.322 ns ( 42.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.114 ns ( 57.28 % ) " "Info: Total interconnect delay = 3.114 ns ( 57.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.436 ns" { cat[2] rcat[3] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "5.436 ns" { cat[2] {} rcat[3] {} } { 0.000ns 3.114ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.176 ns" { mode[2] Mux14~0 cat[2] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.176 ns" { mode[2] {} mode[2]~combout {} Mux14~0 {} cat[2] {} } { 0.000ns 0.000ns 3.118ns 4.675ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.436 ns" { cat[2] rcat[3] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "5.436 ns" { cat[2] {} rcat[3] {} } { 0.000ns 3.114ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cat\[0\] mode\[1\] mode\[2\] 3.392 ns register " "Info: th for register \"cat\[0\]\" (data pin = \"mode\[1\]\", clock pin = \"mode\[2\]\") is 3.392 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode\[2\] destination 10.175 ns + Longest register " "Info: + Longest clock path from clock \"mode\[2\]\" to destination register is 10.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[2\] 1 CLK PIN_114 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 3; CLK Node = 'mode\[2\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[2] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.118 ns) + CELL(0.740 ns) 4.990 ns Mux14~0 2 COMB LC_X11_Y4_N0 4 " "Info: 2: + IC(3.118 ns) + CELL(0.740 ns) = 4.990 ns; Loc. = LC_X11_Y4_N0; Fanout = 4; COMB Node = 'Mux14~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.858 ns" { mode[2] Mux14~0 } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.674 ns) + CELL(0.511 ns) 10.175 ns cat\[0\] 3 REG LC_X6_Y7_N7 2 " "Info: 3: + IC(4.674 ns) + CELL(0.511 ns) = 10.175 ns; Loc. = LC_X6_Y7_N7; Fanout = 2; REG Node = 'cat\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.185 ns" { Mux14~0 cat[0] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 23.42 % ) " "Info: Total cell delay = 2.383 ns ( 23.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.792 ns ( 76.58 % ) " "Info: Total interconnect delay = 7.792 ns ( 76.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.175 ns" { mode[2] Mux14~0 cat[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.175 ns" { mode[2] {} mode[2]~combout {} Mux14~0 {} cat[0] {} } { 0.000ns 0.000ns 3.118ns 4.674ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.783 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[1\] 1 PIN PIN_45 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_45; Fanout = 4; PIN Node = 'mode\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.187 ns) + CELL(0.511 ns) 5.830 ns Mux11~0 2 COMB LC_X6_Y7_N2 3 " "Info: 2: + IC(4.187 ns) + CELL(0.511 ns) = 5.830 ns; Loc. = LC_X6_Y7_N2; Fanout = 3; COMB Node = 'Mux11~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.698 ns" { mode[1] Mux11~0 } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.200 ns) 6.783 ns cat\[0\] 3 REG LC_X6_Y7_N7 2 " "Info: 3: + IC(0.753 ns) + CELL(0.200 ns) = 6.783 ns; Loc. = LC_X6_Y7_N7; Fanout = 2; REG Node = 'cat\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.953 ns" { Mux11~0 cat[0] } "NODE_NAME" } } { "changemode.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/changemode/changemode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.843 ns ( 27.17 % ) " "Info: Total cell delay = 1.843 ns ( 27.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.940 ns ( 72.83 % ) " "Info: Total interconnect delay = 4.940 ns ( 72.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.783 ns" { mode[1] Mux11~0 cat[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "6.783 ns" { mode[1] {} mode[1]~combout {} Mux11~0 {} cat[0] {} } { 0.000ns 0.000ns 4.187ns 0.753ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.175 ns" { mode[2] Mux14~0 cat[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "10.175 ns" { mode[2] {} mode[2]~combout {} Mux14~0 {} cat[0] {} } { 0.000ns 0.000ns 3.118ns 4.674ns } { 0.000ns 1.132ns 0.740ns 0.511ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.783 ns" { mode[1] Mux11~0 cat[0] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "6.783 ns" { mode[1] {} mode[1]~combout {} Mux11~0 {} cat[0] {} } { 0.000ns 0.000ns 4.187ns 0.753ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4360 " "Info: Peak virtual memory: 4360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 12:58:44 2022 " "Info: Processing ended: Sun Nov 20 12:58:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
