ARM GAS  /tmp/ccy1PAQI.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.digitalWrite,"ax",%progbits
  18              		.align	1
  19              		.global	digitalWrite
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	digitalWrite:
  25              	.LVL0:
  26              	.LFB574:
  27              		.file 1 "Core/Inc/28byj.h"
   1:Core/Inc/28byj.h **** #include "stm32l0xx_ll_system.h"
   2:Core/Inc/28byj.h **** #include "stm32l0xx_ll_cortex.h"
   3:Core/Inc/28byj.h **** #include "stm32l0xx_ll_utils.h"
   4:Core/Inc/28byj.h **** #include "stm32l0xx_ll_gpio.h"
   5:Core/Inc/28byj.h **** #include "main.h"
   6:Core/Inc/28byj.h **** 
   7:Core/Inc/28byj.h **** #define BLUE      M1_Pin
   8:Core/Inc/28byj.h **** #define ORANGE    M2_Pin
   9:Core/Inc/28byj.h **** #define YELLOW    M3_Pin
  10:Core/Inc/28byj.h **** #define PINK      M4_Pin
  11:Core/Inc/28byj.h **** 
  12:Core/Inc/28byj.h **** #define HIGH      1
  13:Core/Inc/28byj.h **** #define LOW       0
  14:Core/Inc/28byj.h **** 
  15:Core/Inc/28byj.h **** 
  16:Core/Inc/28byj.h **** 
  17:Core/Inc/28byj.h **** void digitalWrite(uint16_t PIN, uint8_t Level)
  18:Core/Inc/28byj.h **** {
  28              		.loc 1 18 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  19:Core/Inc/28byj.h **** if (Level) 
  33              		.loc 1 19 1 view .LVU1
  34              		.loc 1 19 4 is_stmt 0 view .LVU2
  35 0000 0029     		cmp	r1, #0
  36 0002 03D0     		beq	.L2
  20:Core/Inc/28byj.h ****   {
  21:Core/Inc/28byj.h ****     LL_GPIO_SetOutputPin(Motor_Port, PIN);
  37              		.loc 1 21 5 is_stmt 1 view .LVU3
ARM GAS  /tmp/ccy1PAQI.s 			page 2


  38              	.LVL1:
  39              	.LBB72:
  40              	.LBI72:
  41              		.file 2 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @file    stm32l0xx_ll_gpio.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   ******************************************************************************
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #ifndef __STM32L0xx_LL_GPIO_H
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define __STM32L0xx_LL_GPIO_H
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #ifdef __cplusplus
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** extern "C" {
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #endif
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #include "stm32l0xx.h"
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @addtogroup STM32L0xx_LL_Driver
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
ARM GAS  /tmp/ccy1PAQI.s 			page 3


  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** typedef struct
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS_0 /*!< Select pin 0 */
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS_1 /*!< Select pin 1 */
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS_2 /*!< Select pin 2 */
ARM GAS  /tmp/ccy1PAQI.s 			page 4


 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS_3 /*!< Select pin 3 */
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS_4 /*!< Select pin 4 */
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS_5 /*!< Select pin 5 */
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS_6 /*!< Select pin 6 */
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS_7 /*!< Select pin 7 */
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS_8 /*!< Select pin 8 */
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS_9 /*!< Select pin 9 */
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS_10 /*!< Select pin 10 */
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS_11 /*!< Select pin 11 */
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS_12 /*!< Select pin 12 */
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS_13 /*!< Select pin 13 */
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS_14 /*!< Select pin 14 */
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS_15 /*!< Select pin 15 */
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1  | GPIO_BSRR_BS_2  | \
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_3  | GPIO_BSRR_BS_4  | GPIO_BSRR_BS_5  | \
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_6  | GPIO_BSRR_BS_7  | GPIO_BSRR_BS_8  | \
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_9  | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_15) /*!< Select all pins */
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U)       /*!< Select input mode */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U)    /*!< Select push-pull as output type */
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT_0 /*!< Select open-drain as output type *
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U)           /*!< Select I/O low output speed
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDER_OSPEED0_0 /*!< Select I/O medium output sp
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDER_OSPEED0_1 /*!< Select I/O fast output spee
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDER_OSPEED0   /*!< Select I/O high output spee
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
ARM GAS  /tmp/ccy1PAQI.s 			page 5


 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U)      /*!< Select I/O no pull */
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Register value
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
ARM GAS  /tmp/ccy1PAQI.s 			page 6


 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
ARM GAS  /tmp/ccy1PAQI.s 			page 7


 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0)) / (Pin * Pin));
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
ARM GAS  /tmp/ccy1PAQI.s 			page 8


 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) / Pin);
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
ARM GAS  /tmp/ccy1PAQI.s 			page 9


 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0), ((Pin * Pin) * Speed));
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0)) / (Pin * Pin));
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
ARM GAS  /tmp/ccy1PAQI.s 			page 10


 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 11


 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0)) / (Pin * Pin));
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF7 depending on target.
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****              ((((Pin * Pin) * Pin) * Pin) * Alternate));
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
ARM GAS  /tmp/ccy1PAQI.s 			page 12


 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                              ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0)) / (((Pin * Pin) * Pi
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF7 depending on target.
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFR
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****              (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF7 depending on target.
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
ARM GAS  /tmp/ccy1PAQI.s 			page 13


 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                              (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AF
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                  (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)));
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         next reset.
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         (control and alternate function registers).
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   __IO uint32_t temp;
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   /* Read LCKK register. This read is mandatory to complete key lock sequence */
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   (void) temp;
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
ARM GAS  /tmp/ccy1PAQI.s 			page 14


 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask));
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK));
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Input data register value of port
 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
ARM GAS  /tmp/ccy1PAQI.s 			page 15


 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Output data register value of port
 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
ARM GAS  /tmp/ccy1PAQI.s 			page 16


 795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask));
 818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
  42              		.loc 2 844 22 view .LVU4
  43              	.LBB73:
 845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
  44              		.loc 2 846 3 view .LVU5
  45 0004 A023     		movs	r3, #160
  46 0006 DB05     		lsls	r3, r3, #23
ARM GAS  /tmp/ccy1PAQI.s 			page 17


  47 0008 9861     		str	r0, [r3, #24]
  48              	.LVL2:
  49              	.L1:
  50              		.loc 2 846 3 is_stmt 0 view .LVU6
  51              	.LBE73:
  52              	.LBE72:
  22:Core/Inc/28byj.h ****   } else
  23:Core/Inc/28byj.h ****       {
  24:Core/Inc/28byj.h ****         LL_GPIO_ResetOutputPin(Motor_Port, PIN);
  25:Core/Inc/28byj.h ****       }
  26:Core/Inc/28byj.h **** }
  53              		.loc 1 26 1 view .LVU7
  54              		@ sp needed
  55 000a 7047     		bx	lr
  56              	.L2:
  24:Core/Inc/28byj.h ****       }
  57              		.loc 1 24 9 is_stmt 1 view .LVU8
  58              	.LVL3:
  59              	.LBB74:
  60              	.LBI74:
 847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
  61              		.loc 2 873 22 view .LVU9
  62              	.LBB75:
 874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
  63              		.loc 2 875 3 view .LVU10
  64 000c A023     		movs	r3, #160
  65 000e DB05     		lsls	r3, r3, #23
  66 0010 9862     		str	r0, [r3, #40]
  67              	.LVL4:
  68              		.loc 2 875 3 is_stmt 0 view .LVU11
ARM GAS  /tmp/ccy1PAQI.s 			page 18


  69              	.LBE75:
  70              	.LBE74:
  71              		.loc 1 26 1 view .LVU12
  72 0012 FAE7     		b	.L1
  73              		.cfi_endproc
  74              	.LFE574:
  76              		.section	.text.Step,"ax",%progbits
  77              		.align	1
  78              		.global	Step
  79              		.syntax unified
  80              		.code	16
  81              		.thumb_func
  83              	Step:
  84              	.LVL5:
  85              	.LFB575:
  27:Core/Inc/28byj.h **** 
  28:Core/Inc/28byj.h **** const int stepDelay = 3;
  29:Core/Inc/28byj.h **** 
  30:Core/Inc/28byj.h **** void Step( int steps)
  31:Core/Inc/28byj.h **** {
  86              		.loc 1 31 1 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		.loc 1 31 1 is_stmt 0 view .LVU14
  91 0000 70B5     		push	{r4, r5, r6, lr}
  92              	.LCFI0:
  93              		.cfi_def_cfa_offset 16
  94              		.cfi_offset 4, -16
  95              		.cfi_offset 5, -12
  96              		.cfi_offset 6, -8
  97              		.cfi_offset 14, -4
  32:Core/Inc/28byj.h ****   int16_t i;
  98              		.loc 1 32 3 is_stmt 1 view .LVU15
  33:Core/Inc/28byj.h ****   int16_t tmp;
  99              		.loc 1 33 3 view .LVU16
  34:Core/Inc/28byj.h ****   uint8_t revers = false;
 100              		.loc 1 34 3 view .LVU17
 101              	.LVL6:
  35:Core/Inc/28byj.h ****   if (steps <0) 
 102              		.loc 1 35 3 view .LVU18
 103              		.loc 1 35 6 is_stmt 0 view .LVU19
 104 0002 0028     		cmp	r0, #0
 105 0004 02DB     		blt	.L11
  36:Core/Inc/28byj.h ****   {
  37:Core/Inc/28byj.h ****     tmp = steps*-1;
  38:Core/Inc/28byj.h ****     revers = true;
  39:Core/Inc/28byj.h ****   } else {tmp = steps;};
 106              		.loc 1 39 11 is_stmt 1 view .LVU20
 107              		.loc 1 39 15 is_stmt 0 view .LVU21
 108 0006 05B2     		sxth	r5, r0
 109              	.LVL7:
 110              		.loc 1 39 24 is_stmt 1 view .LVU22
  40:Core/Inc/28byj.h ****   
  41:Core/Inc/28byj.h ****   if (revers)
 111              		.loc 1 41 3 view .LVU23
  39:Core/Inc/28byj.h ****   
ARM GAS  /tmp/ccy1PAQI.s 			page 19


 112              		.loc 1 39 15 is_stmt 0 view .LVU24
 113 0008 0024     		movs	r4, #0
 114 000a A2E0     		b	.L7
 115              	.LVL8:
 116              	.L11:
  37:Core/Inc/28byj.h ****     revers = true;
 117              		.loc 1 37 5 is_stmt 1 view .LVU25
  37:Core/Inc/28byj.h ****     revers = true;
 118              		.loc 1 37 9 is_stmt 0 view .LVU26
 119 000c 4542     		rsbs	r5, r0, #0
 120 000e 2DB2     		sxth	r5, r5
 121              	.LVL9:
  38:Core/Inc/28byj.h ****   } else {tmp = steps;};
 122              		.loc 1 38 5 is_stmt 1 view .LVU27
  39:Core/Inc/28byj.h ****   
 123              		.loc 1 39 24 view .LVU28
 124              		.loc 1 41 3 view .LVU29
  37:Core/Inc/28byj.h ****     revers = true;
 125              		.loc 1 37 9 is_stmt 0 view .LVU30
 126 0010 0024     		movs	r4, #0
 127 0012 4DE0     		b	.L6
 128              	.LVL10:
 129              	.L8:
  42:Core/Inc/28byj.h ****   {
  43:Core/Inc/28byj.h ****     for (i=0; i<tmp; i++)
  44:Core/Inc/28byj.h ****     {
  45:Core/Inc/28byj.h ****       digitalWrite(ORANGE, HIGH);
 130              		.loc 1 45 7 is_stmt 1 discriminator 3 view .LVU31
 131 0014 0121     		movs	r1, #1
 132 0016 2020     		movs	r0, #32
 133 0018 FFF7FEFF 		bl	digitalWrite
 134              	.LVL11:
  46:Core/Inc/28byj.h ****       digitalWrite(YELLOW, LOW);
 135              		.loc 1 46 7 discriminator 3 view .LVU32
 136 001c 0021     		movs	r1, #0
 137 001e 4020     		movs	r0, #64
 138 0020 FFF7FEFF 		bl	digitalWrite
 139              	.LVL12:
  47:Core/Inc/28byj.h ****       digitalWrite(PINK, LOW);
 140              		.loc 1 47 7 discriminator 3 view .LVU33
 141 0024 0021     		movs	r1, #0
 142 0026 8020     		movs	r0, #128
 143 0028 FFF7FEFF 		bl	digitalWrite
 144              	.LVL13:
  48:Core/Inc/28byj.h ****       digitalWrite(BLUE, LOW);
 145              		.loc 1 48 7 discriminator 3 view .LVU34
 146 002c 0021     		movs	r1, #0
 147 002e 1020     		movs	r0, #16
 148 0030 FFF7FEFF 		bl	digitalWrite
 149              	.LVL14:
  49:Core/Inc/28byj.h ****       LL_mDelay(stepDelay);
 150              		.loc 1 49 7 discriminator 3 view .LVU35
 151 0034 0320     		movs	r0, #3
 152 0036 FFF7FEFF 		bl	LL_mDelay
 153              	.LVL15:
  50:Core/Inc/28byj.h ****       digitalWrite(ORANGE, LOW);
 154              		.loc 1 50 7 discriminator 3 view .LVU36
ARM GAS  /tmp/ccy1PAQI.s 			page 20


 155 003a 0021     		movs	r1, #0
 156 003c 2020     		movs	r0, #32
 157 003e FFF7FEFF 		bl	digitalWrite
 158              	.LVL16:
  51:Core/Inc/28byj.h ****       digitalWrite(YELLOW, HIGH);
 159              		.loc 1 51 7 discriminator 3 view .LVU37
 160 0042 0121     		movs	r1, #1
 161 0044 4020     		movs	r0, #64
 162 0046 FFF7FEFF 		bl	digitalWrite
 163              	.LVL17:
  52:Core/Inc/28byj.h ****       digitalWrite(PINK, LOW);
 164              		.loc 1 52 7 discriminator 3 view .LVU38
 165 004a 0021     		movs	r1, #0
 166 004c 8020     		movs	r0, #128
 167 004e FFF7FEFF 		bl	digitalWrite
 168              	.LVL18:
  53:Core/Inc/28byj.h ****       digitalWrite(BLUE, LOW);
 169              		.loc 1 53 7 discriminator 3 view .LVU39
 170 0052 0021     		movs	r1, #0
 171 0054 1020     		movs	r0, #16
 172 0056 FFF7FEFF 		bl	digitalWrite
 173              	.LVL19:
  54:Core/Inc/28byj.h ****       LL_mDelay(stepDelay);
 174              		.loc 1 54 7 discriminator 3 view .LVU40
 175 005a 0320     		movs	r0, #3
 176 005c FFF7FEFF 		bl	LL_mDelay
 177              	.LVL20:
  55:Core/Inc/28byj.h ****       digitalWrite(ORANGE, LOW);
 178              		.loc 1 55 7 discriminator 3 view .LVU41
 179 0060 0021     		movs	r1, #0
 180 0062 2020     		movs	r0, #32
 181 0064 FFF7FEFF 		bl	digitalWrite
 182              	.LVL21:
  56:Core/Inc/28byj.h ****       digitalWrite(YELLOW, LOW);
 183              		.loc 1 56 7 discriminator 3 view .LVU42
 184 0068 0021     		movs	r1, #0
 185 006a 4020     		movs	r0, #64
 186 006c FFF7FEFF 		bl	digitalWrite
 187              	.LVL22:
  57:Core/Inc/28byj.h ****       digitalWrite(PINK, HIGH);
 188              		.loc 1 57 7 discriminator 3 view .LVU43
 189 0070 0121     		movs	r1, #1
 190 0072 8020     		movs	r0, #128
 191 0074 FFF7FEFF 		bl	digitalWrite
 192              	.LVL23:
  58:Core/Inc/28byj.h ****       digitalWrite(BLUE, LOW);
 193              		.loc 1 58 7 discriminator 3 view .LVU44
 194 0078 0021     		movs	r1, #0
 195 007a 1020     		movs	r0, #16
 196 007c FFF7FEFF 		bl	digitalWrite
 197              	.LVL24:
  59:Core/Inc/28byj.h ****       LL_mDelay(stepDelay);
 198              		.loc 1 59 7 discriminator 3 view .LVU45
 199 0080 0320     		movs	r0, #3
 200 0082 FFF7FEFF 		bl	LL_mDelay
 201              	.LVL25:
  60:Core/Inc/28byj.h ****       digitalWrite(ORANGE, LOW);
ARM GAS  /tmp/ccy1PAQI.s 			page 21


 202              		.loc 1 60 7 discriminator 3 view .LVU46
 203 0086 0021     		movs	r1, #0
 204 0088 2020     		movs	r0, #32
 205 008a FFF7FEFF 		bl	digitalWrite
 206              	.LVL26:
  61:Core/Inc/28byj.h ****       digitalWrite(YELLOW, LOW);
 207              		.loc 1 61 7 discriminator 3 view .LVU47
 208 008e 0021     		movs	r1, #0
 209 0090 4020     		movs	r0, #64
 210 0092 FFF7FEFF 		bl	digitalWrite
 211              	.LVL27:
  62:Core/Inc/28byj.h ****       digitalWrite(PINK, LOW);
 212              		.loc 1 62 7 discriminator 3 view .LVU48
 213 0096 0021     		movs	r1, #0
 214 0098 8020     		movs	r0, #128
 215 009a FFF7FEFF 		bl	digitalWrite
 216              	.LVL28:
  63:Core/Inc/28byj.h ****       digitalWrite(BLUE, HIGH);
 217              		.loc 1 63 7 discriminator 3 view .LVU49
 218 009e 0121     		movs	r1, #1
 219 00a0 1020     		movs	r0, #16
 220 00a2 FFF7FEFF 		bl	digitalWrite
 221              	.LVL29:
  64:Core/Inc/28byj.h ****       LL_mDelay(stepDelay);
 222              		.loc 1 64 7 discriminator 3 view .LVU50
 223 00a6 0320     		movs	r0, #3
 224 00a8 FFF7FEFF 		bl	LL_mDelay
 225              	.LVL30:
  43:Core/Inc/28byj.h ****     {
 226              		.loc 1 43 23 discriminator 3 view .LVU51
 227 00ac 0134     		adds	r4, r4, #1
 228              	.LVL31:
  43:Core/Inc/28byj.h ****     {
 229              		.loc 1 43 23 is_stmt 0 discriminator 3 view .LVU52
 230 00ae 24B2     		sxth	r4, r4
 231              	.LVL32:
 232              	.L6:
  43:Core/Inc/28byj.h ****     {
 233              		.loc 1 43 16 is_stmt 1 discriminator 1 view .LVU53
 234 00b0 AC42     		cmp	r4, r5
 235 00b2 AFDB     		blt	.L8
 236 00b4 4FE0     		b	.L9
 237              	.LVL33:
 238              	.L10:
  65:Core/Inc/28byj.h ****     }
  66:Core/Inc/28byj.h ****   } else
  67:Core/Inc/28byj.h ****     {
  68:Core/Inc/28byj.h ****       for (i=0; i<tmp; i++)
  69:Core/Inc/28byj.h ****         {
  70:Core/Inc/28byj.h ****           digitalWrite(ORANGE, LOW);
 239              		.loc 1 70 11 discriminator 3 view .LVU54
 240 00b6 0021     		movs	r1, #0
 241 00b8 2020     		movs	r0, #32
 242 00ba FFF7FEFF 		bl	digitalWrite
 243              	.LVL34:
  71:Core/Inc/28byj.h ****           digitalWrite(YELLOW, LOW);
 244              		.loc 1 71 11 discriminator 3 view .LVU55
ARM GAS  /tmp/ccy1PAQI.s 			page 22


 245 00be 0021     		movs	r1, #0
 246 00c0 4020     		movs	r0, #64
 247 00c2 FFF7FEFF 		bl	digitalWrite
 248              	.LVL35:
  72:Core/Inc/28byj.h ****           digitalWrite(PINK, LOW);
 249              		.loc 1 72 11 discriminator 3 view .LVU56
 250 00c6 0021     		movs	r1, #0
 251 00c8 8020     		movs	r0, #128
 252 00ca FFF7FEFF 		bl	digitalWrite
 253              	.LVL36:
  73:Core/Inc/28byj.h ****           digitalWrite(BLUE, HIGH);
 254              		.loc 1 73 11 discriminator 3 view .LVU57
 255 00ce 0121     		movs	r1, #1
 256 00d0 1020     		movs	r0, #16
 257 00d2 FFF7FEFF 		bl	digitalWrite
 258              	.LVL37:
  74:Core/Inc/28byj.h ****           LL_mDelay(stepDelay);
 259              		.loc 1 74 11 discriminator 3 view .LVU58
 260 00d6 0320     		movs	r0, #3
 261 00d8 FFF7FEFF 		bl	LL_mDelay
 262              	.LVL38:
  75:Core/Inc/28byj.h ****           digitalWrite(ORANGE, LOW);
 263              		.loc 1 75 11 discriminator 3 view .LVU59
 264 00dc 0021     		movs	r1, #0
 265 00de 2020     		movs	r0, #32
 266 00e0 FFF7FEFF 		bl	digitalWrite
 267              	.LVL39:
  76:Core/Inc/28byj.h ****           digitalWrite(YELLOW, LOW);
 268              		.loc 1 76 11 discriminator 3 view .LVU60
 269 00e4 0021     		movs	r1, #0
 270 00e6 4020     		movs	r0, #64
 271 00e8 FFF7FEFF 		bl	digitalWrite
 272              	.LVL40:
  77:Core/Inc/28byj.h ****           digitalWrite(PINK, HIGH);
 273              		.loc 1 77 11 discriminator 3 view .LVU61
 274 00ec 0121     		movs	r1, #1
 275 00ee 8020     		movs	r0, #128
 276 00f0 FFF7FEFF 		bl	digitalWrite
 277              	.LVL41:
  78:Core/Inc/28byj.h ****           digitalWrite(BLUE, LOW);
 278              		.loc 1 78 11 discriminator 3 view .LVU62
 279 00f4 0021     		movs	r1, #0
 280 00f6 1020     		movs	r0, #16
 281 00f8 FFF7FEFF 		bl	digitalWrite
 282              	.LVL42:
  79:Core/Inc/28byj.h ****           LL_mDelay(stepDelay);
 283              		.loc 1 79 11 discriminator 3 view .LVU63
 284 00fc 0320     		movs	r0, #3
 285 00fe FFF7FEFF 		bl	LL_mDelay
 286              	.LVL43:
  80:Core/Inc/28byj.h ****           digitalWrite(ORANGE, LOW);
 287              		.loc 1 80 11 discriminator 3 view .LVU64
 288 0102 0021     		movs	r1, #0
 289 0104 2020     		movs	r0, #32
 290 0106 FFF7FEFF 		bl	digitalWrite
 291              	.LVL44:
  81:Core/Inc/28byj.h ****           digitalWrite(YELLOW, HIGH);
ARM GAS  /tmp/ccy1PAQI.s 			page 23


 292              		.loc 1 81 11 discriminator 3 view .LVU65
 293 010a 0121     		movs	r1, #1
 294 010c 4020     		movs	r0, #64
 295 010e FFF7FEFF 		bl	digitalWrite
 296              	.LVL45:
  82:Core/Inc/28byj.h ****           digitalWrite(PINK, LOW);
 297              		.loc 1 82 11 discriminator 3 view .LVU66
 298 0112 0021     		movs	r1, #0
 299 0114 8020     		movs	r0, #128
 300 0116 FFF7FEFF 		bl	digitalWrite
 301              	.LVL46:
  83:Core/Inc/28byj.h ****           digitalWrite(BLUE, LOW);
 302              		.loc 1 83 11 discriminator 3 view .LVU67
 303 011a 0021     		movs	r1, #0
 304 011c 1020     		movs	r0, #16
 305 011e FFF7FEFF 		bl	digitalWrite
 306              	.LVL47:
  84:Core/Inc/28byj.h ****           LL_mDelay(stepDelay);
 307              		.loc 1 84 11 discriminator 3 view .LVU68
 308 0122 0320     		movs	r0, #3
 309 0124 FFF7FEFF 		bl	LL_mDelay
 310              	.LVL48:
  85:Core/Inc/28byj.h ****           digitalWrite(ORANGE, HIGH);
 311              		.loc 1 85 11 discriminator 3 view .LVU69
 312 0128 0121     		movs	r1, #1
 313 012a 2020     		movs	r0, #32
 314 012c FFF7FEFF 		bl	digitalWrite
 315              	.LVL49:
  86:Core/Inc/28byj.h ****           digitalWrite(YELLOW, LOW);
 316              		.loc 1 86 11 discriminator 3 view .LVU70
 317 0130 0021     		movs	r1, #0
 318 0132 4020     		movs	r0, #64
 319 0134 FFF7FEFF 		bl	digitalWrite
 320              	.LVL50:
  87:Core/Inc/28byj.h ****           digitalWrite(PINK, LOW);
 321              		.loc 1 87 11 discriminator 3 view .LVU71
 322 0138 0021     		movs	r1, #0
 323 013a 8020     		movs	r0, #128
 324 013c FFF7FEFF 		bl	digitalWrite
 325              	.LVL51:
  88:Core/Inc/28byj.h ****           digitalWrite(BLUE, LOW);
 326              		.loc 1 88 11 discriminator 3 view .LVU72
 327 0140 0021     		movs	r1, #0
 328 0142 1020     		movs	r0, #16
 329 0144 FFF7FEFF 		bl	digitalWrite
 330              	.LVL52:
  89:Core/Inc/28byj.h ****           LL_mDelay(stepDelay);
 331              		.loc 1 89 11 discriminator 3 view .LVU73
 332 0148 0320     		movs	r0, #3
 333 014a FFF7FEFF 		bl	LL_mDelay
 334              	.LVL53:
  68:Core/Inc/28byj.h ****         {
 335              		.loc 1 68 25 discriminator 3 view .LVU74
 336 014e 0134     		adds	r4, r4, #1
 337              	.LVL54:
  68:Core/Inc/28byj.h ****         {
 338              		.loc 1 68 25 is_stmt 0 discriminator 3 view .LVU75
ARM GAS  /tmp/ccy1PAQI.s 			page 24


 339 0150 24B2     		sxth	r4, r4
 340              	.LVL55:
 341              	.L7:
  68:Core/Inc/28byj.h ****         {
 342              		.loc 1 68 18 is_stmt 1 discriminator 1 view .LVU76
 343 0152 AC42     		cmp	r4, r5
 344 0154 AFDB     		blt	.L10
 345              	.LVL56:
 346              	.L9:
  90:Core/Inc/28byj.h ****         }  
  91:Core/Inc/28byj.h ****     }
  92:Core/Inc/28byj.h ****     digitalWrite(BLUE, LOW);
 347              		.loc 1 92 5 view .LVU77
 348 0156 0021     		movs	r1, #0
 349 0158 1020     		movs	r0, #16
 350 015a FFF7FEFF 		bl	digitalWrite
 351              	.LVL57:
  93:Core/Inc/28byj.h ****     digitalWrite(ORANGE, LOW);
 352              		.loc 1 93 5 view .LVU78
 353 015e 0021     		movs	r1, #0
 354 0160 2020     		movs	r0, #32
 355 0162 FFF7FEFF 		bl	digitalWrite
 356              	.LVL58:
  94:Core/Inc/28byj.h ****     digitalWrite(PINK, LOW);
 357              		.loc 1 94 5 view .LVU79
 358 0166 0021     		movs	r1, #0
 359 0168 8020     		movs	r0, #128
 360 016a FFF7FEFF 		bl	digitalWrite
 361              	.LVL59:
  95:Core/Inc/28byj.h ****     digitalWrite(YELLOW, LOW);
 362              		.loc 1 95 5 view .LVU80
 363 016e 0021     		movs	r1, #0
 364 0170 4020     		movs	r0, #64
 365 0172 FFF7FEFF 		bl	digitalWrite
 366              	.LVL60:
  96:Core/Inc/28byj.h **** }
 367              		.loc 1 96 1 is_stmt 0 view .LVU81
 368              		@ sp needed
 369              	.LVL61:
 370              	.LVL62:
 371              		.loc 1 96 1 view .LVU82
 372 0176 70BD     		pop	{r4, r5, r6, pc}
 373              		.cfi_endproc
 374              	.LFE575:
 376              		.section	.text.isCoverCloseLimit,"ax",%progbits
 377              		.align	1
 378              		.global	isCoverCloseLimit
 379              		.syntax unified
 380              		.code	16
 381              		.thumb_func
 383              	isCoverCloseLimit:
 384              	.LFB576:
 385              		.file 3 "Core/Inc/TelescopeCover.h"
   1:Core/Inc/TelescopeCover.h **** #ifndef TELESCOPECOVER_H_
   2:Core/Inc/TelescopeCover.h **** #define TELESCOPECOVER_H_
   3:Core/Inc/TelescopeCover.h **** 
   4:Core/Inc/TelescopeCover.h **** #include "main.h"
ARM GAS  /tmp/ccy1PAQI.s 			page 25


   5:Core/Inc/TelescopeCover.h **** #include "28byj.h"
   6:Core/Inc/TelescopeCover.h **** 
   7:Core/Inc/TelescopeCover.h **** //const int LimiterPin = 8;
   8:Core/Inc/TelescopeCover.h **** //const int LimiterTimer = 280;
   9:Core/Inc/TelescopeCover.h **** 
  10:Core/Inc/TelescopeCover.h **** //bool limiterError = false;
  11:Core/Inc/TelescopeCover.h **** 
  12:Core/Inc/TelescopeCover.h **** volatile uint8_t coverClosed = false;
  13:Core/Inc/TelescopeCover.h **** volatile int32_t Steps;
  14:Core/Inc/TelescopeCover.h **** 
  15:Core/Inc/TelescopeCover.h **** uint8_t isCoverCloseLimit() 
  16:Core/Inc/TelescopeCover.h **** {
 386              		.loc 3 16 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
  17:Core/Inc/TelescopeCover.h ****     return LL_GPIO_IsInputPinSet(LIMIT_GPIO_Port, LIMIT_Pin);
 391              		.loc 3 17 5 view .LVU84
 392              	.LVL63:
 393              	.LBB76:
 394              	.LBI76:
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 395              		.loc 2 763 26 view .LVU85
 396              	.LBB77:
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 397              		.loc 2 765 3 view .LVU86
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 398              		.loc 2 765 11 is_stmt 0 view .LVU87
 399 0000 A023     		movs	r3, #160
 400 0002 DB05     		lsls	r3, r3, #23
 401 0004 1B69     		ldr	r3, [r3, #16]
 402 0006 0420     		movs	r0, #4
 403 0008 1840     		ands	r0, r3
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 404              		.loc 2 765 41 view .LVU88
 405 000a 431E     		subs	r3, r0, #1
 406 000c 9841     		sbcs	r0, r0, r3
 407 000e C0B2     		uxtb	r0, r0
 408              	.LVL64:
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 409              		.loc 2 765 41 view .LVU89
 410              	.LBE77:
 411              	.LBE76:
  18:Core/Inc/TelescopeCover.h **** }
 412              		.loc 3 18 1 view .LVU90
 413              		@ sp needed
 414 0010 7047     		bx	lr
 415              		.cfi_endproc
 416              	.LFE576:
 418              		.section	.text.openCover,"ax",%progbits
 419              		.align	1
 420              		.global	openCover
 421              		.syntax unified
 422              		.code	16
 423              		.thumb_func
 425              	openCover:
ARM GAS  /tmp/ccy1PAQI.s 			page 26


 426              	.LFB577:
  19:Core/Inc/TelescopeCover.h **** 
  20:Core/Inc/TelescopeCover.h **** void openCover() 
  21:Core/Inc/TelescopeCover.h **** {
 427              		.loc 3 21 1 is_stmt 1 view -0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431 0000 10B5     		push	{r4, lr}
 432              	.LCFI1:
 433              		.cfi_def_cfa_offset 8
 434              		.cfi_offset 4, -8
 435              		.cfi_offset 14, -4
  22:Core/Inc/TelescopeCover.h ****   if (coverClosed == true) 
 436              		.loc 3 22 3 view .LVU92
 437              		.loc 3 22 19 is_stmt 0 view .LVU93
 438 0002 0E4B     		ldr	r3, .L18
 439 0004 1B78     		ldrb	r3, [r3]
 440              		.loc 3 22 6 view .LVU94
 441 0006 012B     		cmp	r3, #1
 442 0008 07D0     		beq	.L17
 443              	.L14:
  23:Core/Inc/TelescopeCover.h ****     {
  24:Core/Inc/TelescopeCover.h ****       if (!LL_GPIO_IsInputPinSet(DIR_GPIO_Port, DIR_Pin)) {Step(Steps*-1);} else {Step(Steps);}
  25:Core/Inc/TelescopeCover.h ****     }
  26:Core/Inc/TelescopeCover.h **** 	if(!isCoverCloseLimit())
 444              		.loc 3 26 2 is_stmt 1 view .LVU95
 445              		.loc 3 26 6 is_stmt 0 view .LVU96
 446 000a FFF7FEFF 		bl	isCoverCloseLimit
 447              	.LVL65:
 448              		.loc 3 26 4 view .LVU97
 449 000e 0028     		cmp	r0, #0
 450 0010 02D1     		bne	.L13
  27:Core/Inc/TelescopeCover.h **** 	  {
  28:Core/Inc/TelescopeCover.h ****       coverClosed = false;
 451              		.loc 3 28 7 is_stmt 1 view .LVU98
 452              		.loc 3 28 19 is_stmt 0 view .LVU99
 453 0012 0A4B     		ldr	r3, .L18
 454 0014 0022     		movs	r2, #0
 455 0016 1A70     		strb	r2, [r3]
  29:Core/Inc/TelescopeCover.h ****   	}
  30:Core/Inc/TelescopeCover.h **** 	return;
 456              		.loc 3 30 2 is_stmt 1 view .LVU100
 457              	.L13:
  31:Core/Inc/TelescopeCover.h **** }
 458              		.loc 3 31 1 is_stmt 0 view .LVU101
 459              		@ sp needed
 460 0018 10BD     		pop	{r4, pc}
 461              	.L17:
  24:Core/Inc/TelescopeCover.h ****     }
 462              		.loc 3 24 7 is_stmt 1 view .LVU102
 463              	.LVL66:
 464              	.LBB78:
 465              	.LBI78:
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 466              		.loc 2 763 26 view .LVU103
 467              	.LBB79:
ARM GAS  /tmp/ccy1PAQI.s 			page 27


 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 468              		.loc 2 765 3 view .LVU104
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 469              		.loc 2 765 11 is_stmt 0 view .LVU105
 470 001a A023     		movs	r3, #160
 471 001c DB05     		lsls	r3, r3, #23
 472 001e 1B69     		ldr	r3, [r3, #16]
 473              	.LVL67:
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 474              		.loc 2 765 11 view .LVU106
 475              	.LBE79:
 476              	.LBE78:
  24:Core/Inc/TelescopeCover.h ****     }
 477              		.loc 3 24 10 view .LVU107
 478 0020 1B07     		lsls	r3, r3, #28
 479 0022 05D4     		bmi	.L15
  24:Core/Inc/TelescopeCover.h ****     }
 480              		.loc 3 24 60 is_stmt 1 discriminator 1 view .LVU108
 481 0024 064B     		ldr	r3, .L18+4
 482 0026 1868     		ldr	r0, [r3]
  24:Core/Inc/TelescopeCover.h ****     }
 483              		.loc 3 24 70 is_stmt 0 discriminator 1 view .LVU109
 484 0028 4042     		rsbs	r0, r0, #0
  24:Core/Inc/TelescopeCover.h ****     }
 485              		.loc 3 24 60 discriminator 1 view .LVU110
 486 002a FFF7FEFF 		bl	Step
 487              	.LVL68:
 488 002e ECE7     		b	.L14
 489              	.L15:
  24:Core/Inc/TelescopeCover.h ****     }
 490              		.loc 3 24 83 is_stmt 1 discriminator 2 view .LVU111
 491 0030 034B     		ldr	r3, .L18+4
 492 0032 1868     		ldr	r0, [r3]
 493 0034 FFF7FEFF 		bl	Step
 494              	.LVL69:
 495 0038 E7E7     		b	.L14
 496              	.L19:
 497 003a C046     		.align	2
 498              	.L18:
 499 003c 00000000 		.word	.LANCHOR0
 500 0040 00000000 		.word	.LANCHOR1
 501              		.cfi_endproc
 502              	.LFE577:
 504              		.section	.text.closeCover,"ax",%progbits
 505              		.align	1
 506              		.global	closeCover
 507              		.syntax unified
 508              		.code	16
 509              		.thumb_func
 511              	closeCover:
 512              	.LFB578:
  32:Core/Inc/TelescopeCover.h **** 
  33:Core/Inc/TelescopeCover.h **** void closeCover() 
  34:Core/Inc/TelescopeCover.h **** {
 513              		.loc 3 34 1 view -0
 514              		.cfi_startproc
 515              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccy1PAQI.s 			page 28


 516              		@ frame_needed = 0, uses_anonymous_args = 0
 517 0000 10B5     		push	{r4, lr}
 518              	.LCFI2:
 519              		.cfi_def_cfa_offset 8
 520              		.cfi_offset 4, -8
 521              		.cfi_offset 14, -4
  35:Core/Inc/TelescopeCover.h **** 	if(coverClosed == false) {
 522              		.loc 3 35 2 view .LVU113
 523              		.loc 3 35 17 is_stmt 0 view .LVU114
 524 0002 0E4B     		ldr	r3, .L27
 525 0004 1B78     		ldrb	r3, [r3]
 526              		.loc 3 35 4 view .LVU115
 527 0006 002B     		cmp	r3, #0
 528 0008 05D0     		beq	.L21
 529              	.L20:
  36:Core/Inc/TelescopeCover.h **** 		while (!isCoverCloseLimit())
  37:Core/Inc/TelescopeCover.h ****       {
  38:Core/Inc/TelescopeCover.h ****         if (!LL_GPIO_IsInputPinSet(DIR_GPIO_Port, DIR_Pin)) {Step(Steps);} else {Step(Steps*-1);}
  39:Core/Inc/TelescopeCover.h ****       }
  40:Core/Inc/TelescopeCover.h ****   coverClosed = true;
  41:Core/Inc/TelescopeCover.h **** 	}
  42:Core/Inc/TelescopeCover.h **** }
 530              		.loc 3 42 1 view .LVU116
 531              		@ sp needed
 532 000a 10BD     		pop	{r4, pc}
 533              	.L23:
  38:Core/Inc/TelescopeCover.h ****       }
 534              		.loc 3 38 82 is_stmt 1 discriminator 2 view .LVU117
 535 000c 0C4B     		ldr	r3, .L27+4
 536 000e 1868     		ldr	r0, [r3]
  38:Core/Inc/TelescopeCover.h ****       }
 537              		.loc 3 38 92 is_stmt 0 discriminator 2 view .LVU118
 538 0010 4042     		rsbs	r0, r0, #0
  38:Core/Inc/TelescopeCover.h ****       }
 539              		.loc 3 38 82 discriminator 2 view .LVU119
 540 0012 FFF7FEFF 		bl	Step
 541              	.LVL70:
 542              	.L21:
  36:Core/Inc/TelescopeCover.h **** 		while (!isCoverCloseLimit())
 543              		.loc 3 36 10 is_stmt 1 view .LVU120
  36:Core/Inc/TelescopeCover.h **** 		while (!isCoverCloseLimit())
 544              		.loc 3 36 11 is_stmt 0 view .LVU121
 545 0016 FFF7FEFF 		bl	isCoverCloseLimit
 546              	.LVL71:
  36:Core/Inc/TelescopeCover.h **** 		while (!isCoverCloseLimit())
 547              		.loc 3 36 10 view .LVU122
 548 001a 0028     		cmp	r0, #0
 549 001c 09D1     		bne	.L26
  38:Core/Inc/TelescopeCover.h ****       }
 550              		.loc 3 38 9 is_stmt 1 view .LVU123
 551              	.LVL72:
 552              	.LBB80:
 553              	.LBI80:
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 554              		.loc 2 763 26 view .LVU124
 555              	.LBB81:
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
ARM GAS  /tmp/ccy1PAQI.s 			page 29


 556              		.loc 2 765 3 view .LVU125
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 557              		.loc 2 765 11 is_stmt 0 view .LVU126
 558 001e A023     		movs	r3, #160
 559 0020 DB05     		lsls	r3, r3, #23
 560 0022 1B69     		ldr	r3, [r3, #16]
 561              	.LVL73:
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 562              		.loc 2 765 11 view .LVU127
 563              	.LBE81:
 564              	.LBE80:
  38:Core/Inc/TelescopeCover.h ****       }
 565              		.loc 3 38 12 view .LVU128
 566 0024 1B07     		lsls	r3, r3, #28
 567 0026 F1D4     		bmi	.L23
  38:Core/Inc/TelescopeCover.h ****       }
 568              		.loc 3 38 62 is_stmt 1 discriminator 1 view .LVU129
 569 0028 054B     		ldr	r3, .L27+4
 570 002a 1868     		ldr	r0, [r3]
 571 002c FFF7FEFF 		bl	Step
 572              	.LVL74:
 573 0030 F1E7     		b	.L21
 574              	.L26:
  40:Core/Inc/TelescopeCover.h **** 	}
 575              		.loc 3 40 3 view .LVU130
  40:Core/Inc/TelescopeCover.h **** 	}
 576              		.loc 3 40 15 is_stmt 0 view .LVU131
 577 0032 024B     		ldr	r3, .L27
 578 0034 0122     		movs	r2, #1
 579 0036 1A70     		strb	r2, [r3]
 580              		.loc 3 42 1 view .LVU132
 581 0038 E7E7     		b	.L20
 582              	.L28:
 583 003a C046     		.align	2
 584              	.L27:
 585 003c 00000000 		.word	.LANCHOR0
 586 0040 00000000 		.word	.LANCHOR1
 587              		.cfi_endproc
 588              	.LFE578:
 590              		.section	.text.initCover,"ax",%progbits
 591              		.align	1
 592              		.global	initCover
 593              		.syntax unified
 594              		.code	16
 595              		.thumb_func
 597              	initCover:
 598              	.LFB579:
  43:Core/Inc/TelescopeCover.h **** 
  44:Core/Inc/TelescopeCover.h **** void initCover()
  45:Core/Inc/TelescopeCover.h **** {
 599              		.loc 3 45 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603 0000 10B5     		push	{r4, lr}
 604              	.LCFI3:
 605              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccy1PAQI.s 			page 30


 606              		.cfi_offset 4, -8
 607              		.cfi_offset 14, -4
  46:Core/Inc/TelescopeCover.h ****   uint8_t i;
 608              		.loc 3 46 3 view .LVU134
  47:Core/Inc/TelescopeCover.h ****   if (!LL_GPIO_IsInputPinSet(DIR_GPIO_Port, DIR_Pin)) {Step(-180);} else {Step(180);}
 609              		.loc 3 47 3 view .LVU135
 610              	.LVL75:
 611              	.LBB82:
 612              	.LBI82:
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 613              		.loc 2 763 26 view .LVU136
 614              	.LBB83:
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 615              		.loc 2 765 3 view .LVU137
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 616              		.loc 2 765 11 is_stmt 0 view .LVU138
 617 0002 A023     		movs	r3, #160
 618 0004 DB05     		lsls	r3, r3, #23
 619 0006 1B69     		ldr	r3, [r3, #16]
 620              	.LVL76:
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 621              		.loc 2 765 11 view .LVU139
 622              	.LBE83:
 623              	.LBE82:
 624              		.loc 3 47 6 view .LVU140
 625 0008 1B07     		lsls	r3, r3, #28
 626 000a 07D4     		bmi	.L30
 627              		.loc 3 47 56 is_stmt 1 discriminator 1 view .LVU141
 628 000c B420     		movs	r0, #180
 629 000e 4042     		rsbs	r0, r0, #0
 630 0010 FFF7FEFF 		bl	Step
 631              	.LVL77:
 632              	.L31:
  48:Core/Inc/TelescopeCover.h **** 	LL_mDelay(5000);
 633              		.loc 3 48 2 view .LVU142
 634 0014 1048     		ldr	r0, .L37
 635 0016 FFF7FEFF 		bl	LL_mDelay
 636              	.LVL78:
  49:Core/Inc/TelescopeCover.h ****   while (!isCoverCloseLimit())
 637              		.loc 3 49 3 view .LVU143
 638              		.loc 3 49 9 is_stmt 0 view .LVU144
 639 001a 07E0     		b	.L32
 640              	.L30:
  47:Core/Inc/TelescopeCover.h **** 	LL_mDelay(5000);
 641              		.loc 3 47 75 is_stmt 1 discriminator 2 view .LVU145
 642 001c B420     		movs	r0, #180
 643 001e FFF7FEFF 		bl	Step
 644              	.LVL79:
 645 0022 F7E7     		b	.L31
 646              	.L33:
  50:Core/Inc/TelescopeCover.h ****   {
  51:Core/Inc/TelescopeCover.h ****     Steps++;
  52:Core/Inc/TelescopeCover.h ****     if (!LL_GPIO_IsInputPinSet(DIR_GPIO_Port, DIR_Pin)) {Step(1);} else {Step(-1);}
 647              		.loc 3 52 74 discriminator 2 view .LVU146
 648 0024 0120     		movs	r0, #1
 649 0026 4042     		rsbs	r0, r0, #0
 650 0028 FFF7FEFF 		bl	Step
ARM GAS  /tmp/ccy1PAQI.s 			page 31


 651              	.LVL80:
 652              	.L32:
  49:Core/Inc/TelescopeCover.h ****   {
 653              		.loc 3 49 10 view .LVU147
  49:Core/Inc/TelescopeCover.h ****   {
 654              		.loc 3 49 11 is_stmt 0 view .LVU148
 655 002c FFF7FEFF 		bl	isCoverCloseLimit
 656              	.LVL81:
  49:Core/Inc/TelescopeCover.h ****   {
 657              		.loc 3 49 10 view .LVU149
 658 0030 0028     		cmp	r0, #0
 659 0032 0CD1     		bne	.L36
  51:Core/Inc/TelescopeCover.h ****     if (!LL_GPIO_IsInputPinSet(DIR_GPIO_Port, DIR_Pin)) {Step(1);} else {Step(-1);}
 660              		.loc 3 51 5 is_stmt 1 view .LVU150
  51:Core/Inc/TelescopeCover.h ****     if (!LL_GPIO_IsInputPinSet(DIR_GPIO_Port, DIR_Pin)) {Step(1);} else {Step(-1);}
 661              		.loc 3 51 10 is_stmt 0 view .LVU151
 662 0034 094A     		ldr	r2, .L37+4
 663 0036 1368     		ldr	r3, [r2]
 664 0038 0133     		adds	r3, r3, #1
 665 003a 1360     		str	r3, [r2]
 666              		.loc 3 52 5 is_stmt 1 view .LVU152
 667              	.LVL82:
 668              	.LBB84:
 669              	.LBI84:
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 670              		.loc 2 763 26 view .LVU153
 671              	.LBB85:
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 672              		.loc 2 765 3 view .LVU154
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 673              		.loc 2 765 11 is_stmt 0 view .LVU155
 674 003c A023     		movs	r3, #160
 675 003e DB05     		lsls	r3, r3, #23
 676 0040 1B69     		ldr	r3, [r3, #16]
 677              	.LVL83:
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 678              		.loc 2 765 11 view .LVU156
 679              	.LBE85:
 680              	.LBE84:
 681              		.loc 3 52 8 view .LVU157
 682 0042 1B07     		lsls	r3, r3, #28
 683 0044 EED4     		bmi	.L33
 684              		.loc 3 52 58 is_stmt 1 discriminator 1 view .LVU158
 685 0046 0120     		movs	r0, #1
 686 0048 FFF7FEFF 		bl	Step
 687              	.LVL84:
 688 004c EEE7     		b	.L32
 689              	.L36:
  53:Core/Inc/TelescopeCover.h ****   }
  54:Core/Inc/TelescopeCover.h ****   coverClosed = true;
 690              		.loc 3 54 3 view .LVU159
 691              		.loc 3 54 15 is_stmt 0 view .LVU160
 692 004e 044B     		ldr	r3, .L37+8
 693 0050 0122     		movs	r2, #1
 694 0052 1A70     		strb	r2, [r3]
  55:Core/Inc/TelescopeCover.h **** }
 695              		.loc 3 55 1 view .LVU161
ARM GAS  /tmp/ccy1PAQI.s 			page 32


 696              		@ sp needed
 697 0054 10BD     		pop	{r4, pc}
 698              	.L38:
 699 0056 C046     		.align	2
 700              	.L37:
 701 0058 88130000 		.word	5000
 702 005c 00000000 		.word	.LANCHOR1
 703 0060 00000000 		.word	.LANCHOR0
 704              		.cfi_endproc
 705              	.LFE579:
 707              		.section	.text.SystemClock_Config,"ax",%progbits
 708              		.align	1
 709              		.global	SystemClock_Config
 710              		.syntax unified
 711              		.code	16
 712              		.thumb_func
 714              	SystemClock_Config:
 715              	.LFB581:
 716              		.file 4 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "tim.h"
  22:Core/Src/main.c **** #include "gpio.h"
  23:Core/Src/main.c **** #include "TelescopeCover.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 33


  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** volatile uint16_t count = 0;
  59:Core/Src/main.c **** volatile uint8_t Cloasing_now = 0;
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
  76:Core/Src/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* SysTick_IRQn interrupt configuration */
  79:Core/Src/main.c ****   NVIC_SetPriority(SysTick_IRQn, 3);
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_TIM2_Init();
  95:Core/Src/main.c **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 34


  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  97:Core/Src/main.c ****   LL_GPIO_ResetOutputPin(LED_GPIO_Port,LED_Pin);
  98:Core/Src/main.c ****   LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_0);
  99:Core/Src/main.c ****   LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_1);
 100:Core/Src/main.c ****   //LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_2);
 101:Core/Src/main.c ****   initCover(); //Init cover for defination opening and cloasing steps;  
 102:Core/Src/main.c ****   LL_TIM_ClearFlag_UPDATE(TIM2);
 103:Core/Src/main.c ****   LL_TIM_EnableIT_UPDATE(TIM2);
 104:Core/Src/main.c ****   count = 0; // Global variable for mony inserted and calculet time opening cover
 105:Core/Src/main.c ****   /* USER CODE END 2 */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Infinite loop */
 108:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 109:Core/Src/main.c ****   while (1)
 110:Core/Src/main.c ****   {
 111:Core/Src/main.c ****     if ((!LL_TIM_IsEnabledCounter(TIM2)) && (count >0))
 112:Core/Src/main.c ****       {
 113:Core/Src/main.c ****         LL_GPIO_SetOutputPin(LED_GPIO_Port,LED_Pin);
 114:Core/Src/main.c ****         TIM2->ARR = 1000*60-1; // Loading in timer registr time 1 min
 115:Core/Src/main.c ****         LL_TIM_EnableCounter(TIM2);
 116:Core/Src/main.c ****         openCover(); 
 117:Core/Src/main.c ****       }
 118:Core/Src/main.c ****     if (Cloasing_now) 
 119:Core/Src/main.c ****       {
 120:Core/Src/main.c ****         closeCover(); 
 121:Core/Src/main.c ****         Cloasing_now = false;
 122:Core/Src/main.c ****       }
 123:Core/Src/main.c ****     if ((!LL_TIM_IsEnabledCounter(TIM2)))
 124:Core/Src/main.c ****       {
 125:Core/Src/main.c ****         LL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 126:Core/Src/main.c ****         LL_mDelay(250);
 127:Core/Src/main.c ****       }  
 128:Core/Src/main.c ****     /* USER CODE END WHILE */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 131:Core/Src/main.c ****   }
 132:Core/Src/main.c ****   /* USER CODE END 3 */
 133:Core/Src/main.c **** }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** /**
 136:Core/Src/main.c ****   * @brief System Clock Configuration
 137:Core/Src/main.c ****   * @retval None
 138:Core/Src/main.c ****   */
 139:Core/Src/main.c **** void SystemClock_Config(void)
 140:Core/Src/main.c **** {
 717              		.loc 4 140 1 is_stmt 1 view -0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 0
 720              		@ frame_needed = 0, uses_anonymous_args = 0
 721 0000 10B5     		push	{r4, lr}
 722              	.LCFI4:
 723              		.cfi_def_cfa_offset 8
 724              		.cfi_offset 4, -8
 725              		.cfi_offset 14, -4
 141:Core/Src/main.c ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 726              		.loc 4 141 3 view .LVU163
 727              	.LVL85:
ARM GAS  /tmp/ccy1PAQI.s 			page 35


 728              	.LBB86:
 729              	.LBI86:
 730              		.file 5 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @file    stm32l0xx_ll_system.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   @verbatim
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****     [..]
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****     used by user:
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   @endverbatim
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ******************************************************************************
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @attention
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * All rights reserved.</center></h2>
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ******************************************************************************
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #ifndef __STM32L0xx_LL_SYSTEM_H
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define __STM32L0xx_LL_SYSTEM_H
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #ifdef __cplusplus
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** extern "C" {
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #include "stm32l0xx.h"
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @addtogroup STM32L0xx_LL_Driver
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
ARM GAS  /tmp/ccy1PAQI.s 			page 36


  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****  * @brief Power-down in Run mode Flash key
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****  */
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define FLASH_PDKEY1                  (0x04152637U) /*!< Flash power down key1 */
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define FLASH_PDKEY2                  (0xFAFBFCFDU) /*!< Flash power down key2: used with FLASH_PDK
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                    to unlock the RUN_PD bit in FLAS
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG Memory Remap
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** * @{
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** */
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              0x00000000U                                           /*
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_CFGR1_MEM_MODE_0                               /*
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0)   /*
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_UFB)
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG Bank Mode
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1           0x00000000U               /*!< Flash Bank1 mapped at 0x0
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Flash Bank2 mapped at 0x0
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank1 mapped 
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank2 mapped 
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2           SYSCFG_CFGR1_UFB          /*!< Flash Bank2 mapped at 0x0
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Flash Bank1 mapped at 0x0
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank2 mapped 
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank1 mapped 
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_UFB */
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BOOTMODE SYSCFG Boot Mode
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** * @{
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** */
ARM GAS  /tmp/ccy1PAQI.s 			page 37


 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_FLASH           0x00000000U                                           /*
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SYSTEMFLASH     SYSCFG_CFGR1_BOOT_MODE_0                              /*
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SRAM            (SYSCFG_CFGR1_BOOT_MODE_1 | SYSCFG_CFGR1_BOOT_MODE_0) /*
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_CAPA)
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CFGR2 SYSCFG VLCD Rail Connection
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD2_PB2           SYSCFG_CFGR2_CAPA_0       /*!< Connect PB2  pin to LCD_V
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD1_PB12          SYSCFG_CFGR2_CAPA_1       /*!< Connect PB12 pin to LCD_V
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD3_PB0           SYSCFG_CFGR2_CAPA_2       /*!< Connect PB0  pin to LCD_V
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (SYSCFG_CFGR2_CAPA_3)
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD1_PE11          SYSCFG_CFGR2_CAPA_3       /*!< Connect PE11 pin to LCD_V
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA_3 */
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (SYSCFG_CFGR2_CAPA_4)
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD3_PE12          SYSCFG_CFGR2_CAPA_4       /*!< Connect PE12 pin to LCD_V
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA_4 */
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR2_I2C_PB6_FMP  /*!< Enable Fast Mode Plus on 
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR2_I2C_PB7_FMP  /*!< Enable Fast Mode Plus on 
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR2_I2C_PB8_FMP  /*!< Enable Fast Mode Plus on 
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR2_I2C_PB9_FMP  /*!< Enable Fast Mode Plus on 
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR2_I2C1_FMP     /*!< Enable Fast Mode Plus on 
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_I2C2_FMP)
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR2_I2C2_FMP     /*!< Enable Fast Mode Plus on 
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_I2C2_FMP */
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_I2C3_FMP)
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR2_I2C3_FMP     /*!< Enable Fast Mode Plus on 
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_I2C3_FMP */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_VREFINT_CONTROL SYSCFG VREFINT Control
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_NONE        0x00000000U                       /*!< No pad connect
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO1         SYSCFG_CFGR3_VREF_OUT_0           /*!< PB0 connected 
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO2         SYSCFG_CFGR3_VREF_OUT_1           /*!< PB1 connected 
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO1_IO2     (SYSCFG_CFGR3_VREF_OUT_0 | SYSCFG_CFGR3_VREF_OUT_1)  
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI Port
ARM GAS  /tmp/ccy1PAQI.s 			page 38


 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               0U              /*!< EXTI PORT A */
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               1U              /*!< EXTI PORT B */
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               2U              /*!< EXTI PORT C */
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(GPIOD_BASE)
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               3U              /*!< EXTI PORT D */
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*GPIOD_BASE*/
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(GPIOE_BASE)
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               4U              /*!< EXTI PORT E */
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*GPIOE_BASE*/
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(GPIOH_BASE)
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               5U              /*!< EXTI PORT H */
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*GPIOH_BASE*/
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI Line
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0U  << 16U | 0U)  /*!< EXTI_POSITION_0  | EXT
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(4U  << 16U | 0U)  /*!< EXTI_POSITION_4  | EXT
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(8U  << 16U | 0U)  /*!< EXTI_POSITION_8  | EXT
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(12U << 16U | 0U)  /*!< EXTI_POSITION_12 | EXT
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0U  << 16U | 1U)  /*!< EXTI_POSITION_0  | EXT
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(4U  << 16U | 1U)  /*!< EXTI_POSITION_4  | EXT
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(8U  << 16U | 1U)  /*!< EXTI_POSITION_8  | EXT
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(12U << 16U | 1U)  /*!< EXTI_POSITION_12 | EXT
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0U  << 16U | 2U)  /*!< EXTI_POSITION_0  | EXT
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(4U  << 16U | 2U)  /*!< EXTI_POSITION_4  | EXT
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(8U  << 16U | 2U)  /*!< EXTI_POSITION_8  | EXT
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(12U << 16U | 2U)  /*!< EXTI_POSITION_12 | EXT
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0U  << 16U | 3U)  /*!< EXTI_POSITION_0  | EXT
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(4U  << 16U | 3U)  /*!< EXTI_POSITION_4  | EXT
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(8U  << 16U | 3U)  /*!< EXTI_POSITION_8  | EXT
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(12U << 16U | 3U)  /*!< EXTI_POSITION_12 | EXT
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP    /*!< TIM2 counter stoppe
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM3)
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP    /*!< TIM3 counter stoppe
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM3*/
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM6)
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP    /*!< TIM6 counter stoppe
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM6*/
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM7)
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP    /*!< TIM7 counter stoppe
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM7*/
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP     /*!< RTC Calendar frozen
ARM GAS  /tmp/ccy1PAQI.s 			page 39


 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP    /*!< Debug Window Watchd
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP    /*!< Debug Independent W
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_STOP    /*!< I2C1 SMBUS timeout 
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(I2C2)
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_STOP    /*!< I2C2 SMBUS timeout 
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*I2C2*/
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(I2C3)
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_STOP    /*!< I2C3 SMBUS timeout 
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*I2C3*/
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1_FZ_DBG_LPTIMER_STOP /*!< LPTIM1 counter stop
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM22)
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM22_STOP     DBGMCU_APB2_FZ_DBG_TIM22_STOP /*!< TIM22 counter stopped
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM22*/
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM21_STOP     DBGMCU_APB2_FZ_DBG_TIM21_STOP /*!< TIM21 counter stopped
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 (0x00000000U)           /*!< FLASH Zero Latency cycle */
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY       /*!< FLASH One Latency cycle */
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_SetRemapMemory
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
ARM GAS  /tmp/ccy1PAQI.s 			page 40


 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_GetRemapMemory
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_UFB)
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 UFB           LL_SYSCFG_SetFlashBankMode
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_UFB, Bank);
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 UFB           LL_SYSCFG_GetFlashBankMode
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_UFB));
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_UFB */
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get Boot mode selected by the boot pins status bits
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   It indicates the boot mode selected by the boot pins. Bit 9
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         corresponds to the complement of nBOOT1 bit in the FLASH_OPTR register.
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         Its value is defined in the option bytes. Bit 8 corresponds to the
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         value sampled on the BOOT0 pin.
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOT_MODE      LL_SYSCFG_GetBootMode
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_FLASH
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SYSTEMFLASH
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SRAM
ARM GAS  /tmp/ccy1PAQI.s 			page 41


 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetBootMode(void)
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOT_MODE));
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Firewall protection enabled
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 FWDIS         LL_SYSCFG_EnableFirewall
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFirewall(void)
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_FWDISEN);
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Check if Firewall protection is enabled or not
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 FWDIS         LL_SYSCFG_IsEnabledFirewall
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledFirewall(void)
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return !(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_FWDISEN) == SYSCFG_CFGR2_FWDISEN);
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_CAPA)
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Set VLCD rail connection to optional external capacitor
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   One to three external capacitors can be connected to pads to do
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         VLCD biasing.
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD1 rail can be connected to PB12 or PE11(*),
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD2 rail can be connected to PB2,
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD3 rail can be connected to PB0 or PE12(*)
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CAPA      LL_SYSCFG_SetVLCDRailConnection
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  IoPinConnect This parameter can be a combination of the following values:
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PB12
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PE11(*)
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD2_PB2
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PB0
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PE12(*)
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetVLCDRailConnection(uint32_t IoPinConnect)
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CAPA, IoPinConnect);
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get VLCD rail connection configuration
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   One to three external capacitors can be connected to pads to do
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         VLCD biasing.
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD1 rail can be connected to PB12 or PE11(*),
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD2 rail can be connected to PB2,
ARM GAS  /tmp/ccy1PAQI.s 			page 42


 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD3 rail can be connected to PB0 or PE12(*)
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CAPA      LL_SYSCFG_GetVLCDRailConnection
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be a combination of the following values:
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PB12
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PE11(*)
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD2_PB2
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PB0
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PE12(*)
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetVLCDRailConnection(void)
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CAPA));
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_CFGR2 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, ConfigFastModePlus);
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_CFGR2 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR2, ConfigFastModePlus);
ARM GAS  /tmp/ccy1PAQI.s 			page 43


 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Select which pad is connected to VREFINT_ADC
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SEL_VREF_OUT  LL_SYSCFG_VREFINT_SetConnection
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  IoPinConnect This parameter can be one of the following values:
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_NONE
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO2
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1_IO2
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_SetConnection(uint32_t IoPinConnect)
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, SYSCFG_CFGR3_VREF_OUT, IoPinConnect);
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get pad connection to VREFINT_ADC
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SEL_VREF_OUT  LL_SYSCFG_VREFINT_GetConnection
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_NONE
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO2
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1_IO2
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_GetConnection(void)
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_VREF_OUT));
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for ADC enable
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   The VrefInit buffer to ADC through internal path is also
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         enabled using function LL_ADC_SetCommonPathInternalCh()
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         with parameter LL_ADC_PATH_INTERNAL_VREFINT
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_ADC   LL_SYSCFG_VREFINT_EnableADC
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableADC(void)
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_VREFINT_ADC);
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for ADC disable
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_ADC   LL_SYSCFG_VREFINT_DisableADC
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableADC(void)
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_VREFINT_ADC);
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate temperature sensor reference for ADC enable
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_SENSOR_ADC    LL_SYSCFG_TEMPSENSOR_Enable
ARM GAS  /tmp/ccy1PAQI.s 			page 44


 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_TEMPSENSOR_Enable(void)
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_SENSOR_ADC);
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate temperature sensor reference for ADC disable
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_SENSOR_ADC    LL_SYSCFG_TEMPSENSOR_Disable
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_TEMPSENSOR_Disable(void)
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_SENSOR_ADC);
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for comparator enable
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_COMP  LL_SYSCFG_VREFINT_EnableCOMP
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableCOMP(void)
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP);
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for comparator disable
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_COMP  LL_SYSCFG_VREFINT_DisableCOMP
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableCOMP(void)
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP);
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (RCC_HSI48_SUPPORT)
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for HSI48 oscillator enable
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENREF_HSI48         LL_SYSCFG_VREFINT_EnableHSI48
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableHSI48(void)
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for HSI48 oscillator disable
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENREF_HSI48         LL_SYSCFG_VREFINT_DisableHSI48
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableHSI48(void)
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
ARM GAS  /tmp/ccy1PAQI.s 			page 45


 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Check if VREFINT is ready or not
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   When set, it indicates that VREFINT is available for BOR, PVD and LCD
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 VREFINT_RDYF        LL_SYSCFG_VREFINT_IsReady
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_IsReady(void)
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_VREFINT_RDYF) == SYSCFG_CFGR3_VREFINT_RDYF);
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Lock the whole content of SYSCFG_CFGR3 register
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   After SYSCFG_CFGR3 register lock, only read access available.
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         Only system hardware reset unlocks SYSCFG_CFGR3 register.
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 REF_LOCK            LL_SYSCFG_VREFINT_Lock
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_Lock(void)
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_REF_LOCK);
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Check if SYSCFG_CFGR3 register is locked (only read access) or not
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   When set, it indicates that SYSCFG_CFGR3 register is locked, only read access available
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 REF_LOCK              LL_SYSCFG_VREFINT_IsLocked
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_IsLocked(void)
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_REF_LOCK) == SYSCFG_CFGR3_REF_LOCK);
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
ARM GAS  /tmp/ccy1PAQI.s 			page 46


 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD (*)
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], SYSCFG_EXTICR1_EXTI0 << (Line >> 16U), Port << (Line >> 
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
ARM GAS  /tmp/ccy1PAQI.s 			page 47


 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD (*)
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (SYSCFG_EXTICR1_EXTI0 << (Line >> 16U)))
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Return the device identifier
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0x7FF (ex: L053 -> 0x417, L073 -> 0x447)
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Return the device revision identifier
 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note This field indicates the revision of the device.
 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
ARM GAS  /tmp/ccy1PAQI.s 			page 48


 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 49


 796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
 798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll APB1FZ      DBG_TIM2_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM3_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM6_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM7_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_RTC_STOP      LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_WWDG_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_IWDG_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C1_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C2_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C3_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_LPTIMER_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
 809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
 812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
 813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
 814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
 815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
 819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
 820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
 821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
 826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
 828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
 832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll APB1FZ      DBG_TIM2_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM3_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM6_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM7_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_RTC_STOP      LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_WWDG_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_IWDG_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C1_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C2_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C3_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_LPTIMER_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
 843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
 847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
 848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
 849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
ARM GAS  /tmp/ccy1PAQI.s 			page 50


 853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
 854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
 855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
 860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
 862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
 866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll APB2FZ      DBG_TIM22_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB2FZ      DBG_TIM21_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
 868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM22_STOP (*)
 870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM21_STOP
 871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
 876:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 877:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
 878:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 879:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 880:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 881:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
 882:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll APB2FZ      DBG_TIM22_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
 883:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB2FZ      DBG_TIM21_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
 884:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 885:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM22_STOP (*)
 886:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM21_STOP
 887:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 888:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 889:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 890:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 891:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
 892:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 893:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
 894:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 895:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 896:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 897:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 898:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 899:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 900:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
 901:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 902:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 903:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 904:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 905:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Set FLASH Latency
 906:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
 907:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
 908:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
 909:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
ARM GAS  /tmp/ccy1PAQI.s 			page 51


 910:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 911:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
 731              		.loc 5 912 22 view .LVU164
 732              	.LBB87:
 913:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 914:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 733              		.loc 5 914 3 view .LVU165
 734 0002 294A     		ldr	r2, .L47
 735 0004 1368     		ldr	r3, [r2]
 736 0006 0121     		movs	r1, #1
 737 0008 8B43     		bics	r3, r1
 738 000a 0B43     		orrs	r3, r1
 739 000c 1360     		str	r3, [r2]
 740              	.LVL86:
 741              	.L40:
 742              		.loc 5 914 3 is_stmt 0 view .LVU166
 743              	.LBE87:
 744              	.LBE86:
 142:Core/Src/main.c ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****   }
 745              		.loc 4 144 3 is_stmt 1 discriminator 1 view .LVU167
 142:Core/Src/main.c ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 746              		.loc 4 142 30 discriminator 1 view .LVU168
 747              	.LBB88:
 748              	.LBI88:
 915:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 916:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 917:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 918:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get FLASH Latency
 919:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
 920:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 921:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
 922:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
 923:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 924:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
 749              		.loc 5 924 26 discriminator 1 view .LVU169
 750              	.LBB89:
 925:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 926:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 751              		.loc 5 926 3 discriminator 1 view .LVU170
 752              		.loc 5 926 21 is_stmt 0 discriminator 1 view .LVU171
 753 000e 264B     		ldr	r3, .L47
 754 0010 1B68     		ldr	r3, [r3]
 755              	.LBE89:
 756              	.LBE88:
 142:Core/Src/main.c ****   {
 757              		.loc 4 142 30 discriminator 1 view .LVU172
 758 0012 DB07     		lsls	r3, r3, #31
 759 0014 FBD5     		bpl	.L40
 145:Core/Src/main.c ****   LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 760              		.loc 4 145 3 is_stmt 1 view .LVU173
 761              	.LVL87:
 762              	.LBB90:
 763              	.LBI90:
 764              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h"
ARM GAS  /tmp/ccy1PAQI.s 			page 52


   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @file    stm32l0xx_ll_pwr.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   ******************************************************************************
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #ifndef __STM32L0xx_LL_PWR_H
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define __STM32L0xx_LL_PWR_H
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #ifdef __cplusplus
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** extern "C" {
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #include "stm32l0xx.h"
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @addtogroup STM32L0xx_LL_Driver
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR)
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CR_CSBF                     PWR_CR_CSBF            /*!< Clear standby flag */
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CR_CWUF                     PWR_CR_CWUF            /*!< Clear wakeup flag */
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
ARM GAS  /tmp/ccy1PAQI.s 			page 53


  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_WUF                     PWR_CSR_WUF            /*!< Wakeup flag */
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_SBF                     PWR_CSR_SBF            /*!< Standby flag */
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_PVDO                    PWR_CSR_PVDO           /*!< Power voltage detector outpu
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CSR_VREFINTRDYF)
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_VREFINTRDYF             PWR_CSR_VREFINTRDYF    /*!< VREFINT ready flag */
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CSR_VREFINTRDYF */
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_VOS                     PWR_CSR_VOSF           /*!< Voltage scaling select flag 
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_REGLPF                  PWR_CSR_REGLPF         /*!< Regulator low power flag */
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP1          /*!< Enable WKUP pin 1 */
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP2                   PWR_CSR_EWUP2          /*!< Enable WKUP pin 2 */
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP3                   PWR_CSR_EWUP3          /*!< Enable WKUP pin 3 */
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE Regulator Voltage
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS_0)                   /*!< 1.8V (range 1) */
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR_VOS_1)                   /*!< 1.5V (range 2) */
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE3         (PWR_CR_VOS_0 | PWR_CR_VOS_1)    /*!< 1.2V (range 3) */
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR Mode Power
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_MODE_STOP                      0x00000000U                    /*!< Enter Stop mode w
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                   (PWR_CR_PDDS)                  /*!< Enter Standby mod
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_LP_MODES  Regulator Mode In Low Power Modes
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_LPMODES_MAIN           0x00000000U        /*!< Voltage regulator in main mode d
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_LPMODES_LOW_POWER      (PWR_CR_LPSDSR)    /*!< Voltage regulator in low-power m
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CR_LPDS)
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE  Regulator Mode In Deep Sleep Mode
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****  * @{
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****  */
ARM GAS  /tmp/ccy1PAQI.s 			page 54


 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_MAIN        0x00000000U           /*!< Voltage regulator in main mode du
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_LOW_POWER   (PWR_CR_LPDS)         /*!< Voltage regulator in low-power mo
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CR_LPDS */
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL Power Voltage Detector Level
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR_PLS_LEV0)      /*!< Voltage threshold detected b
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR_PLS_LEV1)      /*!< Voltage threshold detected b
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR_PLS_LEV2)      /*!< Voltage threshold detected b
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR_PLS_LEV3)      /*!< Voltage threshold detected b
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR_PLS_LEV4)      /*!< Voltage threshold detected b
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR_PLS_LEV5)      /*!< Voltage threshold detected b
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR_PLS_LEV6)      /*!< Voltage threshold detected b
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR_PLS_LEV7)      /*!< External input analog voltag
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP_PIN  Wakeup Pins
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP1)        /*!< WKUP pin 1 : PA0 */
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CSR_EWUP2)        /*!< WKUP pin 2 : PC13 */
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CSR_EWUP3)        /*!< WKUP pin 3 : PE6 or PA2 acco
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 55


 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval Register value
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Switch the regulator from main mode to low-power mode
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_EnableLowPowerRunMode
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @note   Remind to set the regulator to low power before enabling
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         LowPower run mode (bit @ref LL_PWR_REGU_LPMODES_LOW_POWER).
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPRUN);
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** }
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Switch the regulator from low-power mode to main mode
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_DisableLowPowerRunMode
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPRUN);
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** }
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Check if the regulator is in low-power mode
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_IsEnabledLowPowerRunMode
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_LPRUN) == (PWR_CR_LPRUN));
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** }
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Set voltage regulator to low-power and switch from 
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         run main mode to run low-power mode.
ARM GAS  /tmp/ccy1PAQI.s 			page 56


 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_EnterLowPowerRunMode\n
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         CR    LPRUN        LL_PWR_EnterLowPowerRunMode
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @note   This "high level" function is introduced to provide functional
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         compatibility with other families. Notice that the two registers
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         have to be written sequentially, so this function is not atomic.
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         To assure atomicity you can call separately the following functions:
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_SetRegulModeLP(@ref LL_PWR_REGU_LPMODES_LOW_POWER);
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_EnableLowPowerRunMode();
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPSDSR); /* => LL_PWR_SetRegulModeLP(LL_PWR_REGU_LPMODES_LOW_POWER) */
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPRUN);  /* => LL_PWR_EnableLowPowerRunMode() */
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** }
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Set voltage regulator to main and switch from 
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         run main mode to low-power mode.
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_ExitLowPowerRunMode\n
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         CR    LPRUN        LL_PWR_ExitLowPowerRunMode
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @note   This "high level" function is introduced to provide functional   
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         compatibility with other families. Notice that the two registers 
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         have to be written sequentially, so this function is not atomic.
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         To assure atomicity you can call separately the following functions:
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_DisableLowPowerRunMode();
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_SetRegulModeLP(@ref LL_PWR_REGU_LPMODES_MAIN);
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPRUN);   /* => LL_PWR_DisableLowPowerRunMode() */
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPSDSR);  /* => LL_PWR_SetRegulModeLP(LL_PWR_REGU_LPMODES_MAIN) */
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** }
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Set the main internal regulator output voltage
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    VOS       LL_PWR_SetRegulVoltageScaling
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 765              		.loc 6 272 22 view .LVU174
 766              	.LBB91:
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 767              		.loc 6 274 3 view .LVU175
 768 0016 2549     		ldr	r1, .L47+4
 769 0018 0A68     		ldr	r2, [r1]
 770 001a 254B     		ldr	r3, .L47+8
 771 001c 1A40     		ands	r2, r3
 772 001e 8023     		movs	r3, #128
 773 0020 1B01     		lsls	r3, r3, #4
 774 0022 1343     		orrs	r3, r2
 775 0024 0B60     		str	r3, [r1]
ARM GAS  /tmp/ccy1PAQI.s 			page 57


 776              	.LVL88:
 777              		.loc 6 274 3 is_stmt 0 view .LVU176
 778              	.LBE91:
 779              	.LBE90:
 146:Core/Src/main.c ****   LL_RCC_HSI_Enable();
 780              		.loc 4 146 3 is_stmt 1 view .LVU177
 781              	.LBB92:
 782              	.LBI92:
 783              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @file    stm32l0xx_ll_rcc.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #ifndef __STM32L0xx_LL_RCC_H
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __STM32L0xx_LL_RCC_H
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #ifdef __cplusplus
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** extern "C" {
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #include "stm32l0xx.h"
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @addtogroup STM32L0xx_LL_Driver
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC)
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccy1PAQI.s 			page 58


  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** typedef struct
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
ARM GAS  /tmp/ccy1PAQI.s 			page 59


 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *           HW set-up.
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define HSE_VALUE    (8000000U)  /*!< Value of the HSE oscillator in Hz */
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* HSE_VALUE */
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define HSI_VALUE    (16000000U) /*!< Value of the HSI oscillator in Hz */
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* HSI_VALUE */
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LSE_VALUE    (32768U)    /*!< Value of the LSE oscillator in Hz */
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* LSE_VALUE */
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LSI_VALUE    (37000U)    /*!< Value of the LSI oscillator in Hz */
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* LSI_VALUE */
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define HSI48_VALUE  (48000000U) /*!< Value of the HSI48 oscillator in Hz */
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* HSI48_VALUE */
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear */
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC               RCC_CICR_HSI48RDYC  /*!< HSI48 Ready Interrupt Clear */
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
ARM GAS  /tmp/ccy1PAQI.s 			page 60


 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag */
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF               RCC_CIFR_HSI48RDYF  /*!< HSI48 Ready Interrupt flag */
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF    /*!< LSE Clock Security System Inter
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF       /*!< Clock Security System Interrupt
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_FWRSTF                 RCC_CSR_FWRSTF          /*!< Firewall reset flag */
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         /*!< OBL reset flag */
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         /*!< PIN reset flag */
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         /*!< POR/PDR reset flag */
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         /*!< Software Reset flag */
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        /*!< Independent Watchdog reset f
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        /*!< Window watchdog reset flag *
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        /*!< Low-Power reset flag */
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable *
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE              RCC_CIER_HSI48RDYIE   /*!< HSI48 Ready Interrupt Enable
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                (0x00000000U) /*!< Xtal mode lower driving capability */
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_CSR_LSEDRV_0 /*!< Xtal mode medium low driving capab
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_CSR_LSEDRV_1 /*!< Xtal mode medium high driving capa
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_CSR_LSEDRV   /*!< Xtal mode higher driving capabilit
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_HSE_DIV RTC HSE Prescaler
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_2               0x00000000U          /*!< HSE is divided by 2 for RTC cl
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_4               RCC_CR_RTCPRE_0      /*!< HSE is divided by 4 for RTC cl
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_8               RCC_CR_RTCPRE_1      /*!< HSE is divided by 8 for RTC cl
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_16              RCC_CR_RTCPRE        /*!< HSE is divided by 16 for RTC c
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 61


 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_ICSCR_MSIRANGE_0  /*!< MSI = 65.536 KHz */
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_ICSCR_MSIRANGE_1  /*!< MSI = 131.072 KHz*/
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_ICSCR_MSIRANGE_2  /*!< MSI = 262.144 KHz */
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_ICSCR_MSIRANGE_3  /*!< MSI = 524.288 KHz */
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_ICSCR_MSIRANGE_4  /*!< MSI = 1.048 MHz */
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_ICSCR_MSIRANGE_5  /*!< MSI = 2.097 MHz */
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_ICSCR_MSIRANGE_6  /*!< MSI = 4.194 MHz */
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR_SW_MSI    /*!< MSI selection as system clock */
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR_SWS_MSI   /*!< MSI used as system clock */
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
ARM GAS  /tmp/ccy1PAQI.s 			page 62


 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        (0x00000000U) /*!< MSI selection after wake-up from STOP
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      /*!< MCO output disabled, n
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       /*!< SYSCLK selection as MC
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          /*!< HSI selection as MCO s
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_MSI          /*!< MSI selection as MCO s
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          /*!< HSE selection as MCO s
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          /*!< LSI selection as MCO s
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          /*!< LSE selection as MCO s
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOSEL_HSI48)
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_HSI48        /*!< HSI48 selection as MCO
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOSEL_HSI48 */
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           RCC_CFGR_MCOSEL_PLL          /*!< PLLCLK selection as MC
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1  /*!< MCO Clock divided by 1  */
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2  /*!< MCO Clock divided by 2  */
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4  /*!< MCO Clock divided by 4  */
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8  /*!< MCO Clock divided by 8  */
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16 /*!< MCO Clock divided by 16 */
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccy1PAQI.s 			page 63


 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE  Peripheral USART clock source selection
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART1SEL)
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | 0x00000000U)  
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART1SEL */
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | 0x00000000U)  
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE  Peripheral LPUART clock source selection
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U   /*!< PCLK1 selected as LPUART1 clock */
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0  /*!< SYSCLK selected as LPUART1 
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1  /*!< HSI selected as LPUART1 clo
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL    /*!< LSE selected as LPUART1 clo
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE  Peripheral I2C clock source selection
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (0x00000000U >> 4
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (RCC_CCIPR_I2C1SE
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (RCC_CCIPR_I2C1SE
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C3SEL)
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (0x00000000U >> 4
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (RCC_CCIPR_I2C3SE
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (RCC_CCIPR_I2C3SE
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CCIPR_I2C3SEL*/
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 64


 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (0x00000000U)          /*!< PCLK1 selected as LPTIM1 clo
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0  /*!< LSI selected as LPTIM1 clock
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1  /*!< HSI selected as LPTIM1 clock
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL    /*!< LSE selected as LPTIM1 clock
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL           (0x00000000U)          /*!< PLL selected as RNG clock */
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI48         RCC_CCIPR_HSI48SEL   /*!< HSI48 selected as RNG clock*/
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL           (0x00000000U)          /*!< PLL selected as USB clock */
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48         RCC_CCIPR_HSI48SEL   /*!< HSI48 selected as USB clock*/
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 Peripheral USART get clock source
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART1SEL)
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL    /*!< USART1 clock source selectio
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART1SEL */
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL    /*!< USART2 clock source selectio
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL   /*!< LPUART1 clock source selecti
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 65


 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL   /*!< I2C1 clock source selection bit
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C3SEL)
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL   /*!< I2C3 clock source selection bit
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CCIPR_I2C3SEL*/
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  /*!< LPTIM1 clock source selection 
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_HSI48SEL   /*!< HSI48 RC clock source selectio
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_HSI48SEL  /*!< HSI48 RC clock source selection
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U         /*!< No clock used as RTC clock */
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_CSR_RTCSEL_LSE            /*!< LSE oscillator clock 
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_CSR_RTCSEL_LSI            /*!< LSI oscillator clock 
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE           RCC_CSR_RTCSEL_HSE            /*!< HSE oscillator clock 
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****                                                                              (selection through @re
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 66


 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  /*!< PLL input clock * 3  */
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  /*!< PLL input clock * 4  */
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  /*!< PLL input clock * 6  */
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  /*!< PLL input clock * 8  */
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12 /*!< PLL input clock * 12 */
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16 /*!< PLL input clock * 16 */
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_24                  RCC_CFGR_PLLMUL24 /*!< PLL input clock * 24 */
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_32                  RCC_CFGR_PLLMUL32 /*!< PLL input clock * 32 */
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_48                  RCC_CFGR_PLLMUL48 /*!< PLL input clock * 48 */
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_DIV PLL division factor
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_2                   RCC_CFGR_PLLDIV2 /*!< PLL clock output = PLLVCO / 2 */
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_3                   RCC_CFGR_PLLDIV3 /*!< PLL clock output = PLLVCO / 3 */
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_4                   RCC_CFGR_PLLDIV4 /*!< PLL clock output = PLLVCO / 4 */
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI                           /*!< HSI c
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE                           /*!< HSE c
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Register value
ARM GAS  /tmp/ccy1PAQI.s 			page 67


 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetMultiplicator (),
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetDivider ());
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_24
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_32
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_48
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __PLLDIV__ This parameter can be one of the following values:
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_2
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_3
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_4
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__,  __PLLDIV__) ((__INPUTFREQ__) * (PLLMu
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
ARM GAS  /tmp/ccy1PAQI.s 			page 68


 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange())
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) (32768UL * ( 1UL << (((__MSIRANGE__) >> RCC_ICSCR_MSIR
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/ccy1PAQI.s 			page 69


 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSECSS_SUPPORT)
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           CSSHSEON         LL_RCC_HSE_EnableCSS
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSECSS_SUPPORT */
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
ARM GAS  /tmp/ccy1PAQI.s 			page 70


 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL);
 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the RTC prescaler (divider)
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_SetRTC_HSEPrescaler
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Div This parameter can be one of the following values:
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Div)
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_RTCPRE, Div);
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the RTC divider (prescaler)
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_GetRTC_HSEPrescaler
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void)
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
 784              		.loc 7 782 22 view .LVU178
 785              	.LBB93:
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 786              		.loc 7 784 3 view .LVU179
 787 0026 234A     		ldr	r2, .L47+12
 788 0028 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccy1PAQI.s 			page 71


 789 002a 0121     		movs	r1, #1
 790 002c 0B43     		orrs	r3, r1
 791 002e 1360     		str	r3, [r2]
 792              	.L41:
 793              	.LBE93:
 794              	.LBE92:
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****    /* Wait till HSI is ready */
 149:Core/Src/main.c ****   while(LL_RCC_HSI_IsReady() != 1)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   }
 795              		.loc 4 152 3 discriminator 1 view .LVU180
 149:Core/Src/main.c ****   {
 796              		.loc 4 149 30 discriminator 1 view .LVU181
 797              	.LBB94:
 798              	.LBI94:
 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
 793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
 799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
 800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 799              		.loc 7 802 26 discriminator 1 view .LVU182
 800              	.LBB95:
 803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 801              		.loc 7 804 3 discriminator 1 view .LVU183
 802              		.loc 7 804 12 is_stmt 0 discriminator 1 view .LVU184
 803 0030 204B     		ldr	r3, .L47+12
 804 0032 1B68     		ldr	r3, [r3]
 805              		.loc 7 804 69 discriminator 1 view .LVU185
 806 0034 5B07     		lsls	r3, r3, #29
 807 0036 FBD5     		bpl	.L41
 808              	.LBE95:
 809              	.LBE94:
 153:Core/Src/main.c ****   LL_RCC_HSI_SetCalibTrimming(16);
 810              		.loc 4 153 3 is_stmt 1 view .LVU186
 811              	.LVL89:
 812              	.LBB96:
 813              	.LBI96:
 805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
ARM GAS  /tmp/ccy1PAQI.s 			page 72


 809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
 810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
 811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
 814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
 816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
 820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
 821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
 824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
 826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI Divider (it divides by 4)
 830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIDIVEN       LL_RCC_HSI_EnableDivider
 831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableDivider(void)
 834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIDIVEN);
 836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI Divider (it divides by 4)
 840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIDIVEN       LL_RCC_HSI_DisableDivider
 841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableDivider(void)
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIDIVEN);
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CR_HSIOUTEN)
 851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI Output
 853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIOUTEN       LL_RCC_HSI_EnableOutput
 854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableOutput(void)
 857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI Output
 863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIOUTEN       LL_RCC_HSI_DisableOutput
 864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 73


 866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableOutput(void)
 867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CR_HSIOUTEN */
 871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
 874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
 875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
 876:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
 877:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 878:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 879:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
 880:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 881:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
 882:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 883:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 884:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 885:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
 886:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
 887:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
 888:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
 889:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
 890:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
 891:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 892:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 893:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 814              		.loc 7 893 22 view .LVU187
 815              	.LBB97:
 894:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 895:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 816              		.loc 7 895 3 view .LVU188
 817 0038 1E4B     		ldr	r3, .L47+12
 818 003a 5968     		ldr	r1, [r3, #4]
 819 003c 1E4A     		ldr	r2, .L47+16
 820 003e 1140     		ands	r1, r2
 821 0040 8022     		movs	r2, #128
 822 0042 5201     		lsls	r2, r2, #5
 823 0044 0A43     		orrs	r2, r1
 824 0046 5A60     		str	r2, [r3, #4]
 825              	.LVL90:
 826              		.loc 7 895 3 is_stmt 0 view .LVU189
 827              	.LBE97:
 828              	.LBE96:
 154:Core/Src/main.c ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLL_MUL_4, LL_RCC_PLL_DIV_2);
 829              		.loc 4 154 3 is_stmt 1 view .LVU190
 830              	.LBB98:
 831              	.LBI98:
 896:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 897:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 898:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 899:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
 900:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
 901:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
 902:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 903:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
ARM GAS  /tmp/ccy1PAQI.s 			page 74


 904:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 905:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
 906:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 907:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 908:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 909:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 910:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 911:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 913:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
 914:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 915:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 916:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 917:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 918:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI48
 919:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
 920:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 921:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 922:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
 923:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 924:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 925:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 926:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 927:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 928:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI48
 929:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
 930:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 931:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 932:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
 933:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 935:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 936:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 937:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 938:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
 939:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
 940:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 941:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 942:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
 943:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 944:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RCC_CRRCR_HSI48RDY) ? 1UL : 0UL);
 945:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 946:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 947:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 948:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
 949:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
 950:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 951:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 952:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
 953:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 954:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
 955:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 956:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 957:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CRRCR_HSI48DIV6OUTEN)
 958:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 959:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI48 Divider (it divides by 6)
 960:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR           HSI48DIV6OUTEN       LL_RCC_HSI48_EnableDivider
ARM GAS  /tmp/ccy1PAQI.s 			page 75


 961:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 962:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 963:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_EnableDivider(void)
 964:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 965:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN);
 966:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 967:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 968:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 969:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI48 Divider (it divides by 6)
 970:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR           HSI48DIV6OUTEN       LL_RCC_HSI48_DisableDivider
 971:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 972:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 973:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_DisableDivider(void)
 974:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 975:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN);
 976:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 977:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 978:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 979:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI48 Divider is enabled (it divides by 6)
 980:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR        HSI48DIV6OUTEN        LL_RCC_HSI48_IsDivided
 981:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 982:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 983:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsDivided(void)
 984:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 985:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN) == RCC_CRRCR_HSI48DIV6OUTEN) ? 1UL : 0UL)
 986:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 987:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 988:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CRRCR_HSI48DIV6OUTEN*/
 989:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 991:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 993:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 994:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 995:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 996:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
 997:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 998:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 999:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1000:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1001:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1002:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Enable
1003:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1004:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1005:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1006:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1007:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEON);
1008:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1009:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1010:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1011:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1012:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Disable
1013:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1014:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1015:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1016:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1017:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEON);
ARM GAS  /tmp/ccy1PAQI.s 			page 76


1018:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1019:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1020:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1021:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1022:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_EnableBypass
1023:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1024:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1025:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1026:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1027:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEBYP);
1028:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1029:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1030:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1031:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1032:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_DisableBypass
1033:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1034:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1035:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1036:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1037:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEBYP);
1038:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1039:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1040:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1041:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1042:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1043:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1044:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1045:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1046:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1047:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1048:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1049:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1050:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1051:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1052:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1053:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_LSEDRV, LSEDrive);
1054:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1055:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1056:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1057:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1058:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1059:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1060:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1061:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1062:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1063:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1064:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1065:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1066:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1067:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_LSEDRV));
1068:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1069:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1070:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1071:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1072:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSON      LL_RCC_LSE_EnableCSS
1073:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1074:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 77


1075:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1076:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1077:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON);
1078:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1079:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1080:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1081:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1082:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note   Clock security system can be disabled only after a LSE
1083:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         failure detection. In that case it MUST be disabled by software.
1084:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSECSSON      LL_RCC_LSE_DisableCSS
1085:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1086:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1087:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1088:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1089:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON);
1090:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1091:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1092:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1093:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1094:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSERDY        LL_RCC_LSE_IsReady
1095:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1096:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1097:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1098:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1099:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
1100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSECSSD) == RCC_CSR_LSECSSD) ? 1UL : 0UL);
1110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
ARM GAS  /tmp/ccy1PAQI.s 			page 78


1132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) ? 1UL : 0UL);
1148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
1155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable MSI oscillator
1160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
1161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
1164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
1166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable MSI oscillator
1170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
1171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
1174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
1176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
1180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
1181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
1184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
1186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccy1PAQI.s 			page 79


1189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
1190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_SetRange
1191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
1192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
1202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, Range);
1204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
1208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_GetRange
1209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
1219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
1221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get MSI Calibration value
1225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
1226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       MSITRIM and the factory trim value
1227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
1228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
1231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos);
1233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
1237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
1238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
1239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0xFF
1240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
1243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
1245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
ARM GAS  /tmp/ccy1PAQI.s 			page 80


1246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
1249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
1250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
1253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
1255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the system clock source
1267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
1270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the system clock source
1282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
1285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
1292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
ARM GAS  /tmp/ccy1PAQI.s 			page 81


1303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
1312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
1328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
1344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 82


1360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set Clock After Wake-Up From Stop mode
1397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_SetClkAfterWakeFromStop
1398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Clock This parameter can be one of the following values:
1399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
1400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
1401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
1404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
1406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get Clock After Wake-Up From Stop mode
1410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_GetClkAfterWakeFromStop
1411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
1413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
1414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void)
1416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
ARM GAS  /tmp/ccy1PAQI.s 			page 83


1417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK));
1418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure MCOx
1430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
1431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
1432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_MSI
1437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
1439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*)
1442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
1443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
1447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
1448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
1449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
1450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_SetUSARTClockSource
1468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK (*)
1471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI (*)
1472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE (*)
1473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
ARM GAS  /tmp/ccy1PAQI.s 			page 84


1474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
1478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
1484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
1488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
1489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
1490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
1497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
1499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
1504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 (*)
1509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
1512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4U) & 0x000FF000U), ((I2CxSource << 4U) & 0x000FF000U));
1518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
1522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_SetLPTIMClockSource
1523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
1524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
ARM GAS  /tmp/ccy1PAQI.s 			page 85


1531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);
1533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
1536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
1537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure RNG clock source
1539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        HSI48SEL      LL_RCC_SetRNGClockSource
1540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
1541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
1546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_HSI48SEL, RNGxSource);
1548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
1550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
1552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure USB clock source
1554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        HSI48SEL      LL_RCC_SetUSBClockSource
1555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_HSI48SEL, USBxSource);
1563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
1565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
1567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_GetUSARTClockSource
1571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE (*)
1573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
1574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK (*)
1577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI (*)
1578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE (*)
1579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
1584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
ARM GAS  /tmp/ccy1PAQI.s 			page 86


1588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
1589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
1595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
1596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
1597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
1598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
1605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
1607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
1612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
1615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1  (*)
1620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK  (*)
1621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI   (*)
1622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
1623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4U) | (I2Cx << 4U));
1628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
1632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
1633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
1634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
1635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
1642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPTIMx));
1644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
ARM GAS  /tmp/ccy1PAQI.s 			page 87


1645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
1647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
1648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get RNGx clock source
1650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetRNGClockSource
1651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
1652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
1653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
1658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
1660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
1662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
1664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get USBx clock source
1666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetUSBClockSource
1667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
1672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USBx));
1676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
1678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
1680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed any more unless
1692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
1693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       set). The RTCRST bit can be used to reset them.
1694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCSEL        LL_RCC_SetRTCClockSource
1695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
1700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 88


1702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_RTCSEL, Source);
1705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCSEL        LL_RCC_GetRTCClockSource
1710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
1715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
1717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RTCSEL));
1719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable RTC
1723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_EnableRTC
1724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
1727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RTCEN);
1729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable RTC
1733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_DisableRTC
1734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
1737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_RTCEN);
1739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
1743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCEN         LL_RCC_IsEnabledRTC
1744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
1747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_RTCEN) == RCC_CSR_RTCEN) ? 1UL : 0UL);
1749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
1753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCRST         LL_RCC_ForceBackupDomainReset
1754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
1757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RTCRST);
ARM GAS  /tmp/ccy1PAQI.s 			page 89


1759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
1763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         RTCRST         LL_RCC_ReleaseBackupDomainReset
1764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
1767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_RTCRST);
1769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
1776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable PLL
1781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
1782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
1785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
1787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable PLL
1791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
1792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
1793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
1796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
1798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if PLL Ready
1802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
1803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
1806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
1808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
1812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
1813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
1814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         CFGR         PLLDIV        LL_RCC_PLL_ConfigDomain_SYS
1815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
ARM GAS  /tmp/ccy1PAQI.s 			page 90


1816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
1817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
1818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
1819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
1820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
1821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
1822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
1823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
1824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
1825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_24
1826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_32
1827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_48
1828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  PLLDiv This parameter can be one of the following values:
1829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_2
1830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_3
1831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_4
1832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
 832              		.loc 7 1834 22 view .LVU191
 833              	.LBB99:
1835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL | RCC_CFGR_PLLDIV, Source | PLLMul | PLLD
 834              		.loc 7 1836 3 view .LVU192
 835 0048 D968     		ldr	r1, [r3, #12]
 836 004a 1C4A     		ldr	r2, .L47+20
 837 004c 1140     		ands	r1, r2
 838 004e 8822     		movs	r2, #136
 839 0050 D203     		lsls	r2, r2, #15
 840 0052 0A43     		orrs	r2, r1
 841 0054 DA60     		str	r2, [r3, #12]
 842              	.LVL91:
 843              		.loc 7 1836 3 is_stmt 0 view .LVU193
 844              	.LBE99:
 845              	.LBE98:
 155:Core/Src/main.c ****   LL_RCC_PLL_Enable();
 846              		.loc 4 155 3 is_stmt 1 view .LVU194
 847              	.LBB100:
 848              	.LBI100:
1784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 849              		.loc 7 1784 22 view .LVU195
 850              	.LBB101:
1786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 851              		.loc 7 1786 3 view .LVU196
 852 0056 1968     		ldr	r1, [r3]
 853 0058 8022     		movs	r2, #128
 854 005a 5204     		lsls	r2, r2, #17
 855 005c 0A43     		orrs	r2, r1
 856 005e 1A60     		str	r2, [r3]
 857              	.L42:
 858              	.LBE101:
 859              	.LBE100:
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****    /* Wait till PLL is ready */
 158:Core/Src/main.c ****   while(LL_RCC_PLL_IsReady() != 1)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 91


 161:Core/Src/main.c ****   }
 860              		.loc 4 161 3 discriminator 1 view .LVU197
 158:Core/Src/main.c ****   {
 861              		.loc 4 158 30 discriminator 1 view .LVU198
 862              	.LBB102:
 863              	.LBI102:
1805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 864              		.loc 7 1805 26 discriminator 1 view .LVU199
 865              	.LBB103:
1807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 866              		.loc 7 1807 3 discriminator 1 view .LVU200
1807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 867              		.loc 7 1807 12 is_stmt 0 discriminator 1 view .LVU201
 868 0060 144B     		ldr	r3, .L47+12
 869 0062 1B68     		ldr	r3, [r3]
1807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 870              		.loc 7 1807 69 discriminator 1 view .LVU202
 871 0064 9B01     		lsls	r3, r3, #6
 872 0066 FBD5     		bpl	.L42
 873              	.LBE103:
 874              	.LBE102:
 162:Core/Src/main.c ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 875              		.loc 4 162 3 is_stmt 1 view .LVU203
 876              	.LVL92:
 877              	.LBB104:
 878              	.LBI104:
1309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 879              		.loc 7 1309 22 view .LVU204
 880              	.LBB105:
1311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 881              		.loc 7 1311 3 view .LVU205
 882 0068 124B     		ldr	r3, .L47+12
 883 006a DA68     		ldr	r2, [r3, #12]
 884 006c F021     		movs	r1, #240
 885 006e 8A43     		bics	r2, r1
 886 0070 DA60     		str	r2, [r3, #12]
 887              	.LVL93:
1311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 888              		.loc 7 1311 3 is_stmt 0 view .LVU206
 889              	.LBE105:
 890              	.LBE104:
 163:Core/Src/main.c ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 891              		.loc 4 163 3 is_stmt 1 view .LVU207
 892              	.LBB106:
 893              	.LBI106:
1325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 894              		.loc 7 1325 22 view .LVU208
 895              	.LBB107:
1327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 896              		.loc 7 1327 3 view .LVU209
 897 0072 DA68     		ldr	r2, [r3, #12]
 898 0074 1249     		ldr	r1, .L47+24
 899 0076 0A40     		ands	r2, r1
 900 0078 DA60     		str	r2, [r3, #12]
 901              	.LVL94:
1327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 902              		.loc 7 1327 3 is_stmt 0 view .LVU210
ARM GAS  /tmp/ccy1PAQI.s 			page 92


 903              	.LBE107:
 904              	.LBE106:
 164:Core/Src/main.c ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 905              		.loc 4 164 3 is_stmt 1 view .LVU211
 906              	.LBB108:
 907              	.LBI108:
1341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 908              		.loc 7 1341 22 view .LVU212
 909              	.LBB109:
1343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 910              		.loc 7 1343 3 view .LVU213
 911 007a DA68     		ldr	r2, [r3, #12]
 912 007c 1149     		ldr	r1, .L47+28
 913 007e 0A40     		ands	r2, r1
 914 0080 DA60     		str	r2, [r3, #12]
 915              	.LVL95:
1343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 916              		.loc 7 1343 3 is_stmt 0 view .LVU214
 917              	.LBE109:
 918              	.LBE108:
 165:Core/Src/main.c ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 919              		.loc 4 165 3 is_stmt 1 view .LVU215
 920              	.LBB110:
 921              	.LBI110:
1275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 922              		.loc 7 1275 22 view .LVU216
 923              	.LBB111:
1277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 924              		.loc 7 1277 3 view .LVU217
 925 0082 DA68     		ldr	r2, [r3, #12]
 926 0084 0321     		movs	r1, #3
 927 0086 8A43     		bics	r2, r1
 928 0088 0A43     		orrs	r2, r1
 929 008a DA60     		str	r2, [r3, #12]
 930              	.LVL96:
 931              	.L43:
1277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 932              		.loc 7 1277 3 is_stmt 0 view .LVU218
 933              	.LBE111:
 934              	.LBE110:
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****    /* Wait till System clock is ready */
 168:Core/Src/main.c ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   }
 935              		.loc 4 171 3 is_stmt 1 discriminator 1 view .LVU219
 168:Core/Src/main.c ****   {
 936              		.loc 4 168 34 discriminator 1 view .LVU220
 937              	.LBB112:
 938              	.LBI112:
1289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 939              		.loc 7 1289 26 discriminator 1 view .LVU221
 940              	.LBB113:
1291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 941              		.loc 7 1291 3 discriminator 1 view .LVU222
1291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
ARM GAS  /tmp/ccy1PAQI.s 			page 93


 942              		.loc 7 1291 21 is_stmt 0 discriminator 1 view .LVU223
 943 008c 094B     		ldr	r3, .L47+12
 944 008e DA68     		ldr	r2, [r3, #12]
1291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 945              		.loc 7 1291 10 discriminator 1 view .LVU224
 946 0090 0C23     		movs	r3, #12
 947 0092 1340     		ands	r3, r2
 948              	.LBE113:
 949              	.LBE112:
 168:Core/Src/main.c ****   {
 950              		.loc 4 168 34 discriminator 1 view .LVU225
 951 0094 0C2B     		cmp	r3, #12
 952 0096 F9D1     		bne	.L43
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   LL_Init1msTick(32000000);
 953              		.loc 4 173 3 is_stmt 1 view .LVU226
 954 0098 0B4C     		ldr	r4, .L47+32
 955 009a 2000     		movs	r0, r4
 956 009c FFF7FEFF 		bl	LL_Init1msTick
 957              	.LVL97:
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   LL_SetSystemCoreClock(32000000);
 958              		.loc 4 175 3 view .LVU227
 959 00a0 2000     		movs	r0, r4
 960 00a2 FFF7FEFF 		bl	LL_SetSystemCoreClock
 961              	.LVL98:
 176:Core/Src/main.c **** }
 962              		.loc 4 176 1 is_stmt 0 view .LVU228
 963              		@ sp needed
 964 00a6 10BD     		pop	{r4, pc}
 965              	.L48:
 966              		.align	2
 967              	.L47:
 968 00a8 00200240 		.word	1073881088
 969 00ac 00700040 		.word	1073770496
 970 00b0 FFE7FFFF 		.word	-6145
 971 00b4 00100240 		.word	1073876992
 972 00b8 FFE0FFFF 		.word	-7937
 973 00bc FFFF02FF 		.word	-16580609
 974 00c0 FFF8FFFF 		.word	-1793
 975 00c4 FFC7FFFF 		.word	-14337
 976 00c8 0048E801 		.word	32000000
 977              		.cfi_endproc
 978              	.LFE581:
 980              		.section	.text.main,"ax",%progbits
 981              		.align	1
 982              		.global	main
 983              		.syntax unified
 984              		.code	16
 985              		.thumb_func
 987              	main:
 988              	.LFB580:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 989              		.loc 4 67 1 is_stmt 1 view -0
 990              		.cfi_startproc
 991              		@ Volatile: function does not return.
 992              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccy1PAQI.s 			page 94


 993              		@ frame_needed = 0, uses_anonymous_args = 0
 994 0000 10B5     		push	{r4, lr}
 995              	.LCFI5:
 996              		.cfi_def_cfa_offset 8
 997              		.cfi_offset 4, -8
 998              		.cfi_offset 14, -4
 999 0002 82B0     		sub	sp, sp, #8
 1000              	.LCFI6:
 1001              		.cfi_def_cfa_offset 16
  75:Core/Src/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 1002              		.loc 4 75 3 view .LVU230
 1003              	.LVL99:
 1004              	.LBB114:
 1005              	.LBI114:
 1006              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @file    stm32l0xx_ll_bus.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****     [..]
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****     [..]
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @attention
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #ifndef __STM32L0xx_LL_BUS_H
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define __STM32L0xx_LL_BUS_H
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** extern "C" {
ARM GAS  /tmp/ccy1PAQI.s 			page 95


  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #include "stm32l0xx.h"
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @addtogroup STM32L0xx_LL_Driver
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN      /*!< DMA1 clock enable */
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_MIF            RCC_AHBENR_MIFEN       /*!< MIF clock enable */
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBSMENR_SRAMSMEN  /*!< Sleep Mode SRAM clock enable
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN       /*!< CRC clock enable */
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TSC)
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHBENR_TSCEN       /*!< TSC clock enable */
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*TSC*/
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(RNG)
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_RNG            RCC_AHBENR_RNGEN       /*!< RNG clock enable */
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*RNG*/
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(AES)
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRYP           RCC_AHBENR_CRYPEN      /*!< CRYP clock enable */
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*AES*/
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN     /*!< TIM2 clock enable */
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM3)
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN     /*!< TIM3 clock enable */
ARM GAS  /tmp/ccy1PAQI.s 			page 96


 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM6)
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN     /*!< TIM6 clock enable */
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM7)
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN     /*!< TIM7 clock enable */
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(LCD)
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR_LCDEN      /*!< LCD clock enable */
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*LCD*/
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN     /*!< WWDG clock enable */
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(SPI2)
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN     /*!< SPI2 clock enable */
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN   /*!< USART2 clock enable */
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPUART1        RCC_APB1ENR_LPUART1EN  /*!< LPUART1 clock enable */
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART4)
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART4         RCC_APB1ENR_USART4EN   /*!< USART4 clock enable */
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART5)
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART5         RCC_APB1ENR_USART5EN   /*!< USART5 clock enable */
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN     /*!< I2C1 clock enable */
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(I2C2)
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN     /*!< I2C2 clock enable */
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USB)
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN      /*!< USB clock enable */
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*USB*/
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(CRS)
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR_CRSEN      /*!< CRS clock enable */
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*CRS*/
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN      /*!< PWR clock enable */
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(DAC)
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN      /*!< DAC clock enable */
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(I2C3)
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN     /*!< I2C3 clock enable */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR_LPTIM1EN   /*!< LPTIM1 clock enable */
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN  /*!< SYSCFG clock enable */
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM21          RCC_APB2ENR_TIM21EN   /*!< TIM21 clock enable */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM22)
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM22          RCC_APB2ENR_TIM22EN   /*!< TIM22 clock enable */
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_FW             RCC_APB2ENR_FWEN      /*!< FireWall clock enable */
ARM GAS  /tmp/ccy1PAQI.s 			page 97


 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN    /*!< ADC1 clock enable */
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN    /*!< SPI1 clock enable */
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART1)
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN  /*!< USART1 clock enable */
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DBGMCU         RCC_APB2ENR_DBGMCUEN  /*!< DBGMCU clock enable */
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_IOP_GRP1_PERIPH  IOP GRP1 PERIPH
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_ALL             0xFFFFFFFFU
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOA           RCC_IOPENR_GPIOAEN    /*!< GPIO port A control */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOB           RCC_IOPENR_GPIOBEN    /*!< GPIO port B control */
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOC           RCC_IOPENR_GPIOCEN    /*!< GPIO port C control */
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOD)
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOD           RCC_IOPENR_GPIODEN    /*!< GPIO port D control */
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOD*/
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOE)
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOE           RCC_IOPENR_GPIOEEN    /*!< GPIO port H control */
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOE*/
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOH)
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOH           RCC_IOPENR_GPIOHEN    /*!< GPIO port H control */
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOH*/
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_EnableClock\n
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_EnableClock\n
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_EnableClock\n
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_EnableClock\n
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_EnableClock\n
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_EnableClock
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  /tmp/ccy1PAQI.s 			page 98


 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_IsEnabledClock\n
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_IsEnabledClock\n
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_IsEnabledClock\n
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_IsEnabledClock\n
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_IsEnabledClock\n
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_IsEnabledClock
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   return ((READ_BIT(RCC->AHBENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_DisableClock\n
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_DisableClock\n
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_DisableClock\n
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_DisableClock\n
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_DisableClock\n
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_DisableClock
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
ARM GAS  /tmp/ccy1PAQI.s 			page 99


 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMARST        LL_AHB1_GRP1_ForceReset\n
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      MIFRST        LL_AHB1_GRP1_ForceReset\n
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ForceReset\n
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ForceReset\n
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ForceReset\n
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRYPRST       LL_AHB1_GRP1_ForceReset
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMARST        LL_AHB1_GRP1_ReleaseReset\n
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      MIFRST        LL_AHB1_GRP1_ReleaseReset\n
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ReleaseReset\n
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRYPRST       LL_AHB1_GRP1_ReleaseReset
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
ARM GAS  /tmp/ccy1PAQI.s 			page 100


 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBSMENR     DMASMEN       LL_AHB1_GRP1_EnableClockSleep\n
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     MIFSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_EnableClockSleep\n
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     TSCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRYPSMEN      LL_AHB1_GRP1_EnableClockSleep
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBSMENR, Periphs);
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBSMENR, Periphs);
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBSMENR     DMASMEN       LL_AHB1_GRP1_DisableClockSleep\n
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     MIFSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_DisableClockSleep\n
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     TSCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRYPSMEN      LL_AHB1_GRP1_DisableClockSleep
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBSMENR, Periphs);
ARM GAS  /tmp/ccy1PAQI.s 			page 101


 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_EnableClock\n
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_EnableClock\n
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_EnableClock\n
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_EnableClock\n
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LCDEN         LL_APB1_GRP1_EnableClock\n
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_EnableClock\n
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_EnableClock\n
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_EnableClock\n
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPUART1EN     LL_APB1_GRP1_EnableClock\n
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART4EN      LL_APB1_GRP1_EnableClock\n
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART5EN      LL_APB1_GRP1_EnableClock\n
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_EnableClock\n
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_EnableClock\n
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USBEN         LL_APB1_GRP1_EnableClock\n
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     CRSEN         LL_APB1_GRP1_EnableClock\n
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_EnableClock\n
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_EnableClock\n
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_EnableClock\n
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_EnableClock
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
ARM GAS  /tmp/ccy1PAQI.s 			page 102


 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LCDEN         LL_APB1_GRP1_IsEnabledClock\n
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPUART1EN     LL_APB1_GRP1_IsEnabledClock\n
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART4EN      LL_APB1_GRP1_IsEnabledClock\n
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART5EN      LL_APB1_GRP1_IsEnabledClock\n
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USBEN         LL_APB1_GRP1_IsEnabledClock\n
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     CRSEN         LL_APB1_GRP1_IsEnabledClock\n
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_IsEnabledClock\n
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_IsEnabledClock\n
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 103


 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_DisableClock\n
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_DisableClock\n
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_DisableClock\n
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_DisableClock\n
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LCDEN         LL_APB1_GRP1_DisableClock\n
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_DisableClock\n
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_DisableClock\n
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_DisableClock\n
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPUART1EN     LL_APB1_GRP1_DisableClock\n
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART4EN      LL_APB1_GRP1_DisableClock\n
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART5EN      LL_APB1_GRP1_DisableClock\n
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_DisableClock\n
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_DisableClock\n
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USBEN         LL_APB1_GRP1_DisableClock\n
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     CRSEN         LL_APB1_GRP1_DisableClock\n
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_DisableClock\n
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_DisableClock\n
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_DisableClock\n
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_DisableClock
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ForceReset\n
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ForceReset\n
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ForceReset\n
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ForceReset\n
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LCDRST         LL_APB1_GRP1_ForceReset\n
ARM GAS  /tmp/ccy1PAQI.s 			page 104


 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ForceReset\n
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ForceReset\n
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ForceReset\n
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPUART1RST     LL_APB1_GRP1_ForceReset\n
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART4RST      LL_APB1_GRP1_ForceReset\n
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART5RST      LL_APB1_GRP1_ForceReset\n
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ForceReset\n
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ForceReset\n
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USBRST         LL_APB1_GRP1_ForceReset\n
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     CRSRST         LL_APB1_GRP1_ForceReset\n
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ForceReset\n
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ForceReset\n
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ForceReset\n
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ForceReset
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LCDRST         LL_APB1_GRP1_ReleaseReset\n
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ReleaseReset\n
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ReleaseReset\n
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPUART1RST     LL_APB1_GRP1_ReleaseReset\n
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART4RST      LL_APB1_GRP1_ReleaseReset\n
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART5RST      LL_APB1_GRP1_ReleaseReset\n
ARM GAS  /tmp/ccy1PAQI.s 			page 105


 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USBRST         LL_APB1_GRP1_ReleaseReset\n
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     CRSRST         LL_APB1_GRP1_ReleaseReset\n
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ReleaseReset\n
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ReleaseReset\n
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ReleaseReset
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power (Sleep) mode.
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1SMENR    TIM2SMEN      LL_APB1_GRP1_EnableClockSleep\n
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM3SMEN      LL_APB1_GRP1_EnableClockSleep\n
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM6SMEN      LL_APB1_GRP1_EnableClockSleep\n
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM7SMEN      LL_APB1_GRP1_EnableClockSleep\n
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LCDSMEN       LL_APB1_GRP1_EnableClockSleep\n
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    WWDGSMEN      LL_APB1_GRP1_EnableClockSleep\n
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    SPI2SMEN      LL_APB1_GRP1_EnableClockSleep\n
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART2SMEN    LL_APB1_GRP1_EnableClockSleep\n
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LPUART1SMEN   LL_APB1_GRP1_EnableClockSleep\n
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART4SMEN    LL_APB1_GRP1_EnableClockSleep\n
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART5SMEN    LL_APB1_GRP1_EnableClockSleep\n
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C1SMEN      LL_APB1_GRP1_EnableClockSleep\n
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C2SMEN      LL_APB1_GRP1_EnableClockSleep\n
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USBSMEN       LL_APB1_GRP1_EnableClockSleep\n
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    CRSSMEN       LL_APB1_GRP1_EnableClockSleep\n
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    PWRSMEN       LL_APB1_GRP1_EnableClockSleep\n
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    DACSMEN       LL_APB1_GRP1_EnableClockSleep\n
ARM GAS  /tmp/ccy1PAQI.s 			page 106


 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C3SMEN      LL_APB1_GRP1_EnableClockSleep\n
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LPTIM1SMEN    LL_APB1_GRP1_EnableClockSleep
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs)
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR, Periphs);
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR, Periphs);
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power (Sleep) mode.
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1SMENR    TIM2SMEN      LL_APB1_GRP1_DisableClockSleep\n
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM3SMEN      LL_APB1_GRP1_DisableClockSleep\n
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM6SMEN      LL_APB1_GRP1_DisableClockSleep\n
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM7SMEN      LL_APB1_GRP1_DisableClockSleep\n
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LCDSMEN       LL_APB1_GRP1_DisableClockSleep\n
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    WWDGSMEN      LL_APB1_GRP1_DisableClockSleep\n
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    SPI2SMEN      LL_APB1_GRP1_DisableClockSleep\n
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART2SMEN    LL_APB1_GRP1_DisableClockSleep\n
 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LPUART1SMEN   LL_APB1_GRP1_DisableClockSleep\n
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART4SMEN    LL_APB1_GRP1_DisableClockSleep\n
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART5SMEN    LL_APB1_GRP1_DisableClockSleep\n
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C1SMEN      LL_APB1_GRP1_DisableClockSleep\n
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C2SMEN      LL_APB1_GRP1_DisableClockSleep\n
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USBSMEN       LL_APB1_GRP1_DisableClockSleep\n
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    CRSSMEN       LL_APB1_GRP1_DisableClockSleep\n
 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    PWRSMEN       LL_APB1_GRP1_DisableClockSleep\n
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    DACSMEN       LL_APB1_GRP1_DisableClockSleep\n
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C3SMEN      LL_APB1_GRP1_DisableClockSleep\n
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LPTIM1SMEN    LL_APB1_GRP1_DisableClockSleep
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  /tmp/ccy1PAQI.s 			page 107


 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs)
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR, Periphs);
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      TIM21EN       LL_APB2_GRP1_EnableClock\n
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      TIM22EN       LL_APB2_GRP1_EnableClock\n
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      FWEN          LL_APB2_GRP1_EnableClock\n
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      ADCEN         LL_APB2_GRP1_EnableClock\n
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      DBGEN         LL_APB2_GRP1_EnableClock
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM21
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM22  (*)
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_FW
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1 (*)
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DBGMCU
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
ARM GAS  /tmp/ccy1PAQI.s 			page 108


 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 1007              		.loc 8 786 22 view .LVU231
 1008              	.LBB115:
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 1009              		.loc 8 788 3 view .LVU232
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 1010              		.loc 8 789 3 view .LVU233
 1011 0004 354B     		ldr	r3, .L57
 1012 0006 5A6B     		ldr	r2, [r3, #52]
 1013 0008 0124     		movs	r4, #1
 1014 000a 2243     		orrs	r2, r4
 1015 000c 5A63     		str	r2, [r3, #52]
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 1016              		.loc 8 791 3 view .LVU234
 1017              		.loc 8 791 12 is_stmt 0 view .LVU235
 1018 000e 5A6B     		ldr	r2, [r3, #52]
 1019 0010 2240     		ands	r2, r4
 1020              		.loc 8 791 10 view .LVU236
 1021 0012 0192     		str	r2, [sp, #4]
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 1022              		.loc 8 792 3 is_stmt 1 view .LVU237
 1023 0014 019A     		ldr	r2, [sp, #4]
 1024              	.LVL100:
 1025              		.loc 8 792 3 is_stmt 0 view .LVU238
 1026              	.LBE115:
 1027              	.LBE114:
  76:Core/Src/main.c **** 
 1028              		.loc 4 76 3 is_stmt 1 view .LVU239
 1029              	.LBB116:
 1030              	.LBI116:
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 1031              		.loc 8 440 22 view .LVU240
 1032              	.LBB117:
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 1033              		.loc 8 442 3 view .LVU241
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1034              		.loc 8 443 3 view .LVU242
 1035 0016 9A6B     		ldr	r2, [r3, #56]
 1036 0018 8021     		movs	r1, #128
 1037 001a 4905     		lsls	r1, r1, #21
 1038 001c 0A43     		orrs	r2, r1
 1039 001e 9A63     		str	r2, [r3, #56]
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 1040              		.loc 8 445 3 view .LVU243
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 1041              		.loc 8 445 12 is_stmt 0 view .LVU244
 1042 0020 9B6B     		ldr	r3, [r3, #56]
 1043 0022 0B40     		ands	r3, r1
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 1044              		.loc 8 445 10 view .LVU245
 1045 0024 0093     		str	r3, [sp]
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 1046              		.loc 8 446 3 is_stmt 1 view .LVU246
ARM GAS  /tmp/ccy1PAQI.s 			page 109


 1047 0026 009B     		ldr	r3, [sp]
 1048              	.LVL101:
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 1049              		.loc 8 446 3 is_stmt 0 view .LVU247
 1050              	.LBE117:
 1051              	.LBE116:
  79:Core/Src/main.c **** 
 1052              		.loc 4 79 3 is_stmt 1 view .LVU248
 1053              	.LBB118:
 1054              	.LBI118:
 1055              		.file 9 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.6
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     28. May 2018
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  10:Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 110


  47:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  59:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
ARM GAS  /tmp/ccy1PAQI.s 			page 111


 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0plus.h **** 
 113:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0plus.h **** 
 124:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 112


 161:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 170:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:Drivers/CMSIS/Include/core_cm0plus.h **** 
 200:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 205:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  /tmp/ccy1PAQI.s 			page 113


 218:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm0plus.h **** 
 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 238:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
ARM GAS  /tmp/ccy1PAQI.s 			page 114


 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm0plus.h **** 
 287:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 295:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:Drivers/CMSIS/Include/core_cm0plus.h **** 
 318:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
ARM GAS  /tmp/ccy1PAQI.s 			page 115


 332:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RSERVED1[31U];
 334:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Drivers/CMSIS/Include/core_cm0plus.h **** 
 344:Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:Drivers/CMSIS/Include/core_cm0plus.h **** 
 352:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 371:Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0plus.h **** 
 376:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
ARM GAS  /tmp/ccy1PAQI.s 			page 116


 389:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0plus.h **** 
 398:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** 
 401:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** 
 432:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  /tmp/ccy1PAQI.s 			page 117


 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
ARM GAS  /tmp/ccy1PAQI.s 			page 118


 503:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 515:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** 
 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
ARM GAS  /tmp/ccy1PAQI.s 			page 119


 560:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:Drivers/CMSIS/Include/core_cm0plus.h **** 
 603:Drivers/CMSIS/Include/core_cm0plus.h **** 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
ARM GAS  /tmp/ccy1PAQI.s 			page 120


 617:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Drivers/CMSIS/Include/core_cm0plus.h **** 
 629:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 661:Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  /tmp/ccy1PAQI.s 			page 121


 674:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 686:Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 713:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Drivers/CMSIS/Include/core_cm0plus.h **** 
 717:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
ARM GAS  /tmp/ccy1PAQI.s 			page 122


 731:Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:Drivers/CMSIS/Include/core_cm0plus.h **** {
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 744:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 746:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 747:Drivers/CMSIS/Include/core_cm0plus.h **** }
 748:Drivers/CMSIS/Include/core_cm0plus.h **** 
 749:Drivers/CMSIS/Include/core_cm0plus.h **** 
 750:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 751:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 752:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 756:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 757:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 758:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 759:Drivers/CMSIS/Include/core_cm0plus.h **** {
 760:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 761:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 762:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 764:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 766:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 768:Drivers/CMSIS/Include/core_cm0plus.h **** }
 769:Drivers/CMSIS/Include/core_cm0plus.h **** 
 770:Drivers/CMSIS/Include/core_cm0plus.h **** 
 771:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 772:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 773:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 774:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 775:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 776:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 777:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 778:Drivers/CMSIS/Include/core_cm0plus.h **** {
 779:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 780:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 781:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 782:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 784:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 785:Drivers/CMSIS/Include/core_cm0plus.h **** }
 786:Drivers/CMSIS/Include/core_cm0plus.h **** 
 787:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 123


 788:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 789:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 790:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 791:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 792:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 794:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 795:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 796:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 797:Drivers/CMSIS/Include/core_cm0plus.h **** {
 798:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 799:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 800:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 802:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 803:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 804:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 805:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 806:Drivers/CMSIS/Include/core_cm0plus.h **** }
 807:Drivers/CMSIS/Include/core_cm0plus.h **** 
 808:Drivers/CMSIS/Include/core_cm0plus.h **** 
 809:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 810:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 811:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 812:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 813:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 814:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 815:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 816:Drivers/CMSIS/Include/core_cm0plus.h **** {
 817:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 818:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 819:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 820:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 821:Drivers/CMSIS/Include/core_cm0plus.h **** }
 822:Drivers/CMSIS/Include/core_cm0plus.h **** 
 823:Drivers/CMSIS/Include/core_cm0plus.h **** 
 824:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 825:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 826:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 827:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 828:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 829:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 830:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 831:Drivers/CMSIS/Include/core_cm0plus.h **** {
 832:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 833:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 834:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 835:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 836:Drivers/CMSIS/Include/core_cm0plus.h **** }
 837:Drivers/CMSIS/Include/core_cm0plus.h **** 
 838:Drivers/CMSIS/Include/core_cm0plus.h **** 
 839:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 840:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 841:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 842:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 843:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 844:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
ARM GAS  /tmp/ccy1PAQI.s 			page 124


 845:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 846:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 847:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 848:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 1056              		.loc 9 848 22 view .LVU249
 1057              	.LBB119:
 849:Drivers/CMSIS/Include/core_cm0plus.h **** {
 850:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 1058              		.loc 9 850 3 view .LVU250
 851:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 852:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 853:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 854:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 855:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 856:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 857:Drivers/CMSIS/Include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 1059              		.loc 9 857 5 view .LVU251
 1060              		.loc 9 857 52 is_stmt 0 view .LVU252
 1061 0028 2D49     		ldr	r1, .L57+4
 1062 002a 0B6A     		ldr	r3, [r1, #32]
 1063              		.loc 9 857 33 view .LVU253
 1064 002c 1B02     		lsls	r3, r3, #8
 1065 002e 1B0A     		lsrs	r3, r3, #8
 1066              		.loc 9 857 102 view .LVU254
 1067 0030 C022     		movs	r2, #192
 1068 0032 1206     		lsls	r2, r2, #24
 1069 0034 1343     		orrs	r3, r2
 1070              		.loc 9 857 30 view .LVU255
 1071 0036 0B62     		str	r3, [r1, #32]
 1072              	.LVL102:
 1073              		.loc 9 857 30 view .LVU256
 1074              	.LBE119:
 1075              	.LBE118:
  86:Core/Src/main.c **** 
 1076              		.loc 4 86 3 is_stmt 1 view .LVU257
 1077 0038 FFF7FEFF 		bl	SystemClock_Config
 1078              	.LVL103:
  93:Core/Src/main.c ****   MX_TIM2_Init();
 1079              		.loc 4 93 3 view .LVU258
 1080 003c FFF7FEFF 		bl	MX_GPIO_Init
 1081              	.LVL104:
  94:Core/Src/main.c **** 
 1082              		.loc 4 94 3 view .LVU259
 1083 0040 FFF7FEFF 		bl	MX_TIM2_Init
 1084              	.LVL105:
  97:Core/Src/main.c ****   LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_0);
 1085              		.loc 4 97 3 view .LVU260
 1086              	.LBB120:
 1087              	.LBI120:
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 1088              		.loc 2 873 22 view .LVU261
 1089              	.LBB121:
 1090              		.loc 2 875 3 view .LVU262
 1091 0044 0221     		movs	r1, #2
 1092 0046 274B     		ldr	r3, .L57+8
 1093 0048 9962     		str	r1, [r3, #40]
 1094              	.LVL106:
ARM GAS  /tmp/ccy1PAQI.s 			page 125


 1095              		.loc 2 875 3 is_stmt 0 view .LVU263
 1096              	.LBE121:
 1097              	.LBE120:
  98:Core/Src/main.c ****   LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_1);
 1098              		.loc 4 98 3 is_stmt 1 view .LVU264
 1099              	.LBB122:
 1100              	.LBI122:
 1101              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @file    stm32l0xx_ll_exti.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief   Header file of EXTI LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   ******************************************************************************
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #ifndef __STM32L0xx_LL_EXTI_H
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define __STM32L0xx_LL_EXTI_H
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #ifdef __cplusplus
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** extern "C" {
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #include "stm32l0xx.h"
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @addtogroup STM32L0xx_LL_Driver
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined (EXTI)
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL EXTI
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
ARM GAS  /tmp/ccy1PAQI.s 			page 126


  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** typedef struct
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****                                      This parameter can be set either to ENABLE or DISABLE */
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_MODE. */
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** } LL_EXTI_InitTypeDef;
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_0                 EXTI_IMR_IM0           /*!< Extended line 0 */
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_1                 EXTI_IMR_IM1           /*!< Extended line 1 */
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_2                 EXTI_IMR_IM2           /*!< Extended line 2 */
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_3                 EXTI_IMR_IM3           /*!< Extended line 3 */
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_4                 EXTI_IMR_IM4           /*!< Extended line 4 */
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_5                 EXTI_IMR_IM5           /*!< Extended line 5 */
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_6                 EXTI_IMR_IM6           /*!< Extended line 6 */
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_7                 EXTI_IMR_IM7           /*!< Extended line 7 */
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_8                 EXTI_IMR_IM8           /*!< Extended line 8 */
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_9                 EXTI_IMR_IM9           /*!< Extended line 9 */
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_10                EXTI_IMR_IM10          /*!< Extended line 10 */
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_11                EXTI_IMR_IM11          /*!< Extended line 11 */
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_12                EXTI_IMR_IM12          /*!< Extended line 12 */
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_13                EXTI_IMR_IM13          /*!< Extended line 13 */
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_14                EXTI_IMR_IM14          /*!< Extended line 14 */
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_15                EXTI_IMR_IM15          /*!< Extended line 15 */
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM16)
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_16                EXTI_IMR_IM16          /*!< Extended line 16 */
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_17                EXTI_IMR_IM17          /*!< Extended line 17 */
ARM GAS  /tmp/ccy1PAQI.s 			page 127


 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM18)
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_18                EXTI_IMR_IM18          /*!< Extended line 18 */
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_19                EXTI_IMR_IM19          /*!< Extended line 19 */
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM20)
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_20                EXTI_IMR_IM20          /*!< Extended line 20 */
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM21)
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_21                EXTI_IMR_IM21          /*!< Extended line 21 */
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM22)
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_22                EXTI_IMR_IM22          /*!< Extended line 22 */
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_23                EXTI_IMR_IM23          /*!< Extended line 23 */
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM24)
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_24                EXTI_IMR_IM24          /*!< Extended line 24 */
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM25)
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_25                EXTI_IMR_IM25          /*!< Extended line 25 */
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM26)
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_26                EXTI_IMR_IM26          /*!< Extended line 26 */
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM27)
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_27                EXTI_IMR_IM27          /*!< Extended line 27 */
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM28)
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_28                EXTI_IMR_IM28          /*!< Extended line 28 */
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM29)
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_29                EXTI_IMR_IM29          /*!< Extended line 29 */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM30)
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_30                EXTI_IMR_IM30          /*!< Extended line 30 */
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(EXTI_IMR_IM31)
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_31                EXTI_IMR_IM31          /*!< Extended line 31 */
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          EXTI_IMR_IM            /*!< All Extended line not reserved*/
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_ALL               (0xFFFFFFFFU)          /*!< All Extended line */
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_LINE_NONE              (0x00000000U)          /*!< None Extended line */
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_MODE_IT                 (0x00U) /*!< Interrupt Mode */
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_MODE_EVENT              (0x01U) /*!< Event Mode */
ARM GAS  /tmp/ccy1PAQI.s 			page 128


 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT           (0x02U) /*!< Interrupt & Event Mode */
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE            (0x00U) /*!< No Trigger Mode */
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING          (0x01U) /*!< Trigger Rising Mode */
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING         (0x02U) /*!< Trigger Falling Mode */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING  (0x03U) /*!< Trigger Rising & Falling Mode */
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Write a value in EXTI register
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  __REG__ Register to be written
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  __VALUE__ Value to be written in the register
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval None
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Read a value in EXTI register
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  __REG__ Register to be read
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval Register value
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 129


 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****  * @{
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****  */
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_EnableIT_0_31
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval None
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   SET_BIT(EXTI->IMR, ExtiLine);
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** }
ARM GAS  /tmp/ccy1PAQI.s 			page 130


 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_DisableIT_0_31
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval None
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR, ExtiLine);
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** }
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_IsEnabledIT_0_31
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
ARM GAS  /tmp/ccy1PAQI.s 			page 131


 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   return (READ_BIT(EXTI->IMR, ExtiLine) == (ExtiLine));
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** }
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Event_Management Event_Management
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_EnableEvent_0_31
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
ARM GAS  /tmp/ccy1PAQI.s 			page 132


 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval None
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   SET_BIT(EXTI->EMR, ExtiLine);
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** }
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_DisableEvent_0_31
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
ARM GAS  /tmp/ccy1PAQI.s 			page 133


 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval None
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR, ExtiLine);
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** }
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_IsEnabledEvent_0_31
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
ARM GAS  /tmp/ccy1PAQI.s 			page 134


 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   return (READ_BIT(EXTI->EMR, ExtiLine) == (ExtiLine));
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** }
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       pending bit is not set.
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       condition.
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_EnableRisingTrig_0_31
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
ARM GAS  /tmp/ccy1PAQI.s 			page 135


 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval None
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   SET_BIT(EXTI->RTSR, ExtiLine);
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** }
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       pending bit is not set.
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       condition.
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_DisableRisingTrig_0_31
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval None
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
ARM GAS  /tmp/ccy1PAQI.s 			page 136


 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   CLEAR_BIT(EXTI->RTSR, ExtiLine);
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** }
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Check if rising edge trigger is enabled for Lines in range 0 to 31
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_IsEnabledRisingTrig_0_31
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine)
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   return (READ_BIT(EXTI->RTSR, ExtiLine) == (ExtiLine));
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** }
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @}
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @{
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** 
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** /**
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @brief  Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       generated on these lines. If a falling edge on a configurable interrupt
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_FTSR register, the
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       pending bit is not set.
ARM GAS  /tmp/ccy1PAQI.s 			page 137


 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *       condition.
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @rmtoll FTSR        FTx           LL_EXTI_EnableFallingTrig_0_31
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   * @retval None
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   */
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
 1102              		.loc 10 710 22 view .LVU265
 1103              	.LBB123:
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h ****   SET_BIT(EXTI->FTSR, ExtiLine);
 1104              		.loc 10 712 3 view .LVU266
 1105 004a 274B     		ldr	r3, .L57+12
 1106 004c DA68     		ldr	r2, [r3, #12]
 1107 004e 2243     		orrs	r2, r4
 1108 0050 DA60     		str	r2, [r3, #12]
 1109              	.LVL107:
 1110              		.loc 10 712 3 is_stmt 0 view .LVU267
 1111              	.LBE123:
 1112              	.LBE122:
  99:Core/Src/main.c ****   //LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_2);
 1113              		.loc 4 99 3 is_stmt 1 view .LVU268
 1114              	.LBB124:
 1115              	.LBI124:
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h **** {
 1116              		.loc 10 710 22 view .LVU269
 1117              	.LBB125:
 1118              		.loc 10 712 3 view .LVU270
 1119 0052 DA68     		ldr	r2, [r3, #12]
 1120 0054 0A43     		orrs	r2, r1
ARM GAS  /tmp/ccy1PAQI.s 			page 138


 1121 0056 DA60     		str	r2, [r3, #12]
 1122              	.LVL108:
 1123              		.loc 10 712 3 is_stmt 0 view .LVU271
 1124              	.LBE125:
 1125              	.LBE124:
 101:Core/Src/main.c ****   LL_TIM_ClearFlag_UPDATE(TIM2);
 1126              		.loc 4 101 3 is_stmt 1 view .LVU272
 1127 0058 FFF7FEFF 		bl	initCover
 1128              	.LVL109:
 102:Core/Src/main.c ****   LL_TIM_EnableIT_UPDATE(TIM2);
 1129              		.loc 4 102 3 view .LVU273
 1130              	.LBB126:
 1131              	.LBI126:
 1132              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @file    stm32l0xx_ll_tim.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief   Header file of TIM LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ******************************************************************************
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #ifndef __STM32L0xx_LL_TIM_H
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __STM32L0xx_LL_TIM_H
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #ifdef __cplusplus
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** extern "C" {
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #include "stm32l0xx.h"
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @addtogroup STM32L0xx_LL_Driver
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined (TIM2) || defined (TIM3) || defined (TIM21) || defined (TIM22) || defined (TIM6) || def
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL TIM
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Variables TIM Private Variables
ARM GAS  /tmp/ccy1PAQI.s 			page 139


  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** static const uint8_t OFFSET_TAB_CCMRx[] =
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x00U,   /* 0: TIMx_CH1  */
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x00U,   /* 1: NA */
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x00U,   /* 2: TIMx_CH2  */
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x00U,   /* 3: NA */
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x04U,   /* 4: TIMx_CH3  */
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x00U,   /* 5: NA */
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x04U    /* 6: TIMx_CH4  */
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** };
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OCxx[] =
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 0: OC1M, OC1FE, OC1PE */
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 1: - NA */
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   8U,            /* 2: OC2M, OC2FE, OC2PE */
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 3: - NA */
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 4: OC3M, OC3FE, OC3PE */
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 5: - NA */
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   8U             /* 6: OC4M, OC4FE, OC4PE */
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** };
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** static const uint8_t SHIFT_TAB_ICxx[] =
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 0: CC1S, IC1PSC, IC1F */
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 1: - NA */
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   8U,            /* 2: CC2S, IC2PSC, IC2F */
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 3: - NA */
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 4: CC3S, IC3PSC, IC3F */
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 5: - NA */
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   8U             /* 6: CC4S, IC4PSC, IC4F */
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** };
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** static const uint8_t SHIFT_TAB_CCxP[] =
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 0: CC1P */
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 1: NA */
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   4U,            /* 2: CC2P */
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 3: NA */
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   8U,            /* 4: CC3P */
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 5: NA */
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   12U            /* 6: CC4P */
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** };
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Private constants ---------------------------------------------------------*/
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Constants TIM Private Constants
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Remap mask definitions */
ARM GAS  /tmp/ccy1PAQI.s 			page 140


 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIMx_OR_RMP_SHIFT  16U
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIMx_OR_RMP_MASK   0x0000FFFFU
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIM2_OR_RMP_MASK   ((TIM2_OR_ETR_RMP | TIM2_OR_TI4_RMP ) << TIMx_OR_RMP_SHIFT)
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIM21_OR_RMP_MASK  ((TIM21_OR_ETR_RMP | TIM21_OR_TI1_RMP | TIM21_OR_TI2_RMP) << TIMx_OR_RMP
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIM22_OR_RMP_MASK  ((TIM22_OR_ETR_RMP | TIM22_OR_TI1_RMP) << TIMx_OR_RMP_SHIFT)
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM3)
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIM3_OR_RMP_MASK   ((TIM3_OR_ETR_RMP | TIM3_OR_TI1_RMP | TIM3_OR_TI2_RMP | \
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                              TIM3_OR_TI4_RMP) << TIMx_OR_RMP_SHIFT)
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* TIM3 */
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Private macros ------------------------------------------------------------*/
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Macros TIM Private Macros
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @brief  Convert channel id into channel index.
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval none
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U : 6U)
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Exported types ------------------------------------------------------------*/
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  TIM Time Base configuration structure definition.
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** typedef struct
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This parameter can be a number between Min_Data=0x0000 and Max_D
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    @ref LL_TIM_SetPrescaler().*/
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t CounterMode;       /*!< Specifies the counter mode.
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
ARM GAS  /tmp/ccy1PAQI.s 			page 141


 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    @ref LL_TIM_SetCounterMode().*/
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    Auto-Reload Register at the next update event.
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This parameter must be a number between Min_Data=0x0000 and Max_
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    Some timer instances may support 32 bits counters. In that case 
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    be a number between 0x0000 and 0xFFFFFFFF.
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    @ref LL_TIM_SetAutoReload().*/
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t ClockDivision;     /*!< Specifies the clock division.
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    @ref LL_TIM_SetClockDivision().*/
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** } LL_TIM_InitTypeDef;
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  TIM Output Compare configuration structure definition.
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** typedef struct
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t OCMode;        /*!< Specifies the output mode.
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCMODE.
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_OC_SetMode().*/
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Re
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a number between Min_Data=0x0000 and Max_Data=
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                LL_TIM_OC_SetCompareCHx (x=1..6).*/
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t OCPolarity;    /*!< Specifies the output polarity.
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_OC_SetPolarity().*/
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** } LL_TIM_OC_InitTypeDef;
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  TIM Input Capture configuration structure definition.
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** typedef struct
ARM GAS  /tmp/ccy1PAQI.s 			page 142


 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_IC_SetPolarity().*/
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t ICActiveInput; /*!< Specifies the input.
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_IC_SetActiveInput().*/
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_IC_SetPrescaler().*/
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t ICFilter;      /*!< Specifies the input capture filter.
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_IC_SetFilter().*/
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** } LL_TIM_IC_InitTypeDef;
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  TIM Encoder interface configuration structure definition.
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** typedef struct
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_SetEncoderMode().*/
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPolarity().*/
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetActiveInput().*/
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPrescaler().*/
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 143


 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetFilter().*/
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPolarity().*/
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetActiveInput().*/
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPrescaler().*/
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetFilter().*/
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** } LL_TIM_ENCODER_InitTypeDef;
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Exported constants --------------------------------------------------------*/
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrup
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrup
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrup
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrup
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapt
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapt
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapt
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapt
ARM GAS  /tmp/ccy1PAQI.s 			page 144


 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IT IT Defines
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrup
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrup
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrup
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrup
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable *
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/unde
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter stops counting at 
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter is not stopped at 
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter *
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounte
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        /*!< The counter counts up and 
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        /*!<The counter counts up and d
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and 
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 145


 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down 
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when 
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CHANNEL Channel
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_FROZEN                   0x00000000U                                         
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                    
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                    
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)               
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                    
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)               
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)               
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 146


 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx 
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy 
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC 
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, ca
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done 
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done 
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done 
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                         
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                           
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                           
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)      
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                           
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)      
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)      
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                           
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)      
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)      
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)      
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                             
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
ARM GAS  /tmp/ccy1PAQI.s 			page 147


 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                         
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)  
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                               
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                               
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)             
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO Trigger Output
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!<
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!<
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!<
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!<
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!<
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!<
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!<
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!<
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode 
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode 
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode 
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mod
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TS Trigger Selection
ARM GAS  /tmp/ccy1PAQI.s 			page 148


 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_ITR0                         0x00000000U                                         
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                       
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                       
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                     
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                       
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                     
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                     
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, ac
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divide
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divide
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divide
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                         
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                      
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                      
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                   
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                      
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                   
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                   
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                      
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                   
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                   
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                   
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)  
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)  
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                        
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 149


 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                         
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                       
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                       
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                    
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                       
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                     
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                     
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                       
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                     
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                     
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                       
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                     
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                         
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                       
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                       
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                    
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                       
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                     
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                     
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                       
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                     
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                     
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                     
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                       
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                    
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_ETR_RMP  TIM2 External Trigger Remap
ARM GAS  /tmp/ccy1PAQI.s 			page 150


 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_GPIO     TIM2_OR_RMP_MASK                                             /
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM_TIM2_REMAP_HSI_SUPPORT)
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_HSI      (TIM2_OR_ETR_RMP_1 | TIM2_OR_ETR_RMP_0 | TIM2_OR_RMP_MASK)   /
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* defined(TIM_TIM2_REMAP_HSI_SUPPORT) */
 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM_TIM2_REMAP_HSI48_SUPPORT)
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_HSI48    (TIM2_OR_ETR_RMP_2 | TIM2_OR_RMP_MASK)                       /
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* defined(TIM_TIM2_REMAP_HSI48_SUPPORT) */
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_LSE      (TIM2_OR_ETR_RMP_2 | TIM2_OR_ETR_RMP_0 | TIM2_OR_RMP_MASK)   /
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_COMP2    (TIM2_OR_ETR_RMP_2 | TIM2_OR_ETR_RMP_1 | TIM2_OR_RMP_MASK)   /
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_COMP1    (TIM2_OR_ETR_RMP | TIM2_OR_RMP_MASK)                         /
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI4_RMP  TIM2 Timer Input Ch4 Remap
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_GPIO      TIM2_OR_RMP_MASK                           /*!< TIM2 input ca
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP2     (TIM2_OR_TI4_RMP_0 | TIM2_OR_RMP_MASK)     /*!< TIM2 input ca
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP1     (TIM2_OR_TI4_RMP_1 | TIM2_OR_RMP_MASK)     /*!< TIM2 input ca
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM3_OR_ETR_RMP)
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_ETR_RMP  TIM3 External Trigger Remap
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_ETR_RMP_GPIO         TIM3_OR_RMP_MASK                               /*!< TIM3_E
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_ETR_RMP_HSI48DIV6    (TIM3_OR_ETR_RMP_1 | TIM3_OR_RMP_MASK)         /*!< TIM3_E
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* defined(TIM3_OR_ETR_RMP) */
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM3_OR_TI1_RMP) || defined(TIM3_OR_TI2_RMP) || defined(TIM3_OR_TI4_RMP)
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI_RMP  TIM3 External Inputs Remap
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI1_USB_SOF      TIM3_OR_RMP_MASK                           /*!< TIM3_TI
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI1_GPIO         (TIM3_OR_TI1_RMP | TIM3_OR_RMP_MASK)       /*!< TIM3_TI
 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI2_GPIO_DEF     TIM3_OR_RMP_MASK                           /*!< Mapping
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI2_GPIOB5_AF4   (TIM3_OR_TI2_RMP | TIM3_OR_RMP_MASK)       /*!< Mapping
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI4_GPIO_DEF     (0x00000000U | TIM3_OR_RMP_MASK)           /*!< Mapping
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI4_GPIOC9_AF2   (TIM3_OR_TI4_RMP | TIM3_OR_RMP_MASK)       /*!< Mapping
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /*defined(TIM3_OR_TI1_RMP) or defined(TIM3_OR_TI2_RMP) or defined(TIM3_OR_TI4_RMP)*/
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM21_ETR_RMP  TIM21 External Trigger Remap
 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
ARM GAS  /tmp/ccy1PAQI.s 			page 151


 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_ETR_RMP_GPIO  TIM21_OR_RMP_MASK                           /*!< TIM21_ETR is co
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_ETR_RMP_COMP2 (TIM21_OR_ETR_RMP_0 | TIM21_OR_RMP_MASK)    /*!< TIM21_ETR is co
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_ETR_RMP_COMP1 (TIM21_OR_ETR_RMP_1 | TIM21_OR_RMP_MASK)    /*!< TIM21_ETR is co
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_ETR_RMP_LSE   (TIM21_OR_ETR_RMP | TIM21_OR_RMP_MASK)      /*!< TIM21_ETR is co
 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM21_TI1_RMP  TIM21 External Input Ch1 Remap
 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_GPIO    TIM21_OR_RMP_MASK                                             
 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_RTC_WK  (TIM21_OR_TI1_RMP_0 | TIM21_OR_RMP_MASK)                      
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_HSE_RTC (TIM21_OR_TI1_RMP_1 | TIM21_OR_RMP_MASK)                      
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_MSI     (TIM21_OR_TI1_RMP_1 | TIM21_OR_TI1_RMP_0 | TIM21_OR_RMP_MASK) 
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_LSE     (TIM21_OR_TI1_RMP_2 | TIM21_OR_RMP_MASK)                      
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_LSI     (TIM21_OR_TI1_RMP_2 | TIM21_OR_TI1_RMP_0 | TIM21_OR_RMP_MASK) 
 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_COMP1   (TIM21_OR_TI1_RMP_2 | TIM21_OR_TI1_RMP_1 | TIM21_OR_RMP_MASK) 
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_MCO     (TIM21_OR_TI1_RMP | TIM21_OR_RMP_MASK)                        
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM21_TI2_RMP  TIM21 External Input Ch2 Remap
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI2_RMP_GPIO    TIM21_OR_RMP_MASK                            /*!< TIM21_TI2 is
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI2_RMP_COMP2   (TIM21_OR_TI2_RMP | TIM21_OR_RMP_MASK)       /*!< TIM21_TI2 is
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM22_OR_ETR_RMP)
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM22_ETR_RMP  TIM22 External Trigger Remap
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_ETR_RMP_GPIO  TIM22_OR_RMP_MASK                           /*!< TIM22_ETR is co
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_ETR_RMP_COMP2 (TIM22_OR_ETR_RMP_0 | TIM22_OR_RMP_MASK)    /*!< TIM22_ETR is co
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_ETR_RMP_COMP1 (TIM22_OR_ETR_RMP_1 | TIM22_OR_RMP_MASK)    /*!< TIM22_ETR is co
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_ETR_RMP_LSE   (TIM22_OR_ETR_RMP | TIM22_OR_RMP_MASK)      /*!< TIM22_ETR is co
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* defined(TIM22_OR_ETR_RMP) */
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM22_OR_TI1_RMP)
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM22_TI1_RMP  TIM22 External Input Ch1 Remap
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_TI1_RMP_GPIO1  TIM22_OR_RMP_MASK                            /*!< TIM22_TI1 is 
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_TI1_RMP_COMP2  (TIM22_OR_TI1_RMP_0 | TIM22_OR_RMP_MASK)     /*!< TIM22_TI1 is 
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_TI1_RMP_COMP1  (TIM22_OR_TI1_RMP_1 | TIM22_OR_RMP_MASK)     /*!< TIM22_TI1 is 
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_TI1_RMP_GPIO2  (TIM22_OR_TI1_RMP | TIM22_OR_RMP_MASK)       /*!< TIM22_TI1 is 
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
ARM GAS  /tmp/ccy1PAQI.s 			page 152


 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* defined(TIM22_OR_TI1_RMP) */
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Exported macro ------------------------------------------------------------*/
 794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
 795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
 799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Write a value in TIM register.
 803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
 804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __REG__ Register to be written
 805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __VALUE__ Value to be written in the register
 806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VAL
 809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Read a value in TIM register.
 812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
 813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __REG__ Register to be read
 814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Register value
 815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
 817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
 822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock freq
 827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
 828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
 829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __CNTCLK__ counter clock frequency (in Hz)
 830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
 831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
 833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)
 834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal fr
 837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
 838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
 839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __PSC__ prescaler
 840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
 841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
ARM GAS  /tmp/ccy1PAQI.s 			page 153


 842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))
 845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value required to achieve the required timer outpu
 848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         active/inactive delay.
 849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
 850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
 851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __PSC__ prescaler
 852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
 853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
 854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
 856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
 857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
 858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration
 861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (when the timer operates in one pulse mode).
 862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
 863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
 864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __PSC__ prescaler
 865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
 866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
 867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
 868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
 870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
 871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
 872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  HELPER macro retrieving the ratio of the input capture prescaler
 875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
 876:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __ICPSC__ This parameter can be one of the following values:
 877:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
 878:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
 879:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
 880:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
 881:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Input capture prescaler ratio (1, 2, 4 or 8)
 882:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 883:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
 884:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
 885:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 886:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 887:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 888:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 889:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 890:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 891:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 892:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 893:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 894:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 895:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 896:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Exported functions --------------------------------------------------------*/
 897:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
 898:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
ARM GAS  /tmp/ccy1PAQI.s 			page 154


 899:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 900:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 901:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Time_Base Time Base configuration
 902:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 903:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 904:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 905:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable timer counter.
 906:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_EnableCounter
 907:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 908:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 909:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 910:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
 911:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 913:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 914:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 915:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 916:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable timer counter.
 917:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_DisableCounter
 918:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 919:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 920:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 921:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
 922:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 923:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 924:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 925:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 926:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 927:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether the timer counter is enabled.
 928:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
 929:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 930:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
 931:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 932:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
 933:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
 935:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 936:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 937:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 938:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable update event generation.
 939:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
 940:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 941:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 942:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 943:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
 944:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 945:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
 946:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 947:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 948:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 949:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable update event generation.
 950:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
 951:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 952:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 953:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 954:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
 955:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
ARM GAS  /tmp/ccy1PAQI.s 			page 155


 956:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
 957:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 958:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 959:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 960:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether update event generation is enabled.
 961:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
 962:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 963:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Inverted state of bit (0 or 1).
 964:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 965:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
 966:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 967:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
 968:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 969:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 970:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 971:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set update event source
 972:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
 973:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       generate an update interrupt or DMA request if enabled:
 974:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *        - Counter overflow/underflow
 975:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *        - Setting the UG bit
 976:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *        - Update generation through the slave mode controller
 977:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
 978:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       overflow/underflow generates an update interrupt or DMA request if enabled.
 979:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
 980:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 981:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  UpdateSource This parameter can be one of the following values:
 982:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
 983:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
 984:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 985:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 986:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
 987:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 988:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 989:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 991:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get actual event update source
 993:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
 994:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 995:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
 996:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
 997:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
 998:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 999:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
1000:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1001:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
1002:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1003:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1004:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1005:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set one pulse mode (one shot v.s. repetitive).
1006:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
1007:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1008:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  OnePulseMode This parameter can be one of the following values:
1009:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1010:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1011:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1012:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 156


1013:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
1014:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1015:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
1016:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1017:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1018:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1019:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get actual one pulse mode.
1020:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
1021:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1022:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1023:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1024:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1025:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1026:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
1027:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1028:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
1029:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1030:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1031:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1032:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the timer counter counting mode.
1033:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1034:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1035:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       by a timer instance.
1036:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1037:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       requires a timer reset to avoid unexpected direction
1038:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       due to DIR bit readonly in center aligned mode.
1039:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
1040:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_SetCounterMode
1041:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1042:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  CounterMode This parameter can be one of the following values:
1043:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1044:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1045:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1046:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1047:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1048:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1049:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1050:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
1051:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1052:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
1053:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1054:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1055:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1056:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get actual counter mode.
1057:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1058:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1059:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       by a timer instance.
1060:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
1061:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_GetCounterMode
1062:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1063:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1064:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1065:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1066:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1067:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1068:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1069:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
ARM GAS  /tmp/ccy1PAQI.s 			page 157


1070:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
1071:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1072:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t counter_mode;
1073:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1074:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
1075:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1076:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   if (counter_mode == 0U)
1077:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   {
1078:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****     counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1079:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   }
1080:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1081:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return counter_mode;
1082:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1083:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1084:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1085:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable auto-reload (ARR) preload.
1086:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
1087:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1088:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1089:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1090:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
1091:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1092:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
1093:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1094:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1095:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1096:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable auto-reload (ARR) preload.
1097:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
1098:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1099:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
1102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
1104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether auto-reload (ARR) preload is enabled.
1108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
1109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
1113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
1115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead
1119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (when supported) and the digital filters.
1120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       instance.
1123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
1124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ClockDivision This parameter can be one of the following values:
1126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
ARM GAS  /tmp/ccy1PAQI.s 			page 158


1127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
1132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
1134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by t
1138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         generators (when supported) and the digital filters.
1139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       instance.
1142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
1143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
1150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
1152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the counter value.
1156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_SetCounter
1157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF)
1159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
1162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->CNT, Counter);
1164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the counter value.
1168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_GetCounter
1169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF)
1171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
1173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CNT));
1175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the current direction of the counter
1179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetDirection
1180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
1183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
ARM GAS  /tmp/ccy1PAQI.s 			page 159


1184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
1186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the prescaler value.
1192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
1193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note The prescaler can be changed on the fly as this control register is buffered. The new
1194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       prescaler ratio is taken into account at the next update event.
1195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
1196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
1197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Prescaler between Min_Data=0 and Max_Data=65535
1199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
1202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->PSC, Prescaler);
1204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the prescaler value.
1208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
1209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
1211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
1213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->PSC));
1215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the auto-reload value.
1219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note The counter is blocked while the auto-reload value is null.
1220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
1221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
1222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  AutoReload between Min_Data=0 and Max_Data=65535
1224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
1227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->ARR, AutoReload);
1229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the auto-reload value.
1233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
1234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Auto-reload value
1236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
1238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->ARR));
1240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
ARM GAS  /tmp/ccy1PAQI.s 			page 160


1241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
1244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
1247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
1248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the trigger of the capture/compare DMA request.
1251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
1252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  DMAReqTrigger This parameter can be one of the following values:
1254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
1259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
1261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get actual trigger of the capture/compare DMA request.
1265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
1266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
1272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
1274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable capture/compare channels.
1278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
1279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
1280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
1281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_EnableChannel
1282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->CCER, Channels);
1293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable capture/compare channels.
1297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
ARM GAS  /tmp/ccy1PAQI.s 			page 161


1298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
1299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
1300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_DisableChannel
1301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->CCER, Channels);
1312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether channel(s) is(are) enabled.
1316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
1317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
1318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
1319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel
1320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
1331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
1335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
1338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
1339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Configure an output channel.
1342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
1343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
1344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
1345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
1346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
1347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
1348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
1349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
1350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
ARM GAS  /tmp/ccy1PAQI.s 			page 162


1355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
1357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
1358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configura
1361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
1365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
1366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****              (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
1367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Define the behavior of the output reference signal OCxREF from which
1371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         OCx and OCxN (when relevant) are derived.
1372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
1373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
1374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
1375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_SetMode
1376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Mode This parameter can be one of the following values:
1383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
1384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
1385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
1386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
1387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
1388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
1389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
1390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
1391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
1394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT
1398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the output compare mode of an output channel.
1402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
1403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
1404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
1405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_GetMode
1406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
ARM GAS  /tmp/ccy1PAQI.s 			page 163


1412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
1414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
1415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
1416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
1417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
1418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
1419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
1420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
1421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
1423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT
1427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the polarity of an output channel.
1431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
1432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
1433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
1434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_SetPolarity
1435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
1442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
1443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
1444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
1447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[i
1450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the polarity of an output channel.
1454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
1455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
1456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
1457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_GetPolarity
1458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
1466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
1467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
ARM GAS  /tmp/ccy1PAQI.s 			page 164


1469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChan
1472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable fast mode for the output channel.
1476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
1477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
1478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
1479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
1480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_EnableFast
1481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
1490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
1494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable fast mode for the output channel.
1499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
1500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
1501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
1502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_DisableFast
1503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
1512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
1516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether fast mode is enabled for the output channel.
1521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
1522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
1523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
1524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
1525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  /tmp/ccy1PAQI.s 			page 165


1526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
1534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
1538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
1539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
1543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
1544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
1545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
1546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload
1547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
1556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
1560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
1564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
1565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
1566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
1567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload
1568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
1577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
1581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 166


1583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channe
1585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
1586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
1587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
1588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
1589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
1598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
1602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
1603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable clearing the output channel on an external event.
1607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
1608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
1609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
1610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
1611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
1612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
1613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_EnableClear
1614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
1623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
1627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable clearing the output channel on an external event.
1631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
1632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
1633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
1634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
1635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
1636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_DisableClear
1637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
ARM GAS  /tmp/ccy1PAQI.s 			page 167


1640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
1646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
1650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates clearing the output channel on an external event is enabled for the output ch
1654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note This function enables clearing the output channel on an external event.
1655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
1656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
1657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
1658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
1659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
1660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
1661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
1662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
1671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
1675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
1676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set compare value for output channel 1 (TIMx_CCR1).
1680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
1681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
1682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
1683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
1685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
1688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->CCR1, CompareValue);
1690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set compare value for output channel 2 (TIMx_CCR2).
1694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
1695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
1696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
ARM GAS  /tmp/ccy1PAQI.s 			page 168


1697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
1699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
1702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->CCR2, CompareValue);
1704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set compare value for output channel 3 (TIMx_CCR3).
1708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
1709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel is supported by a timer instance.
1710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
1711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
1713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
1716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->CCR3, CompareValue);
1718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set compare value for output channel 4 (TIMx_CCR4).
1722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
1723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
1724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
1725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
1727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
1730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->CCR4, CompareValue);
1732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
1736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
1737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
1738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
1739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
1741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
1743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
1745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
1749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
1750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
1751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
1752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
ARM GAS  /tmp/ccy1PAQI.s 			page 169


1754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
1756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
1758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
1762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
1763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 3 is supported by a timer instance.
1764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
1765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
1767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
1769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
1771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
1775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
1776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
1777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
1778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
1780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
1782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
1784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
1788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
1791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
1792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Configure input channel.
1795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
1796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
1797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC1F          LL_TIM_IC_Config\n
1798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_Config\n
1799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
1800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_Config\n
1801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_Config\n
1802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
1803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_Config\n
1804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_Config\n
1805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
1806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_Config\n
1807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_IC_Config\n
1808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_Config\n
1809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_Config\n
1810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_Config\n
ARM GAS  /tmp/ccy1PAQI.s 			page 170


1811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_Config\n
1812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_Config\n
1813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_Config\n
1814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_Config
1815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
1822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_
1823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
1824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
1825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_I
1826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
1829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChanne
1833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****              ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))       
1834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****              << SHIFT_TAB_ICxx[iChannel]);
1835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
1836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****              (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
1837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the active input.
1841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
1842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
1843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
1844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
1845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ICActiveInput This parameter can be one of the following values:
1852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
1853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
1854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
1855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiv
1858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
1862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the current active input.
1866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
1867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
ARM GAS  /tmp/ccy1PAQI.s 			page 171


1868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
1869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
1870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1876:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1877:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
1878:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
1879:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
1880:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1881:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
1882:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1883:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1884:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1885:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
1886:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1887:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1888:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1889:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the prescaler of input channel.
1890:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
1891:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
1892:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
1893:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
1894:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1895:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1896:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1897:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1898:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1899:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1900:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ICPrescaler This parameter can be one of the following values:
1901:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1902:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1903:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1904:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1905:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1906:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1907:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescal
1908:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1909:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1910:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1911:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
1912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1913:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1914:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1915:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the current prescaler value acting on an  input channel.
1916:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
1917:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
1918:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
1919:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
1920:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1921:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1922:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1923:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1924:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
ARM GAS  /tmp/ccy1PAQI.s 			page 172


1925:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1926:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1927:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1928:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1929:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1930:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1931:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1932:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
1933:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1935:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1936:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iCha
1937:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1938:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1939:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1940:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the input filter duration.
1941:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
1942:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
1943:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
1944:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_SetFilter
1945:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1946:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1947:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1948:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1949:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1950:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1951:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ICFilter This parameter can be one of the following values:
1952:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
1953:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
1954:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
1955:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
1956:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
1957:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
1958:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
1959:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
1960:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
1961:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
1962:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
1963:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
1964:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
1965:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
1966:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
1967:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
1968:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1969:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1970:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
1971:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1972:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1973:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1974:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
1975:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1976:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1977:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1978:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the input filter duration.
1979:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
1980:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
1981:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
ARM GAS  /tmp/ccy1PAQI.s 			page 173


1982:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_GetFilter
1983:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1984:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1985:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1986:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1987:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1988:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1989:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
1991:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
1992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
1993:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
1994:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
1995:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
1996:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
1997:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
1998:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
1999:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
2000:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
2001:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
2002:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
2003:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
2004:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
2005:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
2006:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2007:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
2008:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2009:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2010:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2011:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
2012:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2013:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2014:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2015:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the input channel polarity.
2016:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
2017:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
2018:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
2019:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
2020:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
2021:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
2022:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
2023:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_SetPolarity
2024:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2025:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2026:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2027:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2028:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2029:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2030:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ICPolarity This parameter can be one of the following values:
2031:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
2032:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
2033:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
2034:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2035:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2036:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity
2037:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2038:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
ARM GAS  /tmp/ccy1PAQI.s 			page 174


2039:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
2040:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
2041:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2042:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2043:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2044:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the current input channel polarity.
2045:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
2046:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
2047:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
2048:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
2049:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
2050:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
2051:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
2052:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_GetPolarity
2053:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2054:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2055:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2056:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2057:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2058:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2059:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2060:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
2061:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
2062:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
2063:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2064:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
2065:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2066:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2067:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
2068:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****           SHIFT_TAB_CCxP[iChannel]);
2069:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2070:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2071:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2072:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
2073:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
2074:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance provides an XOR input.
2075:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
2076:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2077:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2078:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2079:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
2080:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2081:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
2082:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2083:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2084:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2085:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
2086:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
2087:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance provides an XOR input.
2088:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
2089:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2090:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2091:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2092:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
2093:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2094:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
2095:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
ARM GAS  /tmp/ccy1PAQI.s 			page 175


2096:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2097:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2098:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
2099:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
2100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * a timer instance provides an XOR input.
2101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
2102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
2106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
2108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get captured value for input channel 1.
2112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       input channel 1 is supported by a timer instance.
2114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
2115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
2119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
2121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get captured value for input channel 2.
2125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       input channel 2 is supported by a timer instance.
2127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
2128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
2132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
2134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get captured value for input channel 3.
2138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       input channel 3 is supported by a timer instance.
2140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
2141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
2145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
2147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get captured value for input channel 4.
2151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       input channel 4 is supported by a timer instance.
ARM GAS  /tmp/ccy1PAQI.s 			page 176


2153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
2154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
2158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
2160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
2167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable external clock mode 2.
2171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ET
2172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
2175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
2179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
2181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable external clock mode 2.
2185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
2188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
2192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
2194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether external clock mode 2 is enabled.
2198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
2201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
2205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
2207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
ARM GAS  /tmp/ccy1PAQI.s 			page 177


2210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the clock source of the counter clock.
2211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note when selected clock source is external clock mode 1, the timer input
2212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
2213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       function. This timer input must be configured by calling
2214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       the @ref LL_TIM_IC_Config() function.
2215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
2216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode1.
2217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
2220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         SMCR         ECE           LL_TIM_SetClockSource
2221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ClockSource This parameter can be one of the following values:
2223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
2224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
2225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
2226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
2229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
2231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the encoder interface mode.
2235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
2236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports the encoder mode.
2237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
2238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  EncoderMode This parameter can be one of the following values:
2240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
2241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
2242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
2243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
2246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
2248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
2255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the trigger output (TRGO) used for timer synchronization .
2259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
2260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance can operate as a master timer.
2261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
2262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TimerSynchronization This parameter can be one of the following values:
2264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_RESET
2265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENABLE
2266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_UPDATE
ARM GAS  /tmp/ccy1PAQI.s 			page 178


2267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_CC1IF
2268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC1REF
2269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC2REF
2270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC3REF
2271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC4REF
2272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
2275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
2277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the synchronization mode of a slave timer.
2281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
2284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  SlaveMode This parameter can be one of the following values:
2286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
2287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_RESET
2288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_GATED
2289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
2290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
2293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
2295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the selects the trigger input to be used to synchronize the counter.
2299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
2302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TriggerInput This parameter can be one of the following values:
2304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR0
2305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR1
2306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR2
2307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR3
2308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1F_ED
2309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1FP1
2310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI2FP2
2311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ETRF
2312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
2315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
2317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable the Master/Slave mode.
2321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
ARM GAS  /tmp/ccy1PAQI.s 			page 179


2324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
2328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
2330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable the Master/Slave mode.
2334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
2337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
2341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
2343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief Indicates whether the Master/Slave mode is enabled.
2347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * a timer instance can operate as a slave timer.
2349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
2350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
2354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
2356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Configure the external trigger (ETR) input.
2360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
2361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance provides an external trigger input.
2362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
2363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         SMCR         ETPS          LL_TIM_ConfigETR\n
2364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         SMCR         ETF           LL_TIM_ConfigETR
2365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ETRPolarity This parameter can be one of the following values:
2367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
2368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
2369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ETRPrescaler This parameter can be one of the following values:
2370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
2371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
2372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
2373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
2374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ETRFilter This parameter can be one of the following values:
2375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
2376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
2377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
2378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
2379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
2380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
ARM GAS  /tmp/ccy1PAQI.s 			page 180


2381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
2382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
2383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
2384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
2385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
2386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
2387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
2388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
2389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
2390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
2391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescale
2394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                       uint32_t ETRFilter)
2395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | 
2397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
2404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Configures the timer DMA burst feature.
2408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
2409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       not a timer instance supports the DMA burst mode.
2410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
2411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         DCR          DBA           LL_TIM_ConfigDMABurst
2412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  DMABurstBaseAddress This parameter can be one of the following values:
2414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
2415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
2416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
2417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
2418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
2419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
2420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
2421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
2422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
2423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
2424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
2425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
2426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
2427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
2428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
2429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
2430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR
2431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  DMABurstLength This parameter can be one of the following values:
2432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
2433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
2434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
2435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
2436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
2437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
ARM GAS  /tmp/ccy1PAQI.s 			page 181


2438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
2439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
2440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
2441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
2442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
2443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
2444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
2445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
2446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
2447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
2448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
2449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
2450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_
2453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
2455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
2462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Remap TIM inputs (input channel, internal/external triggers).
2466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
2467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a some timer inputs can be remapped.
2468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll TIM2_OR     ETR_RMP      LL_TIM_SetRemap\n
2469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM2_OR     TI4_RMP      LL_TIM_SetRemap\n
2470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM21_OR    ETR_RMP      LL_TIM_SetRemap\n
2471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM21_OR    TI1_RMP      LL_TIM_SetRemap\n
2472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM21_OR    TI2_RMP      LL_TIM_SetRemap\n
2473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM22_OR    ETR_RMP      LL_TIM_SetRemap\n
2474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM22_OR    TI1_RMP      LL_TIM_SetRemap\n
2475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM3_OR     ETR_RMP      LL_TIM_SetRemap\n
2476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM3_OR     TI1_RMP      LL_TIM_SetRemap\n
2477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM3_OR     TI2_RMP      LL_TIM_SetRemap\n
2478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM3_OR     TI4_RMP      LL_TIM_SetRemap
2479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Remap Remap params depends on the TIMx. Description available only
2481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         in CHM version of the User Manual (not in .pdf).
2482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         Otherwise see Reference Manual description of OR registers.
2483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         Below description summarizes "Timer Instance" and "Remap" param combinations:
2485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM2: any combination of ETR_RMP, TI4_RMP where
2487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values
2489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_GPIO
2490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_HSI   (*)
2491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_HSI48 (*)
2492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_LSE
2493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_COMP2
2494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_COMP1
ARM GAS  /tmp/ccy1PAQI.s 			page 182


2495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
2497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_GPIO
2498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1
2499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP2
2500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM3: any combination of the following values        (**)
2502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values    (**)
2504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETR_RMP_GPIO
2505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETR_RMP_HSI48DIV6
2506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI_RMP_TI1 can be one of the following values (**)
2508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI1_USB_SOF
2509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI1_GPIO
2510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI_RMP_TI2 can be one of the following values (**)
2512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI2_GPIO_DEF
2513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI2_GPIOB5_AF4
2514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI_RMP_TI4 can be one of the following values (**)
2516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI4_GPIO_DEF
2517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI4_GPIOC9_AF2
2518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM21: any combination of ETR_RMP, TI1_RMP, TI2_RMP where
2520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values
2522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_ETR_RMP_GPIO
2523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_ETR_RMP_COMP2
2524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_ETR_RMP_COMP1
2525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_ETR_RMP_LSE
2526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
2528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_GPIO
2529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_RTC_WK
2530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_HSE_RTC
2531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_MSI
2532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_LSE
2533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_LSI
2534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_COMP1
2535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_MCO
2536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
2538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI2_RMP_GPIO
2539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI2_RMP_COMP2
2540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM22: any combination of ETR_RMP, TI1_RMP where  (**)
2542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values (**)
2544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_ETR_RMP_GPIO
2545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_ETR_RMP_COMP2
2546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_ETR_RMP_COMP1
2547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_ETR_RMP_LSE
2548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values (**)
2550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_TI1_RMP_GPIO1
2551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_TI1_RMP_COMP2
ARM GAS  /tmp/ccy1PAQI.s 			page 183


2552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_TI1_RMP_COMP1
2553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_TI1_RMP_GPIO2
2554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (*) Value not defined in all devices. \n
2556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (*) Register not available in all devices.
2557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
2560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK));
2562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
2569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the update interrupt flag (UIF).
2573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
2574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
 1133              		.loc 11 2577 22 view .LVU274
 1134              	.LBB127:
2578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 1135              		.loc 11 2579 3 view .LVU275
 1136 005c 8023     		movs	r3, #128
 1137 005e DB05     		lsls	r3, r3, #23
 1138 0060 0222     		movs	r2, #2
 1139 0062 5242     		rsbs	r2, r2, #0
 1140 0064 1A61     		str	r2, [r3, #16]
 1141              	.LVL110:
 1142              		.loc 11 2579 3 is_stmt 0 view .LVU276
 1143              	.LBE127:
 1144              	.LBE126:
 103:Core/Src/main.c ****   count = 0; // Global variable for mony inserted and calculet time opening cover
 1145              		.loc 4 103 3 is_stmt 1 view .LVU277
 1146              	.LBB128:
 1147              	.LBI128:
2580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
2584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
2585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
2589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
2591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
ARM GAS  /tmp/ccy1PAQI.s 			page 184


2593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).
2595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
2596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
2600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
2602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 inte
2606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
2607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
2611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
2613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 2 interrupt flag (CC2F).
2617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
2618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
2622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
2624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 inte
2628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
2629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)
2633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
2635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 3 interrupt flag (CC3F).
2639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
2640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
2644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
2646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 inte
ARM GAS  /tmp/ccy1PAQI.s 			page 185


2650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
2651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)
2655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
2657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 4 interrupt flag (CC4F).
2661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
2662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
2666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
2668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 inte
2672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
2673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)
2677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
2679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the trigger interrupt flag (TIF).
2683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           TIF           LL_TIM_ClearFlag_TRIG
2684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)
2688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_TIF));
2690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).
2694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           TIF           LL_TIM_IsActiveFlag_TRIG
2695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)
2699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL);
2701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).
2705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC1OF         LL_TIM_ClearFlag_CC1OVR
2706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  /tmp/ccy1PAQI.s 			page 186


2707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)
2710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF));
2712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set
2716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (Capture/Compare 1 interrupt is pending).
2717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC1OF         LL_TIM_IsActiveFlag_CC1OVR
2718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)
2722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL);
2724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).
2728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC2OF         LL_TIM_ClearFlag_CC2OVR
2729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)
2733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF));
2735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set
2739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (Capture/Compare 2 over-capture interrupt is pending).
2740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC2OF         LL_TIM_IsActiveFlag_CC2OVR
2741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)
2745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL);
2747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).
2751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC3OF         LL_TIM_ClearFlag_CC3OVR
2752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)
2756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF));
2758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set
2762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (Capture/Compare 3 over-capture interrupt is pending).
2763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC3OF         LL_TIM_IsActiveFlag_CC3OVR
ARM GAS  /tmp/ccy1PAQI.s 			page 187


2764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)
2768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL);
2770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).
2774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC4OF         LL_TIM_ClearFlag_CC4OVR
2775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)
2779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF));
2781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set
2785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (Capture/Compare 4 over-capture interrupt is pending).
2786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC4OF         LL_TIM_IsActiveFlag_CC4OVR
2787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)
2791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL);
2793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_IT_Management IT-Management
2800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable update interrupt (UIE).
2804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
2805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
 1148              		.loc 11 2808 22 view .LVU278
 1149              	.LBB129:
2809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 1150              		.loc 11 2810 3 view .LVU279
 1151 0066 DA68     		ldr	r2, [r3, #12]
 1152 0068 2243     		orrs	r2, r4
 1153 006a DA60     		str	r2, [r3, #12]
 1154              	.LVL111:
 1155              		.loc 11 2810 3 is_stmt 0 view .LVU280
 1156              	.LBE129:
 1157              	.LBE128:
ARM GAS  /tmp/ccy1PAQI.s 			page 188


 104:Core/Src/main.c ****   /* USER CODE END 2 */
 1158              		.loc 4 104 3 is_stmt 1 view .LVU281
 104:Core/Src/main.c ****   /* USER CODE END 2 */
 1159              		.loc 4 104 9 is_stmt 0 view .LVU282
 1160 006c 1F4B     		ldr	r3, .L57+16
 1161 006e 0022     		movs	r2, #0
 1162 0070 1A80     		strh	r2, [r3]
 1163 0072 15E0     		b	.L52
 1164              	.L50:
 118:Core/Src/main.c ****       {
 1165              		.loc 4 118 5 is_stmt 1 view .LVU283
 118:Core/Src/main.c ****       {
 1166              		.loc 4 118 9 is_stmt 0 view .LVU284
 1167 0074 1E4B     		ldr	r3, .L57+20
 1168 0076 1B78     		ldrb	r3, [r3]
 118:Core/Src/main.c ****       {
 1169              		.loc 4 118 8 view .LVU285
 1170 0078 002B     		cmp	r3, #0
 1171 007a 29D1     		bne	.L56
 1172              	.L51:
 123:Core/Src/main.c ****       {
 1173              		.loc 4 123 5 is_stmt 1 view .LVU286
 1174              	.LVL112:
 1175              	.LBB130:
 1176              	.LBI130:
 932:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 1177              		.loc 11 932 26 view .LVU287
 1178              	.LBB131:
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 1179              		.loc 11 934 3 view .LVU288
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 1180              		.loc 11 934 12 is_stmt 0 view .LVU289
 1181 007c 8023     		movs	r3, #128
 1182 007e DB05     		lsls	r3, r3, #23
 1183 0080 1B68     		ldr	r3, [r3]
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 1184              		.loc 11 934 69 view .LVU290
 1185 0082 DB07     		lsls	r3, r3, #31
 1186 0084 0CD4     		bmi	.L52
 1187              	.LVL113:
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 1188              		.loc 11 934 69 view .LVU291
 1189              	.LBE131:
 1190              	.LBE130:
 125:Core/Src/main.c ****         LL_mDelay(250);
 1191              		.loc 4 125 9 is_stmt 1 view .LVU292
 1192              	.LBB132:
 1193              	.LBI132:
 876:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 877:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 878:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 879:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Toggle data value for several pin of dedicated port.
 880:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_TogglePin
 881:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 882:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 883:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 884:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
ARM GAS  /tmp/ccy1PAQI.s 			page 189


 885:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 886:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 887:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 888:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 889:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 890:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 891:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 892:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 893:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 894:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 895:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 896:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 897:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 898:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 899:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 900:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 901:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 902:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 1194              		.loc 2 902 22 view .LVU293
 1195              	.LBB133:
 903:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 904:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t odr = READ_REG(GPIOx->ODR);
 1196              		.loc 2 904 3 view .LVU294
 1197              		.loc 2 904 12 is_stmt 0 view .LVU295
 1198 0086 1749     		ldr	r1, .L57+8
 1199 0088 4869     		ldr	r0, [r1, #20]
 1200              	.LVL114:
 905:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 1201              		.loc 2 905 3 is_stmt 1 view .LVU296
 1202 008a 0304     		lsls	r3, r0, #16
 1203 008c 8022     		movs	r2, #128
 1204 008e 9202     		lsls	r2, r2, #10
 1205 0090 1340     		ands	r3, r2
 1206 0092 0222     		movs	r2, #2
 1207 0094 8243     		bics	r2, r0
 1208 0096 1343     		orrs	r3, r2
 1209 0098 8B61     		str	r3, [r1, #24]
 1210              	.LVL115:
 1211              		.loc 2 905 3 is_stmt 0 view .LVU297
 1212              	.LBE133:
 1213              	.LBE132:
 126:Core/Src/main.c ****       }  
 1214              		.loc 4 126 9 is_stmt 1 view .LVU298
 1215 009a FA20     		movs	r0, #250
 1216 009c FFF7FEFF 		bl	LL_mDelay
 1217              	.LVL116:
 1218              	.L52:
 109:Core/Src/main.c ****   {
 1219              		.loc 4 109 3 view .LVU299
 111:Core/Src/main.c ****       {
 1220              		.loc 4 111 5 view .LVU300
 1221              	.LBB134:
 1222              	.LBI134:
 932:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 1223              		.loc 11 932 26 view .LVU301
 1224              	.LBB135:
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
ARM GAS  /tmp/ccy1PAQI.s 			page 190


 1225              		.loc 11 934 3 view .LVU302
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 1226              		.loc 11 934 12 is_stmt 0 view .LVU303
 1227 00a0 8023     		movs	r3, #128
 1228 00a2 DB05     		lsls	r3, r3, #23
 1229 00a4 1B68     		ldr	r3, [r3]
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 1230              		.loc 11 934 69 view .LVU304
 1231 00a6 DB07     		lsls	r3, r3, #31
 1232 00a8 E4D4     		bmi	.L50
 1233              	.LVL117:
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 1234              		.loc 11 934 69 view .LVU305
 1235              	.LBE135:
 1236              	.LBE134:
 111:Core/Src/main.c ****       {
 1237              		.loc 4 111 52 view .LVU306
 1238 00aa 104B     		ldr	r3, .L57+16
 1239 00ac 1B88     		ldrh	r3, [r3]
 1240 00ae 9BB2     		uxth	r3, r3
 111:Core/Src/main.c ****       {
 1241              		.loc 4 111 42 view .LVU307
 1242 00b0 002B     		cmp	r3, #0
 1243 00b2 DFD0     		beq	.L50
 113:Core/Src/main.c ****         TIM2->ARR = 1000*60-1; // Loading in timer registr time 1 min
 1244              		.loc 4 113 9 is_stmt 1 view .LVU308
 1245              	.LVL118:
 1246              	.LBB136:
 1247              	.LBI136:
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 1248              		.loc 2 844 22 view .LVU309
 1249              	.LBB137:
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 1250              		.loc 2 846 3 view .LVU310
 1251 00b4 0B4B     		ldr	r3, .L57+8
 1252 00b6 0222     		movs	r2, #2
 1253 00b8 9A61     		str	r2, [r3, #24]
 1254              	.LVL119:
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 1255              		.loc 2 846 3 is_stmt 0 view .LVU311
 1256              	.LBE137:
 1257              	.LBE136:
 114:Core/Src/main.c ****         LL_TIM_EnableCounter(TIM2);
 1258              		.loc 4 114 9 is_stmt 1 view .LVU312
 114:Core/Src/main.c ****         LL_TIM_EnableCounter(TIM2);
 1259              		.loc 4 114 19 is_stmt 0 view .LVU313
 1260 00ba 8023     		movs	r3, #128
 1261 00bc DB05     		lsls	r3, r3, #23
 1262 00be 0D4A     		ldr	r2, .L57+24
 1263 00c0 DA62     		str	r2, [r3, #44]
 115:Core/Src/main.c ****         openCover(); 
 1264              		.loc 4 115 9 is_stmt 1 view .LVU314
 1265              	.LVL120:
 1266              	.LBB138:
 1267              	.LBI138:
 910:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 1268              		.loc 11 910 22 view .LVU315
ARM GAS  /tmp/ccy1PAQI.s 			page 191


 1269              	.LBB139:
 912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 1270              		.loc 11 912 3 view .LVU316
 1271 00c2 1A68     		ldr	r2, [r3]
 1272 00c4 0121     		movs	r1, #1
 1273 00c6 0A43     		orrs	r2, r1
 1274 00c8 1A60     		str	r2, [r3]
 1275              	.LVL121:
 912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 1276              		.loc 11 912 3 is_stmt 0 view .LVU317
 1277              	.LBE139:
 1278              	.LBE138:
 116:Core/Src/main.c ****       }
 1279              		.loc 4 116 9 is_stmt 1 view .LVU318
 1280 00ca FFF7FEFF 		bl	openCover
 1281              	.LVL122:
 1282 00ce D1E7     		b	.L50
 1283              	.L56:
 120:Core/Src/main.c ****         Cloasing_now = false;
 1284              		.loc 4 120 9 view .LVU319
 1285 00d0 FFF7FEFF 		bl	closeCover
 1286              	.LVL123:
 121:Core/Src/main.c ****       }
 1287              		.loc 4 121 9 view .LVU320
 121:Core/Src/main.c ****       }
 1288              		.loc 4 121 22 is_stmt 0 view .LVU321
 1289 00d4 064B     		ldr	r3, .L57+20
 1290 00d6 0022     		movs	r2, #0
 1291 00d8 1A70     		strb	r2, [r3]
 1292 00da CFE7     		b	.L51
 1293              	.L58:
 1294              		.align	2
 1295              	.L57:
 1296 00dc 00100240 		.word	1073876992
 1297 00e0 00ED00E0 		.word	-536810240
 1298 00e4 00040050 		.word	1342178304
 1299 00e8 00040140 		.word	1073808384
 1300 00ec 00000000 		.word	.LANCHOR2
 1301 00f0 00000000 		.word	.LANCHOR3
 1302 00f4 5FEA0000 		.word	59999
 1303              		.cfi_endproc
 1304              	.LFE580:
 1306              		.section	.text.Error_Handler,"ax",%progbits
 1307              		.align	1
 1308              		.global	Error_Handler
 1309              		.syntax unified
 1310              		.code	16
 1311              		.thumb_func
 1313              	Error_Handler:
 1314              	.LFB582:
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /* USER CODE END 4 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /**
 183:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
ARM GAS  /tmp/ccy1PAQI.s 			page 192


 184:Core/Src/main.c ****   * @retval None
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c **** void Error_Handler(void)
 187:Core/Src/main.c **** {
 1315              		.loc 4 187 1 is_stmt 1 view -0
 1316              		.cfi_startproc
 1317              		@ Volatile: function does not return.
 1318              		@ args = 0, pretend = 0, frame = 0
 1319              		@ frame_needed = 0, uses_anonymous_args = 0
 1320              		@ link register save eliminated.
 188:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 189:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 190:Core/Src/main.c ****   __disable_irq();
 1321              		.loc 4 190 3 view .LVU323
 1322              	.LBB140:
 1323              	.LBI140:
 1324              		.file 12 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  /tmp/ccy1PAQI.s 			page 193


  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccy1PAQI.s 			page 194


  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1325              		.loc 12 140 27 view .LVU324
 1326              	.LBB141:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1327              		.loc 12 142 3 view .LVU325
 1328              		.syntax divided
 1329              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1330 0000 72B6     		cpsid i
 1331              	@ 0 "" 2
 1332              		.thumb
 1333              		.syntax unified
 1334              	.L60:
 1335              	.LBE141:
 1336              	.LBE140:
ARM GAS  /tmp/ccy1PAQI.s 			page 195


 191:Core/Src/main.c ****   while (1)
 1337              		.loc 4 191 3 discriminator 1 view .LVU326
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****   }
 1338              		.loc 4 193 3 discriminator 1 view .LVU327
 191:Core/Src/main.c ****   while (1)
 1339              		.loc 4 191 9 discriminator 1 view .LVU328
 1340 0002 FEE7     		b	.L60
 1341              		.cfi_endproc
 1342              	.LFE582:
 1344              		.global	Cloasing_now
 1345              		.global	count
 1346              		.global	Steps
 1347              		.global	coverClosed
 1348              		.global	stepDelay
 1349              		.section	.bss.Cloasing_now,"aw",%nobits
 1350              		.set	.LANCHOR3,. + 0
 1353              	Cloasing_now:
 1354 0000 00       		.space	1
 1355              		.section	.bss.Steps,"aw",%nobits
 1356              		.align	2
 1357              		.set	.LANCHOR1,. + 0
 1360              	Steps:
 1361 0000 00000000 		.space	4
 1362              		.section	.bss.count,"aw",%nobits
 1363              		.align	1
 1364              		.set	.LANCHOR2,. + 0
 1367              	count:
 1368 0000 0000     		.space	2
 1369              		.section	.bss.coverClosed,"aw",%nobits
 1370              		.set	.LANCHOR0,. + 0
 1373              	coverClosed:
 1374 0000 00       		.space	1
 1375              		.section	.rodata.stepDelay,"a"
 1376              		.align	2
 1379              	stepDelay:
 1380 0000 03000000 		.word	3
 1381              		.text
 1382              	.Letext0:
 1383              		.file 13 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l031xx.h"
 1384              		.file 14 "/usr/local/arm-none-eabi/include/machine/_default_types.h"
 1385              		.file 15 "/usr/local/arm-none-eabi/include/sys/_stdint.h"
 1386              		.file 16 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_dma.h"
 1387              		.file 17 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_utils.h"
 1388              		.file 18 "Core/Inc/tim.h"
 1389              		.file 19 "Core/Inc/gpio.h"
ARM GAS  /tmp/ccy1PAQI.s 			page 196


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccy1PAQI.s:18     .text.digitalWrite:0000000000000000 $t
     /tmp/ccy1PAQI.s:24     .text.digitalWrite:0000000000000000 digitalWrite
     /tmp/ccy1PAQI.s:77     .text.Step:0000000000000000 $t
     /tmp/ccy1PAQI.s:83     .text.Step:0000000000000000 Step
     /tmp/ccy1PAQI.s:377    .text.isCoverCloseLimit:0000000000000000 $t
     /tmp/ccy1PAQI.s:383    .text.isCoverCloseLimit:0000000000000000 isCoverCloseLimit
     /tmp/ccy1PAQI.s:419    .text.openCover:0000000000000000 $t
     /tmp/ccy1PAQI.s:425    .text.openCover:0000000000000000 openCover
     /tmp/ccy1PAQI.s:499    .text.openCover:000000000000003c $d
     /tmp/ccy1PAQI.s:505    .text.closeCover:0000000000000000 $t
     /tmp/ccy1PAQI.s:511    .text.closeCover:0000000000000000 closeCover
     /tmp/ccy1PAQI.s:585    .text.closeCover:000000000000003c $d
     /tmp/ccy1PAQI.s:591    .text.initCover:0000000000000000 $t
     /tmp/ccy1PAQI.s:597    .text.initCover:0000000000000000 initCover
     /tmp/ccy1PAQI.s:701    .text.initCover:0000000000000058 $d
     /tmp/ccy1PAQI.s:708    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccy1PAQI.s:714    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccy1PAQI.s:968    .text.SystemClock_Config:00000000000000a8 $d
     /tmp/ccy1PAQI.s:981    .text.main:0000000000000000 $t
     /tmp/ccy1PAQI.s:987    .text.main:0000000000000000 main
     /tmp/ccy1PAQI.s:1296   .text.main:00000000000000dc $d
     /tmp/ccy1PAQI.s:1307   .text.Error_Handler:0000000000000000 $t
     /tmp/ccy1PAQI.s:1313   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccy1PAQI.s:1353   .bss.Cloasing_now:0000000000000000 Cloasing_now
     /tmp/ccy1PAQI.s:1367   .bss.count:0000000000000000 count
     /tmp/ccy1PAQI.s:1360   .bss.Steps:0000000000000000 Steps
     /tmp/ccy1PAQI.s:1373   .bss.coverClosed:0000000000000000 coverClosed
     /tmp/ccy1PAQI.s:1379   .rodata.stepDelay:0000000000000000 stepDelay
     /tmp/ccy1PAQI.s:1354   .bss.Cloasing_now:0000000000000000 $d
     /tmp/ccy1PAQI.s:1356   .bss.Steps:0000000000000000 $d
     /tmp/ccy1PAQI.s:1363   .bss.count:0000000000000000 $d
     /tmp/ccy1PAQI.s:1374   .bss.coverClosed:0000000000000000 $d
     /tmp/ccy1PAQI.s:1376   .rodata.stepDelay:0000000000000000 $d

UNDEFINED SYMBOLS
LL_mDelay
LL_Init1msTick
LL_SetSystemCoreClock
MX_GPIO_Init
MX_TIM2_Init
