###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX060)
#  Generated on:      Fri Jun  4 23:35:33 2021
#  Design:            fir_16tap
#  Command:           optDesign -preCTS -outDir reports/preCTSTimingReports
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   y[25] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 95.599
= Slack Time                   14.401
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  104.401 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  104.402 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  104.550 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  104.550 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  104.815 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  104.815 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  105.093 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  105.094 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  105.372 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  105.372 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  105.652 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  105.652 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  105.931 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  105.931 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  106.210 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  106.211 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  106.492 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  106.493 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  106.772 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  106.772 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  107.053 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  107.054 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  107.333 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  107.333 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  107.614 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  107.614 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  107.894 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  107.894 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  108.177 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  108.178 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  108.466 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  108.467 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  108.751 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.350 |  108.751 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.482 |  108.884 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.482 |  108.884 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.597 |  108.998 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.597 |  108.998 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  94.712 |  109.114 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  94.712 |  109.114 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  94.827 |  109.228 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  94.827 |  109.228 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  94.941 |  109.343 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  94.941 |  109.343 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.056 |  109.457 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.056 |  109.457 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.115 |  95.170 |  109.572 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.170 |  109.572 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.285 |  109.686 | 
     | add_0_root_add_0_root_add_94/U3/A2    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.000 |  95.285 |  109.686 | 
     | add_0_root_add_0_root_add_94/U3/ZN    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.114 |  95.399 |  109.800 | 
     | add_0_root_add_0_root_add_94/U4/B     |   v   | add_0_root_add_0_root_add_94/n3        | XOR2_X1   | 0.000 |  95.399 |  109.800 | 
     | add_0_root_add_0_root_add_94/U4/Z     |   v   | y[25]                                  | XOR2_X1   | 0.200 |  95.599 |  110.000 | 
     | y[25]                                 |   v   | y[25]                                  | fir_16tap | 0.000 |  95.599 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   y[26] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 95.504
= Slack Time                   14.496
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  104.496 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  104.496 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  104.644 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  104.644 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  104.909 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  104.909 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  105.188 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  105.188 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  105.466 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  105.466 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  105.746 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  105.747 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  106.025 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  106.025 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  106.305 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  106.305 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  106.587 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  106.587 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  106.866 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  106.867 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  107.148 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  107.148 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  107.427 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  107.427 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  107.708 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  107.709 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  107.988 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  107.988 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  108.272 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  108.272 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  108.560 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  108.561 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  108.846 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.350 |  108.846 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.482 |  108.978 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.482 |  108.978 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.597 |  109.093 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.597 |  109.093 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  94.712 |  109.208 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  94.712 |  109.208 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  94.827 |  109.322 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  94.827 |  109.323 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  94.941 |  109.437 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  94.941 |  109.437 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.056 |  109.551 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.056 |  109.551 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.115 |  95.170 |  109.666 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.170 |  109.666 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.285 |  109.780 | 
     | add_0_root_add_0_root_add_94/U3/A2    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.000 |  95.285 |  109.781 | 
     | add_0_root_add_0_root_add_94/U3/ZN    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.114 |  95.399 |  109.894 | 
     | add_0_root_add_0_root_add_94/U8/A2    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.000 |  95.399 |  109.895 | 
     | add_0_root_add_0_root_add_94/U8/ZN    |   v   | y[26]                                  | AND2_X1   | 0.105 |  95.504 |  110.000 | 
     | y[26]                                 |   v   | y[26]                                  | fir_16tap | 0.000 |  95.504 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   y[24] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 95.485
= Slack Time                   14.515
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  104.515 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  104.516 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  104.664 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  104.664 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  104.929 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  104.929 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  105.208 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  105.208 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  105.486 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  105.486 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  105.766 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  105.766 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  106.045 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  106.045 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  106.325 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  106.325 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  106.607 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  106.607 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  106.886 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  106.886 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  107.168 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  107.168 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  107.447 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  107.447 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  107.728 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  107.729 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  108.008 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  108.008 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  108.292 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  108.292 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  108.580 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  108.581 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  108.865 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.350 |  108.865 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.482 |  108.998 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.482 |  108.998 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.597 |  109.112 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.597 |  109.113 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  94.712 |  109.228 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  94.712 |  109.228 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  94.827 |  109.342 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  94.827 |  109.342 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  94.941 |  109.457 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  94.941 |  109.457 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.056 |  109.571 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.056 |  109.571 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.115 |  95.170 |  109.686 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.170 |  109.686 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.285 |  109.800 | 
     | add_0_root_add_0_root_add_94/U7/B     |   v   | add_0_root_add_0_root_add_94/n2        | XOR2_X1   | 0.000 |  95.285 |  109.800 | 
     | add_0_root_add_0_root_add_94/U7/Z     |   v   | y[24]                                  | XOR2_X1   | 0.199 |  95.485 |  110.000 | 
     | y[24]                                 |   v   | y[24]                                  | fir_16tap | 0.000 |  95.485 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   y[23] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 95.370
= Slack Time                   14.630
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  104.630 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  104.630 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  104.778 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  104.778 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  105.043 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  105.043 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  105.322 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  105.322 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  105.600 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  105.600 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  105.880 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  105.881 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  106.159 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  106.159 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  106.439 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  106.439 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  106.721 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  106.721 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  107.000 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  107.001 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  107.282 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  107.282 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  107.561 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  107.561 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  107.842 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  107.843 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  108.122 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  108.122 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  108.406 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  108.406 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  108.694 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  108.695 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  108.980 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.350 |  108.980 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.482 |  109.112 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.482 |  109.112 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.597 |  109.227 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.597 |  109.227 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  94.712 |  109.342 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  94.712 |  109.342 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  94.827 |  109.456 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  94.827 |  109.457 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  94.941 |  109.571 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  94.941 |  109.571 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.056 |  109.685 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.056 |  109.685 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.115 |  95.170 |  109.800 | 
     | add_0_root_add_0_root_add_94/U6/B     |   v   | add_0_root_add_0_root_add_94/n1        | XOR2_X1   | 0.000 |  95.170 |  109.800 | 
     | add_0_root_add_0_root_add_94/U6/Z     |   v   | y[23]                                  | XOR2_X1   | 0.200 |  95.370 |  110.000 | 
     | y[23]                                 |   v   | y[23]                                  | fir_16tap | 0.000 |  95.370 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   y[22] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 95.255
= Slack Time                   14.745
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  104.745 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  104.745 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  104.893 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  104.893 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  105.158 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  105.159 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  105.437 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  105.437 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  105.715 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  105.715 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  105.996 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  105.996 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  106.274 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  106.274 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  106.554 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  106.554 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  106.836 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  106.836 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  107.116 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  107.116 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  107.397 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  107.397 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  107.676 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  107.676 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  107.958 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  107.958 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  108.237 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  108.237 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  108.521 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  108.521 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  108.809 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  108.810 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  109.095 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.350 |  109.095 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.482 |  109.227 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.482 |  109.227 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.597 |  109.342 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.597 |  109.342 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  94.712 |  109.457 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  94.712 |  109.457 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  94.827 |  109.572 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  94.827 |  109.572 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  94.941 |  109.686 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  94.941 |  109.686 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.056 |  109.800 | 
     | add_0_root_add_0_root_add_94/U5/B     |   v   | add_0_root_add_0_root_add_94/n9        | XOR2_X1   | 0.000 |  95.056 |  109.800 | 
     | add_0_root_add_0_root_add_94/U5/Z     |   v   | y[22]                                  | XOR2_X1   | 0.200 |  95.255 |  110.000 | 
     | y[22]                                 |   v   | y[22]                                  | fir_16tap | 0.000 |  95.255 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   y[21] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 95.142
= Slack Time                   14.858
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  104.858 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  104.859 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  105.007 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  105.007 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  105.272 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  105.272 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  105.551 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  105.551 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  105.829 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  105.829 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  106.109 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  106.109 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  106.388 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  106.388 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  106.668 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  106.668 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  106.950 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  106.950 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  107.229 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  107.229 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  107.511 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  107.511 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  107.790 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  107.790 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  108.071 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  108.071 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  108.351 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  108.351 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  108.634 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  108.635 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  108.923 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  108.924 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  109.208 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.350 |  109.208 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.482 |  109.341 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.482 |  109.341 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.597 |  109.455 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.597 |  109.455 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  94.712 |  109.571 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  94.712 |  109.571 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  94.827 |  109.685 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  94.827 |  109.685 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  94.941 |  109.800 | 
     | add_0_root_add_0_root_add_94/U10/B    |   v   | add_0_root_add_0_root_add_94/n12       | XOR2_X1   | 0.000 |  94.941 |  109.800 | 
     | add_0_root_add_0_root_add_94/U10/Z    |   v   | y[21]                                  | XOR2_X1   | 0.200 |  95.142 |  110.000 | 
     | y[21]                                 |   v   | y[21]                                  | fir_16tap | 0.000 |  95.142 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   y[20] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 95.028
= Slack Time                   14.972
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  104.972 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  104.972 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  105.120 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  105.120 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  105.386 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  105.386 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  105.664 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  105.664 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  105.943 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  105.943 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  106.223 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  106.223 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  106.501 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  106.501 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  106.781 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  106.781 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  107.063 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  107.063 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  107.343 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  107.343 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  107.624 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  107.903 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  108.185 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  108.185 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  108.464 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  108.465 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  108.748 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  108.748 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  109.037 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  109.037 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  109.322 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.350 |  109.322 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.482 |  109.454 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.482 |  109.454 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.597 |  109.569 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.597 |  109.569 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  94.712 |  109.684 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  94.712 |  109.684 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  94.827 |  109.799 | 
     | add_0_root_add_0_root_add_94/U14/B    |   v   | add_0_root_add_0_root_add_94/n11       | XOR2_X1   | 0.000 |  94.827 |  109.799 | 
     | add_0_root_add_0_root_add_94/U14/Z    |   v   | y[20]                                  | XOR2_X1   | 0.201 |  95.028 |  110.000 | 
     | y[20]                                 |   v   | y[20]                                  | fir_16tap | 0.000 |  95.028 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   y[19] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 94.912
= Slack Time                   15.088
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  105.088 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  105.088 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  105.236 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  105.236 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  105.501 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  105.502 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  105.780 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  105.780 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  106.058 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  106.058 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  106.339 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  106.339 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  106.617 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  106.617 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  106.897 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  106.897 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  107.179 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  107.179 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  107.459 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  107.459 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  107.740 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  107.740 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  108.019 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  108.019 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  108.301 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  108.301 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  108.580 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  108.580 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  108.864 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  108.864 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  109.152 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  109.153 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  109.438 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.350 |  109.438 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.482 |  109.570 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.482 |  109.570 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.597 |  109.685 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.597 |  109.685 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  94.712 |  109.800 | 
     | add_0_root_add_0_root_add_94/U13/B    |   v   | add_0_root_add_0_root_add_94/n16       | XOR2_X1   | 0.000 |  94.712 |  109.800 | 
     | add_0_root_add_0_root_add_94/U13/Z    |   v   | y[19]                                  | XOR2_X1   | 0.200 |  94.912 |  110.000 | 
     | y[19]                                 |   v   | y[19]                                  | fir_16tap | 0.000 |  94.912 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   y[18] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 94.799
= Slack Time                   15.201
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  105.201 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  105.202 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  105.350 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  105.350 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  105.615 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  105.615 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  105.893 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  105.894 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  106.172 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  106.172 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  106.452 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  106.452 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  106.731 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  106.731 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  107.010 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  107.011 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  107.292 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  107.293 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  107.572 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  107.572 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  107.853 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  107.854 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  108.133 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  108.133 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  108.414 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  108.414 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  108.694 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  108.694 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  108.977 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  108.978 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  109.266 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  109.267 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  109.551 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.350 |  109.551 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.482 |  109.684 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.482 |  109.684 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.115 |  94.597 |  109.798 | 
     | add_0_root_add_0_root_add_94/U17/B    |   v   | add_0_root_add_0_root_add_94/n15       | XOR2_X1   | 0.000 |  94.597 |  109.798 | 
     | add_0_root_add_0_root_add_94/U17/Z    |   v   | y[18]                                  | XOR2_X1   | 0.201 |  94.799 |  110.000 | 
     | y[18]                                 |   v   | y[18]                                  | fir_16tap | 0.000 |  94.799 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   y[17] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 94.682
= Slack Time                   15.318
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  105.318 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  105.318 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  105.466 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  105.466 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  105.732 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  105.732 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  106.010 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  106.010 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  106.289 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  106.289 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  106.569 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  106.569 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  106.847 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  106.847 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  107.127 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  107.127 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  107.409 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  107.409 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  107.689 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  107.689 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  107.970 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  107.970 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  108.249 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  108.250 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  108.531 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  108.531 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  108.810 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  108.811 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  109.094 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  109.094 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  109.383 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  109.383 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  109.668 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.350 |  109.668 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.482 |  109.800 | 
     | add_0_root_add_0_root_add_94/U18/B    |   v   | add_0_root_add_0_root_add_94/n19       | XOR2_X1   | 0.000 |  94.482 |  109.800 | 
     | add_0_root_add_0_root_add_94/U18/Z    |   v   | y[17]                                  | XOR2_X1   | 0.200 |  94.682 |  110.000 | 
     | y[17]                                 |   v   | y[17]                                  | fir_16tap | 0.000 |  94.682 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   y[16] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 94.567
= Slack Time                   15.433
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  105.433 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  105.434 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  105.582 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  105.582 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  105.847 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  105.847 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  106.125 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  106.125 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  106.404 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  106.404 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  106.684 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  106.684 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  106.962 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  106.963 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  107.242 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  107.243 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  107.524 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  107.525 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  107.804 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  107.804 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  108.085 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  108.086 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  108.365 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  108.365 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  108.646 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  108.646 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  108.926 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  108.926 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  109.209 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  109.210 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  109.498 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  109.498 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.350 |  109.783 | 
     | add_0_root_add_0_root_add_94/U20/B    |   v   | add_0_root_add_0_root_add_94/carry[16] | XOR2_X1   | 0.000 |  94.350 |  109.783 | 
     | add_0_root_add_0_root_add_94/U20/Z    |   v   | y[16]                                  | XOR2_X1   | 0.217 |  94.567 |  110.000 | 
     | y[16]                                 |   v   | y[16]                                  | fir_16tap | 0.000 |  94.567 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   y[15] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 94.478
= Slack Time                   15.522
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  105.522 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  105.522 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  105.670 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  105.671 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  105.936 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  105.936 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  106.214 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  106.214 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  106.493 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  106.493 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  106.773 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  106.773 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  107.051 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  107.051 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  107.331 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  107.331 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  107.613 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  107.613 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  107.893 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  107.893 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  108.174 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  108.174 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  108.454 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  108.454 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  108.735 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  108.735 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  109.015 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  109.015 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  109.298 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  109.299 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.065 |  109.587 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.001 |  94.065 |  109.587 | 
     | add_0_root_add_0_root_add_94/U1_15/S  |   ^   | y[15]                                  | FA_X1     | 0.413 |  94.478 |  110.000 | 
     | y[15]                                 |   ^   | y[15]                                  | fir_16tap | 0.000 |  94.478 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   y[14] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 94.203
= Slack Time                   15.797
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  105.797 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  105.797 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  105.945 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  105.945 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  106.210 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  106.210 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  106.489 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  106.489 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  106.767 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  106.767 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  107.047 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  107.048 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  107.326 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  107.326 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  107.606 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  107.606 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  107.888 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  107.888 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  108.167 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  108.168 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  108.449 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  108.449 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  108.728 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  108.728 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  109.009 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  109.010 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  109.289 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  109.289 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.283 |  93.776 |  109.573 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  93.777 |  109.573 | 
     | add_0_root_add_0_root_add_94/U1_14/S  |   ^   | y[14]                                  | FA_X1     | 0.426 |  94.203 |  110.000 | 
     | y[14]                                 |   ^   | y[14]                                  | fir_16tap | 0.000 |  94.203 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   y[13] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 93.925
= Slack Time                   16.075
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  106.075 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  106.075 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  106.223 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  106.223 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  106.488 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  106.489 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  106.767 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  106.767 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  107.045 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  107.045 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  107.326 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  107.326 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  107.604 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  107.604 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  107.884 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  107.884 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  108.166 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  108.166 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  108.446 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  108.446 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  108.727 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  108.727 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  109.006 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  109.006 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  109.287 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  109.288 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.493 |  109.567 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.493 |  109.567 | 
     | add_0_root_add_0_root_add_94/U1_13/S  |   ^   | y[13]                                  | FA_X1     | 0.432 |  93.925 |  109.999 | 
     | y[13]                                 |   ^   | y[13]                                  | fir_16tap | 0.001 |  93.925 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   y[12] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 93.645
= Slack Time                   16.355
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  106.355 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  106.355 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  106.503 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  106.503 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  106.769 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  106.769 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  107.047 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  107.047 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  107.325 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  107.326 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  107.606 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  107.606 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  107.884 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  107.884 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  108.164 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  108.164 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  108.446 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  108.446 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  108.726 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  108.726 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  109.007 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  109.007 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  109.286 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  109.286 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.281 |  93.213 |  109.568 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.213 |  109.568 | 
     | add_0_root_add_0_root_add_94/U1_12/S  |   ^   | y[12]                                  | FA_X1     | 0.431 |  93.644 |  109.999 | 
     | y[12]                                 |   ^   | y[12]                                  | fir_16tap | 0.001 |  93.645 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   y[11] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 93.370
= Slack Time                   16.630
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  106.630 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  106.631 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  106.779 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  106.779 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  107.044 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  107.044 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  107.322 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  107.322 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  107.601 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  107.601 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  107.881 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  107.881 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  108.159 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  108.160 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  108.439 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  108.440 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  108.721 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  108.722 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  109.001 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  109.001 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  109.282 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  109.283 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.279 |  92.932 |  109.562 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  92.932 |  109.562 | 
     | add_0_root_add_0_root_add_94/U1_11/S  |   ^   | y[11]                                  | FA_X1     | 0.437 |  93.369 |  109.999 | 
     | y[11]                                 |   ^   | y[11]                                  | fir_16tap | 0.001 |  93.370 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   y[10] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 93.094
= Slack Time                   16.906
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.000 |  106.906 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.000 |  106.907 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.148 |  107.055 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.149 |  107.055 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.265 |  90.414 |  107.320 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.414 |  107.320 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  90.692 |  107.598 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  90.692 |  107.599 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.278 |  90.971 |  107.877 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  90.971 |  107.877 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.280 |  91.251 |  108.157 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.251 |  108.157 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.529 |  108.436 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.529 |  108.436 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  91.809 |  108.715 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  91.809 |  108.716 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.282 |  92.091 |  108.997 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.091 |  108.998 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.371 |  109.277 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.371 |  109.277 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.281 |  92.652 |  109.558 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.652 |  109.559 | 
     | add_0_root_add_0_root_add_94/U1_10/S  |   ^   | y[10]                                  | FA_X1     | 0.440 |  93.093 |  109.999 | 
     | y[10]                                 |   ^   | y[10]                                  | fir_16tap | 0.001 |  93.094 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   y[9] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 92.815
= Slack Time                   17.185
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.000 |  107.185 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.000 |  107.185 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.148 |  107.333 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.149 |  107.333 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.414 |  107.599 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.414 |  107.599 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  90.692 |  107.877 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  90.692 |  107.877 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  90.971 |  108.155 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  90.971 |  108.156 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.280 |  91.251 |  108.436 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.251 |  108.436 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.529 |  108.714 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.529 |  108.714 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  91.809 |  108.994 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  91.809 |  108.994 | 
     | add_0_root_add_0_root_add_94/U1_7/CO |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.282 |  92.091 |  109.276 | 
     | add_0_root_add_0_root_add_94/U1_8/CI |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.000 |  92.091 |  109.276 | 
     | add_0_root_add_0_root_add_94/U1_8/CO |   v   | add_0_root_add_0_root_add_94/carry[9] | FA_X1     | 0.279 |  92.371 |  109.556 | 
     | add_0_root_add_0_root_add_94/U1_9/CI |   v   | add_0_root_add_0_root_add_94/carry[9] | FA_X1     | 0.000 |  92.371 |  109.556 | 
     | add_0_root_add_0_root_add_94/U1_9/S  |   ^   | y[9]                                  | FA_X1     | 0.443 |  92.814 |  109.999 | 
     | y[9]                                 |   ^   | y[9]                                  | fir_16tap | 0.001 |  92.815 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   y[8] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 92.526
= Slack Time                   17.474
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.000 |  107.474 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.000 |  107.474 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.148 |  107.623 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.149 |  107.623 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.414 |  107.888 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.414 |  107.888 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  90.692 |  108.166 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  90.692 |  108.166 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  90.971 |  108.445 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  90.971 |  108.445 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.280 |  91.251 |  108.725 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.251 |  108.725 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.529 |  109.003 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.529 |  109.003 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  91.809 |  109.283 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  91.809 |  109.283 | 
     | add_0_root_add_0_root_add_94/U1_7/CO |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.282 |  92.091 |  109.565 | 
     | add_0_root_add_0_root_add_94/U1_8/CI |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.000 |  92.091 |  109.565 | 
     | add_0_root_add_0_root_add_94/U1_8/S  |   ^   | y[8]                                  | FA_X1     | 0.434 |  92.525 |  109.999 | 
     | y[8]                                 |   ^   | y[8]                                  | fir_16tap | 0.001 |  92.526 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   y[7] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 92.261
= Slack Time                   17.739
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.000 |  107.739 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.000 |  107.739 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.148 |  107.888 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.149 |  107.888 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.414 |  108.153 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.414 |  108.153 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  90.692 |  108.431 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  90.692 |  108.431 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  90.971 |  108.710 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  90.971 |  108.710 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.280 |  91.251 |  108.990 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.251 |  108.990 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.529 |  109.268 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.529 |  109.268 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  91.809 |  109.548 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  91.809 |  109.548 | 
     | add_0_root_add_0_root_add_94/U1_7/S  |   ^   | y[7]                                  | FA_X1     | 0.450 |  92.260 |  109.999 | 
     | y[7]                                 |   ^   | y[7]                                  | fir_16tap | 0.001 |  92.261 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   y[6] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 91.984
= Slack Time                   18.016
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.000 |  108.016 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.000 |  108.017 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.148 |  108.165 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.149 |  108.165 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.414 |  108.430 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.414 |  108.430 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  90.692 |  108.709 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  90.692 |  108.709 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  90.971 |  108.987 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  90.971 |  108.987 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.280 |  91.251 |  109.267 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.251 |  109.267 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.529 |  109.546 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.529 |  109.546 | 
     | add_0_root_add_0_root_add_94/U1_6/S  |   ^   | y[6]                                  | FA_X1     | 0.453 |  91.983 |  109.999 | 
     | y[6]                                 |   ^   | y[6]                                  | fir_16tap | 0.001 |  91.984 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   y[5] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 91.702
= Slack Time                   18.298
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.000 |  108.298 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.000 |  108.298 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.148 |  108.446 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.149 |  108.446 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.414 |  108.711 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.414 |  108.711 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  90.692 |  108.990 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  90.692 |  108.990 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  90.971 |  109.268 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  90.971 |  109.268 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.280 |  91.251 |  109.548 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.251 |  109.549 | 
     | add_0_root_add_0_root_add_94/U1_5/S  |   ^   | y[5]                                  | FA_X1     | 0.450 |  91.701 |  109.998 | 
     | y[5]                                 |   ^   | y[5]                                  | fir_16tap | 0.002 |  91.702 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   y[4] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 91.415
= Slack Time                   18.585
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.000 |  108.585 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.000 |  108.586 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.148 |  108.734 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.149 |  108.734 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.414 |  108.999 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.414 |  108.999 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  90.692 |  109.278 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  90.692 |  109.278 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.278 |  90.971 |  109.556 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  90.971 |  109.556 | 
     | add_0_root_add_0_root_add_94/U1_4/S  |   ^   | y[4]                                  | FA_X1     | 0.442 |  91.413 |  109.999 | 
     | y[4]                                 |   ^   | y[4]                                  | fir_16tap | 0.001 |  91.415 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   y[3] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 91.156
= Slack Time                   18.844
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.000 |  108.844 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.000 |  108.845 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.148 |  108.993 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.149 |  108.993 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.414 |  109.258 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.414 |  109.258 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  90.692 |  109.537 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  90.692 |  109.537 | 
     | add_0_root_add_0_root_add_94/U1_3/S  |   ^   | y[3]                                  | FA_X1     | 0.462 |  91.154 |  109.999 | 
     | y[3]                                 |   ^   | y[3]                                  | fir_16tap | 0.001 |  91.156 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   y[2] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 90.874
= Slack Time                   19.126
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.000 |  109.126 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.000 |  109.126 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.148 |  109.274 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.149 |  109.274 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.265 |  90.414 |  109.540 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.414 |  109.540 | 
     | add_0_root_add_0_root_add_94/U1_2/S  |   ^   | y[2]                                  | FA_X1     | 0.458 |  90.872 |  109.998 | 
     | y[2]                                 |   ^   | y[2]                                  | fir_16tap | 0.002 |  90.874 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   y[1] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 90.601
= Slack Time                   19.399
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                             |           |       |  90.000 |  109.399 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                             | AND2_X1   | 0.000 |  90.000 |  109.400 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21 | AND2_X1   | 0.148 |  90.148 |  109.548 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21 | FA_X1     | 0.000 |  90.149 |  109.548 | 
     | add_0_root_add_0_root_add_94/U1_1/S  |   ^   | y[1]                             | FA_X1     | 0.449 |  90.598 |  109.997 | 
     | y[1]                                 |   ^   | y[1]                             | fir_16tap | 0.003 |  90.601 |  110.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   y[0] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
= Required Time               110.000
- Arrival Time                 90.345
= Slack Time                   19.655
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     +---------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                    |       |       |           |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | x[0]                               |   ^   | x[0]  |           |       |  90.000 |  109.655 | 
     | add_0_root_add_0_root_add_94/U22/A |   ^   | x[0]  | XOR2_X1   | 0.000 |  90.000 |  109.655 | 
     | add_0_root_add_0_root_add_94/U22/Z |   ^   | y[0]  | XOR2_X1   | 0.344 |  90.344 |  109.998 | 
     | y[0]                               |   ^   | y[0]  | fir_16tap | 0.002 |  90.345 |  110.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin q1/q_reg_15_/CK 
Endpoint:   q1/q_reg_15_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[15]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.002
= Slack Time                  109.799
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[15]          |   v   | x[15] |         |       |  90.000 |  199.798 | 
     | q1/q_reg_15_/D |   v   | x[15] | DFFR_X1 | 0.002 |  90.002 |  199.801 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 | -109.799 | 
     | q1/q_reg_15_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.799 | 
     +------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin q1/q_reg_14_/CK 
Endpoint:   q1/q_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[14]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.002
= Slack Time                  109.799
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[14]          |   v   | x[14] |         |       |  90.000 |  199.799 | 
     | q1/q_reg_14_/D |   v   | x[14] | DFFR_X1 | 0.002 |  90.002 |  199.801 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 | -109.799 | 
     | q1/q_reg_14_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.799 | 
     +------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin q1/q_reg_6_/CK 
Endpoint:   q1/q_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[6]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.799
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[6]          |   v   | x[6]  |         |       |  90.000 |  199.799 | 
     | q1/q_reg_6_/D |   v   | x[6]  | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.799 | 
     | q1/q_reg_6_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.799 | 
     +-----------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin q1/q_reg_12_/CK 
Endpoint:   q1/q_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[12]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.799
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[12]          |   v   | x[12] |         |       |  90.000 |  199.799 | 
     | q1/q_reg_12_/D |   v   | x[12] | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 | -109.799 | 
     | q1/q_reg_12_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.799 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin q1/q_reg_13_/CK 
Endpoint:   q1/q_reg_13_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[13]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.799
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[13]          |   v   | x[13] |         |       |  90.000 |  199.799 | 
     | q1/q_reg_13_/D |   v   | x[13] | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 | -109.799 | 
     | q1/q_reg_13_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.799 | 
     +------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin q1/q_reg_11_/CK 
Endpoint:   q1/q_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[11]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.799
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[11]          |   v   | x[11] |         |       |  90.000 |  199.799 | 
     | q1/q_reg_11_/D |   v   | x[11] | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 | -109.799 | 
     | q1/q_reg_11_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.799 | 
     +------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin q1/q_reg_10_/CK 
Endpoint:   q1/q_reg_10_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[10]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.799
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[10]          |   v   | x[10] |         |       |  90.000 |  199.799 | 
     | q1/q_reg_10_/D |   v   | x[10] | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 | -109.799 | 
     | q1/q_reg_10_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.799 | 
     +------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin q1/q_reg_9_/CK 
Endpoint:   q1/q_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[9]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.800
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[9]          |   v   | x[9]  |         |       |  90.000 |  199.800 | 
     | q1/q_reg_9_/D |   v   | x[9]  | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.800 | 
     | q1/q_reg_9_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.800 | 
     +-----------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin q1/q_reg_8_/CK 
Endpoint:   q1/q_reg_8_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[8]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.800
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[8]          |   v   | x[8]  |         |       |  90.000 |  199.800 | 
     | q1/q_reg_8_/D |   v   | x[8]  | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.800 | 
     | q1/q_reg_8_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.800 | 
     +-----------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin q1/q_reg_7_/CK 
Endpoint:   q1/q_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[7]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.800
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[7]          |   v   | x[7]  |         |       |  90.000 |  199.800 | 
     | q1/q_reg_7_/D |   v   | x[7]  | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.800 | 
     | q1/q_reg_7_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.800 | 
     +-----------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin q1/q_reg_2_/CK 
Endpoint:   q1/q_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[2]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.800
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[2]          |   v   | x[2]  |         |       |  90.000 |  199.800 | 
     | q1/q_reg_2_/D |   v   | x[2]  | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.800 | 
     | q1/q_reg_2_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.800 | 
     +-----------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin q1/q_reg_1_/CK 
Endpoint:   q1/q_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[1]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.800
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[1]          |   v   | x[1]  |         |       |  90.000 |  199.800 | 
     | q1/q_reg_1_/D |   v   | x[1]  | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.800 | 
     | q1/q_reg_1_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.800 | 
     +-----------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin q1/q_reg_4_/CK 
Endpoint:   q1/q_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[4]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.800
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[4]          |   v   | x[4]  |         |       |  90.000 |  199.800 | 
     | q1/q_reg_4_/D |   v   | x[4]  | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.800 | 
     | q1/q_reg_4_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.800 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin q1/q_reg_5_/CK 
Endpoint:   q1/q_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[5]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.001
= Slack Time                  109.800
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[5]          |   v   | x[5]  |         |       |  90.000 |  199.800 | 
     | q1/q_reg_5_/D |   v   | x[5]  | DFFR_X1 | 0.001 |  90.001 |  199.801 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.800 | 
     | q1/q_reg_5_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.800 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin q1/q_reg_0_/CK 
Endpoint:   q1/q_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[0]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.000
= Slack Time                  109.800
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[0]          |   v   | x[0]  |         |       |  90.000 |  199.800 | 
     | q1/q_reg_0_/D |   v   | x[0]  | DFFR_X1 | 0.000 |  90.000 |  199.801 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.800 | 
     | q1/q_reg_0_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.800 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin q1/q_reg_3_/CK 
Endpoint:   q1/q_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[3]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                 200.000
= Required Time               199.801
- Arrival Time                 90.000
= Slack Time                  109.800
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[3]          |   v   | x[3]  |         |       |  90.000 |  199.800 | 
     | q1/q_reg_3_/D |   v   | x[3]  | DFFR_X1 | 0.000 |  90.000 |  199.801 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.800 | 
     | q1/q_reg_3_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.800 | 
     +-----------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin q15/q_reg_0_/CK 
Endpoint:   q15/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Recovery                     -0.163
+ Phase Shift                 200.000
= Required Time               200.163
- Arrival Time                 90.171
= Slack Time                  109.992
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.000 |  199.992 | 
     | q15/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.171 |  90.171 |  200.163 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 | -109.992 | 
     | q15/q_reg_0_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.992 | 
     +------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin q8/q_reg_1_/CK 
Endpoint:   q8/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Recovery                     -0.163
+ Phase Shift                 200.000
= Required Time               200.163
- Arrival Time                 90.171
= Slack Time                  109.992
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.000 |  199.992 | 
     | q8/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.171 |  90.171 |  200.163 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.992 | 
     | q8/q_reg_1_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.992 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin q8/q_reg_2_/CK 
Endpoint:   q8/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Recovery                     -0.163
+ Phase Shift                 200.000
= Required Time               200.163
- Arrival Time                 90.171
= Slack Time                  109.992
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.000 |  199.992 | 
     | q8/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.171 |  90.171 |  200.163 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.992 | 
     | q8/q_reg_2_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.992 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin q15/q_reg_1_/CK 
Endpoint:   q15/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Recovery                     -0.163
+ Phase Shift                 200.000
= Required Time               200.163
- Arrival Time                 90.171
= Slack Time                  109.992
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.000 |  199.992 | 
     | q15/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.171 |  90.171 |  200.163 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 | -109.992 | 
     | q15/q_reg_1_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.992 | 
     +------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin q8/q_reg_3_/CK 
Endpoint:   q8/q_reg_3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Recovery                     -0.163
+ Phase Shift                 200.000
= Required Time               200.163
- Arrival Time                 90.171
= Slack Time                  109.992
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.000 |  199.992 | 
     | q8/q_reg_3_/RN |   ^   | reset | DFFR_X1 | 0.171 |  90.171 |  200.163 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.992 | 
     | q8/q_reg_3_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.992 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin q15/q_reg_2_/CK 
Endpoint:   q15/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Recovery                     -0.163
+ Phase Shift                 200.000
= Required Time               200.163
- Arrival Time                 90.171
= Slack Time                  109.993
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.000 |  199.993 | 
     | q15/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.171 |  90.171 |  200.163 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 | -109.993 | 
     | q15/q_reg_2_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.993 | 
     +------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin q8/q_reg_4_/CK 
Endpoint:   q8/q_reg_4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Recovery                     -0.163
+ Phase Shift                 200.000
= Required Time               200.163
- Arrival Time                 90.171
= Slack Time                  109.993
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     = Beginpoint Arrival Time           90.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.000 |  199.993 | 
     | q8/q_reg_4_/RN |   ^   | reset | DFFR_X1 | 0.171 |  90.171 |  200.163 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | clk            |   ^   | clk   |         |       |   0.000 | -109.993 | 
     | q8/q_reg_4_/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 | -109.993 | 
     +-----------------------------------------------------------------------+ 

