{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 20:54:32 2023 " "Info: Processing started: Thu Nov 09 20:54:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 144 -24 144 160 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read " "Info: Assuming node \"read\" is an undefined clock" {  } { { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 256 -24 144 272 "read" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "write " "Info: Assuming node \"write\" is an undefined clock" {  } { { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 272 -24 144 288 "write" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "write" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "BUFFER:inst7\|inst " "Info: Detected gated clock \"BUFFER:inst7\|inst\" as buffer" {  } { { "BUFFER.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/BUFFER.bdf" { { 160 264 328 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUFFER:inst7\|inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory ROM:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_c341:auto_generated\|ram_block1a7~porta_address_reg0 memory RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg1 65.36 MHz 15.3 ns Internal " "Info: Clock \"clk\" has Internal fmax of 65.36 MHz between source memory \"ROM:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_c341:auto_generated\|ram_block1a7~porta_address_reg0\" and destination memory \"RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg1\" (period= 15.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.078 ns + Longest memory memory " "Info: + Longest memory to memory delay is 7.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_c341:auto_generated\|ram_block1a7~porta_address_reg0 1 MEM M4K_X13_Y11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y11; Fanout = 8; MEM Node = 'ROM:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_c341:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c341.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_c341.tdf" 167 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.314 ns) 3.314 ns ROM:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_c341:auto_generated\|q_a\[6\] 2 MEM M4K_X13_Y11 2 " "Info: 2: + IC(0.000 ns) + CELL(3.314 ns) = 3.314 ns; Loc. = M4K_X13_Y11; Fanout = 2; MEM Node = 'ROM:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_c341:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_c341.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_c341.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.088 ns) 4.496 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[6\]~11 3 COMB LC_X5_Y11_N1 2 " "Info: 3: + IC(1.094 ns) + CELL(0.088 ns) = 4.496 ns; Loc. = LC_X5_Y11_N1; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[6\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|q_a[6] RAM:inst1|lpm_ram_io:inst|datatri[6]~11 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.088 ns) 5.508 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[6\]~12 4 COMB LC_X6_Y10_N8 2 " "Info: 4: + IC(0.924 ns) + CELL(0.088 ns) = 5.508 ns; Loc. = LC_X6_Y10_N8; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[6\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { RAM:inst1|lpm_ram_io:inst|datatri[6]~11 RAM:inst1|lpm_ram_io:inst|datatri[6]~12 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.274 ns) 7.078 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg1 5 MEM M4K_X13_Y10 1 " "Info: 5: + IC(1.296 ns) + CELL(0.274 ns) = 7.078 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { RAM:inst1|lpm_ram_io:inst|datatri[6]~12 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.764 ns ( 53.18 % ) " "Info: Total cell delay = 3.764 ns ( 53.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.314 ns ( 46.82 % ) " "Info: Total interconnect delay = 3.314 ns ( 46.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.078 ns" { ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|q_a[6] RAM:inst1|lpm_ram_io:inst|datatri[6]~11 RAM:inst1|lpm_ram_io:inst|datatri[6]~12 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.078 ns" { ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 {} ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|q_a[6] {} RAM:inst1|lpm_ram_io:inst|datatri[6]~11 {} RAM:inst1|lpm_ram_io:inst|datatri[6]~12 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.094ns 0.924ns 1.296ns } { 0.000ns 3.314ns 0.088ns 0.088ns 0.274ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.148 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_10 36 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 36; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 144 -24 144 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.556 ns) 2.148 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg1 2 MEM M4K_X13_Y10 1 " "Info: 2: + IC(0.462 ns) + CELL(0.556 ns) = 2.148 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 78.49 % ) " "Info: Total cell delay = 1.686 ns ( 78.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.51 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.148 ns" { clk {} clk~out0 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.148 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_10 36 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 36; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 144 -24 144 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.556 ns) 2.148 ns ROM:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_c341:auto_generated\|ram_block1a7~porta_address_reg0 2 MEM M4K_X13_Y11 8 " "Info: 2: + IC(0.462 ns) + CELL(0.556 ns) = 2.148 ns; Loc. = M4K_X13_Y11; Fanout = 8; MEM Node = 'ROM:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_c341:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { clk ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c341.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_c341.tdf" 167 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 78.49 % ) " "Info: Total cell delay = 1.686 ns ( 78.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.51 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { clk ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.148 ns" { clk {} clk~out0 {} ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.148 ns" { clk {} clk~out0 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.556ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { clk ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.148 ns" { clk {} clk~out0 {} ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_c341.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_c341.tdf" 167 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns + " "Info: + Micro setup delay of destination is 0.072 ns" {  } { { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 184 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_c341.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_c341.tdf" 167 2 0 } } { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 184 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.078 ns" { ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|q_a[6] RAM:inst1|lpm_ram_io:inst|datatri[6]~11 RAM:inst1|lpm_ram_io:inst|datatri[6]~12 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.078 ns" { ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 {} ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|q_a[6] {} RAM:inst1|lpm_ram_io:inst|datatri[6]~11 {} RAM:inst1|lpm_ram_io:inst|datatri[6]~12 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.094ns 0.924ns 1.296ns } { 0.000ns 3.314ns 0.088ns 0.088ns 0.274ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.148 ns" { clk {} clk~out0 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.556ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { clk ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.148 ns" { clk {} clk~out0 {} ROM:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_c341:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "read register BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] register BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 286.86 MHz 3.486 ns Internal " "Info: Clock \"read\" has Internal fmax of 286.86 MHz between source register \"BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 3.486 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.284 ns + Longest register register " "Info: + Longest register to register delay is 3.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LC_X9_Y12_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y12_N5; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.225 ns) 1.485 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[1\]~21 2 COMB LC_X12_Y10_N8 2 " "Info: 2: + IC(1.260 ns) + CELL(0.225 ns) = 1.485 ns; Loc. = LC_X12_Y10_N8; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[1\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] RAM:inst1|lpm_ram_io:inst|datatri[1]~21 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 1.713 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[1\]~22 3 COMB LC_X12_Y10_N9 2 " "Info: 3: + IC(0.140 ns) + CELL(0.088 ns) = 1.713 ns; Loc. = LC_X12_Y10_N9; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[1\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { RAM:inst1|lpm_ram_io:inst|datatri[1]~21 RAM:inst1|lpm_ram_io:inst|datatri[1]~22 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.368 ns) 3.284 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LC_X9_Y12_N5 2 " "Info: 4: + IC(1.203 ns) + CELL(0.368 ns) = 3.284 ns; Loc. = LC_X9_Y12_N5; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { RAM:inst1|lpm_ram_io:inst|datatri[1]~22 BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.681 ns ( 20.74 % ) " "Info: Total cell delay = 0.681 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.603 ns ( 79.26 % ) " "Info: Total interconnect delay = 2.603 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.284 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] RAM:inst1|lpm_ram_io:inst|datatri[1]~21 RAM:inst1|lpm_ram_io:inst|datatri[1]~22 BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.284 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} RAM:inst1|lpm_ram_io:inst|datatri[1]~21 {} RAM:inst1|lpm_ram_io:inst|datatri[1]~22 {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.260ns 0.140ns 1.203ns } { 0.000ns 0.225ns 0.088ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 6.858 ns + Shortest register " "Info: + Shortest clock path from clock \"read\" to destination register is 6.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns read 1 CLK PIN_5 18 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_5; Fanout = 18; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 256 -24 144 272 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.088 ns) 2.719 ns BUFFER:inst7\|inst 2 COMB LC_X9_Y12_N2 8 " "Info: 2: + IC(1.501 ns) + CELL(0.088 ns) = 2.719 ns; Loc. = LC_X9_Y12_N2; Fanout = 8; COMB Node = 'BUFFER:inst7\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { read BUFFER:inst7|inst } "NODE_NAME" } } { "BUFFER.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/BUFFER.bdf" { { 160 264 328 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.592 ns) + CELL(0.547 ns) 6.858 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LC_X9_Y12_N5 2 " "Info: 3: + IC(3.592 ns) + CELL(0.547 ns) = 6.858 ns; Loc. = LC_X9_Y12_N5; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 25.74 % ) " "Info: Total cell delay = 1.765 ns ( 25.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.093 ns ( 74.26 % ) " "Info: Total interconnect delay = 5.093 ns ( 74.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.858 ns" { read BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.858 ns" { read {} read~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.501ns 3.592ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 6.858 ns - Longest register " "Info: - Longest clock path from clock \"read\" to source register is 6.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns read 1 CLK PIN_5 18 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_5; Fanout = 18; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 256 -24 144 272 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.088 ns) 2.719 ns BUFFER:inst7\|inst 2 COMB LC_X9_Y12_N2 8 " "Info: 2: + IC(1.501 ns) + CELL(0.088 ns) = 2.719 ns; Loc. = LC_X9_Y12_N2; Fanout = 8; COMB Node = 'BUFFER:inst7\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { read BUFFER:inst7|inst } "NODE_NAME" } } { "BUFFER.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/BUFFER.bdf" { { 160 264 328 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.592 ns) + CELL(0.547 ns) 6.858 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LC_X9_Y12_N5 2 " "Info: 3: + IC(3.592 ns) + CELL(0.547 ns) = 6.858 ns; Loc. = LC_X9_Y12_N5; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 25.74 % ) " "Info: Total cell delay = 1.765 ns ( 25.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.093 ns ( 74.26 % ) " "Info: Total interconnect delay = 5.093 ns ( 74.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.858 ns" { read BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.858 ns" { read {} read~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.501ns 3.592ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.858 ns" { read BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.858 ns" { read {} read~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.501ns 3.592ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.284 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] RAM:inst1|lpm_ram_io:inst|datatri[1]~21 RAM:inst1|lpm_ram_io:inst|datatri[1]~22 BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.284 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} RAM:inst1|lpm_ram_io:inst|datatri[1]~21 {} RAM:inst1|lpm_ram_io:inst|datatri[1]~22 {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.260ns 0.140ns 1.203ns } { 0.000ns 0.225ns 0.088ns 0.368ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.858 ns" { read BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.858 ns" { read {} read~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.501ns 3.592ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "write register BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] register BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 286.86 MHz 3.486 ns Internal " "Info: Clock \"write\" has Internal fmax of 286.86 MHz between source register \"BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 3.486 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.284 ns + Longest register register " "Info: + Longest register to register delay is 3.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LC_X9_Y12_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y12_N5; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.225 ns) 1.485 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[1\]~21 2 COMB LC_X12_Y10_N8 2 " "Info: 2: + IC(1.260 ns) + CELL(0.225 ns) = 1.485 ns; Loc. = LC_X12_Y10_N8; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[1\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] RAM:inst1|lpm_ram_io:inst|datatri[1]~21 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 1.713 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[1\]~22 3 COMB LC_X12_Y10_N9 2 " "Info: 3: + IC(0.140 ns) + CELL(0.088 ns) = 1.713 ns; Loc. = LC_X12_Y10_N9; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[1\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { RAM:inst1|lpm_ram_io:inst|datatri[1]~21 RAM:inst1|lpm_ram_io:inst|datatri[1]~22 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.368 ns) 3.284 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LC_X9_Y12_N5 2 " "Info: 4: + IC(1.203 ns) + CELL(0.368 ns) = 3.284 ns; Loc. = LC_X9_Y12_N5; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { RAM:inst1|lpm_ram_io:inst|datatri[1]~22 BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.681 ns ( 20.74 % ) " "Info: Total cell delay = 0.681 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.603 ns ( 79.26 % ) " "Info: Total interconnect delay = 2.603 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.284 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] RAM:inst1|lpm_ram_io:inst|datatri[1]~21 RAM:inst1|lpm_ram_io:inst|datatri[1]~22 BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.284 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} RAM:inst1|lpm_ram_io:inst|datatri[1]~21 {} RAM:inst1|lpm_ram_io:inst|datatri[1]~22 {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.260ns 0.140ns 1.203ns } { 0.000ns 0.225ns 0.088ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write destination 6.995 ns + Shortest register " "Info: + Shortest clock path from clock \"write\" to destination register is 6.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns write 1 CLK PIN_3 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_3; Fanout = 12; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 272 -24 144 288 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.340 ns) 2.856 ns BUFFER:inst7\|inst 2 COMB LC_X9_Y12_N2 8 " "Info: 2: + IC(1.386 ns) + CELL(0.340 ns) = 2.856 ns; Loc. = LC_X9_Y12_N2; Fanout = 8; COMB Node = 'BUFFER:inst7\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { write BUFFER:inst7|inst } "NODE_NAME" } } { "BUFFER.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/BUFFER.bdf" { { 160 264 328 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.592 ns) + CELL(0.547 ns) 6.995 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LC_X9_Y12_N5 2 " "Info: 3: + IC(3.592 ns) + CELL(0.547 ns) = 6.995 ns; Loc. = LC_X9_Y12_N5; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 28.83 % ) " "Info: Total cell delay = 2.017 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.978 ns ( 71.17 % ) " "Info: Total interconnect delay = 4.978 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { write BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.995 ns" { write {} write~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.386ns 3.592ns } { 0.000ns 1.130ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write source 6.995 ns - Longest register " "Info: - Longest clock path from clock \"write\" to source register is 6.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns write 1 CLK PIN_3 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_3; Fanout = 12; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 272 -24 144 288 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.340 ns) 2.856 ns BUFFER:inst7\|inst 2 COMB LC_X9_Y12_N2 8 " "Info: 2: + IC(1.386 ns) + CELL(0.340 ns) = 2.856 ns; Loc. = LC_X9_Y12_N2; Fanout = 8; COMB Node = 'BUFFER:inst7\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { write BUFFER:inst7|inst } "NODE_NAME" } } { "BUFFER.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/BUFFER.bdf" { { 160 264 328 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.592 ns) + CELL(0.547 ns) 6.995 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LC_X9_Y12_N5 2 " "Info: 3: + IC(3.592 ns) + CELL(0.547 ns) = 6.995 ns; Loc. = LC_X9_Y12_N5; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 28.83 % ) " "Info: Total cell delay = 2.017 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.978 ns ( 71.17 % ) " "Info: Total interconnect delay = 4.978 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { write BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.995 ns" { write {} write~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.386ns 3.592ns } { 0.000ns 1.130ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { write BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.995 ns" { write {} write~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.386ns 3.592ns } { 0.000ns 1.130ns 0.340ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.284 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] RAM:inst1|lpm_ram_io:inst|datatri[1]~21 RAM:inst1|lpm_ram_io:inst|datatri[1]~22 BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.284 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} RAM:inst1|lpm_ram_io:inst|datatri[1]~21 {} RAM:inst1|lpm_ram_io:inst|datatri[1]~22 {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.260ns 0.140ns 1.203ns } { 0.000ns 0.225ns 0.088ns 0.368ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { write BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.995 ns" { write {} write~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.386ns 3.592ns } { 0.000ns 1.130ns 0.340ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|q_a\[2\] BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] clk 2.122 ns " "Info: Found hold time violation between source  pin or register \"RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|q_a\[2\]\" and destination pin or register \"BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\" for clock \"clk\" (Hold time is 2.122 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.241 ns + Largest " "Info: + Largest clock skew is 4.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.378 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_10 36 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 36; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 144 -24 144 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.225 ns) 2.239 ns BUFFER:inst7\|inst 2 COMB LC_X9_Y12_N2 8 " "Info: 2: + IC(0.884 ns) + CELL(0.225 ns) = 2.239 ns; Loc. = LC_X9_Y12_N2; Fanout = 8; COMB Node = 'BUFFER:inst7\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { clk BUFFER:inst7|inst } "NODE_NAME" } } { "BUFFER.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/BUFFER.bdf" { { 160 264 328 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.592 ns) + CELL(0.547 ns) 6.378 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LC_X12_Y10_N1 2 " "Info: 3: + IC(3.592 ns) + CELL(0.547 ns) = 6.378 ns; Loc. = LC_X12_Y10_N1; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 29.82 % ) " "Info: Total cell delay = 1.902 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.476 ns ( 70.18 % ) " "Info: Total interconnect delay = 4.476 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { clk BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.378 ns" { clk {} clk~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.884ns 3.592ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.137 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 2.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_10 36 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 36; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 144 -24 144 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.545 ns) 2.137 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|q_a\[2\] 2 MEM M4K_X13_Y10 2 " "Info: 2: + IC(0.462 ns) + CELL(0.545 ns) = 2.137 ns; Loc. = M4K_X13_Y10; Fanout = 2; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 78.38 % ) " "Info: Total cell delay = 1.675 ns ( 78.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.62 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.137 ns" { clk {} clk~out0 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { clk BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.378 ns" { clk {} clk~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.884ns 3.592ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.137 ns" { clk {} clk~out0 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.545ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.631 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.080 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|q_a\[2\] 1 MEM M4K_X13_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.080 ns) = 0.080 ns; Loc. = M4K_X13_Y10; Fanout = 2; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.454 ns) 1.067 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[2\]~20 2 COMB LC_X12_Y10_N6 2 " "Info: 2: + IC(0.533 ns) + CELL(0.454 ns) = 1.067 ns; Loc. = LC_X12_Y10_N6; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[2\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] RAM:inst1|lpm_ram_io:inst|datatri[2]~20 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.238 ns) 1.631 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LC_X12_Y10_N1 2 " "Info: 3: + IC(0.326 ns) + CELL(0.238 ns) = 1.631 ns; Loc. = LC_X12_Y10_N1; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { RAM:inst1|lpm_ram_io:inst|datatri[2]~20 BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.772 ns ( 47.33 % ) " "Info: Total cell delay = 0.772 ns ( 47.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 52.67 % ) " "Info: Total interconnect delay = 0.859 ns ( 52.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] RAM:inst1|lpm_ram_io:inst|datatri[2]~20 BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] {} RAM:inst1|lpm_ram_io:inst|datatri[2]~20 {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.533ns 0.326ns } { 0.080ns 0.454ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 33 2 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { clk BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.378 ns" { clk {} clk~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.884ns 3.592ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.137 ns" { clk {} clk~out0 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.545ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] RAM:inst1|lpm_ram_io:inst|datatri[2]~20 BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.631 ns" { RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|q_a[2] {} RAM:inst1|lpm_ram_io:inst|datatri[2]~20 {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.533ns 0.326ns } { 0.080ns 0.454ns 0.238ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg6 write clk 6.956 ns memory " "Info: tsu for memory \"RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg6\" (data pin = \"write\", clock pin = \"clk\") is 6.956 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.032 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns write 1 CLK PIN_3 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_3; Fanout = 12; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 272 -24 144 288 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.221 ns) + CELL(0.340 ns) 5.691 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[7\]~9 2 COMB LC_X5_Y11_N8 16 " "Info: 2: + IC(4.221 ns) + CELL(0.340 ns) = 5.691 ns; Loc. = LC_X5_Y11_N8; Fanout = 16; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[7\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.561 ns" { write RAM:inst1|lpm_ram_io:inst|datatri[7]~9 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.454 ns) 8.017 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[1\]~22 3 COMB LC_X12_Y10_N9 2 " "Info: 3: + IC(1.872 ns) + CELL(0.454 ns) = 8.017 ns; Loc. = LC_X12_Y10_N9; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[1\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { RAM:inst1|lpm_ram_io:inst|datatri[7]~9 RAM:inst1|lpm_ram_io:inst|datatri[1]~22 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.274 ns) 9.032 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg6 4 MEM M4K_X13_Y10 1 " "Info: 4: + IC(0.741 ns) + CELL(0.274 ns) = 9.032 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { RAM:inst1|lpm_ram_io:inst|datatri[1]~22 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.198 ns ( 24.34 % ) " "Info: Total cell delay = 2.198 ns ( 24.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.834 ns ( 75.66 % ) " "Info: Total interconnect delay = 6.834 ns ( 75.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.032 ns" { write RAM:inst1|lpm_ram_io:inst|datatri[7]~9 RAM:inst1|lpm_ram_io:inst|datatri[1]~22 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.032 ns" { write {} write~out0 {} RAM:inst1|lpm_ram_io:inst|datatri[7]~9 {} RAM:inst1|lpm_ram_io:inst|datatri[1]~22 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 4.221ns 1.872ns 0.741ns } { 0.000ns 1.130ns 0.340ns 0.454ns 0.274ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns + " "Info: + Micro setup delay of destination is 0.072 ns" {  } { { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 184 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.148 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_10 36 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 36; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 144 -24 144 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.556 ns) 2.148 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg6 2 MEM M4K_X13_Y10 1 " "Info: 2: + IC(0.462 ns) + CELL(0.556 ns) = 2.148 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_0o91:auto_generated\|ram_block1a7~porta_datain_reg6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_0o91.tdf" "" { Text "//Mac/Home/Desktop/lab4/db/altsyncram_0o91.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 78.49 % ) " "Info: Total cell delay = 1.686 ns ( 78.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.51 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.148 ns" { clk {} clk~out0 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.032 ns" { write RAM:inst1|lpm_ram_io:inst|datatri[7]~9 RAM:inst1|lpm_ram_io:inst|datatri[1]~22 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.032 ns" { write {} write~out0 {} RAM:inst1|lpm_ram_io:inst|datatri[7]~9 {} RAM:inst1|lpm_ram_io:inst|datatri[1]~22 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 4.221ns 1.872ns 0.741ns } { 0.000ns 1.130ns 0.340ns 0.454ns 0.274ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { clk RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.148 ns" { clk {} clk~out0 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_0o91:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "write data\[6\] BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 13.669 ns register " "Info: tco from clock \"write\" to destination pin \"data\[6\]\" through register \"BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is 13.669 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write source 6.995 ns + Longest register " "Info: + Longest clock path from clock \"write\" to source register is 6.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns write 1 CLK PIN_3 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_3; Fanout = 12; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 272 -24 144 288 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.340 ns) 2.856 ns BUFFER:inst7\|inst 2 COMB LC_X9_Y12_N2 8 " "Info: 2: + IC(1.386 ns) + CELL(0.340 ns) = 2.856 ns; Loc. = LC_X9_Y12_N2; Fanout = 8; COMB Node = 'BUFFER:inst7\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { write BUFFER:inst7|inst } "NODE_NAME" } } { "BUFFER.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/BUFFER.bdf" { { 160 264 328 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.592 ns) + CELL(0.547 ns) 6.995 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LC_X6_Y10_N9 2 " "Info: 3: + IC(3.592 ns) + CELL(0.547 ns) = 6.995 ns; Loc. = LC_X6_Y10_N9; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 28.83 % ) " "Info: Total cell delay = 2.017 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.978 ns ( 71.17 % ) " "Info: Total interconnect delay = 4.978 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { write BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.995 ns" { write {} write~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.386ns 3.592ns } { 0.000ns 1.130ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.501 ns + Longest register pin " "Info: + Longest register to pin delay is 6.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LC_X6_Y10_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y10_N9; Fanout = 2; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.225 ns) 1.240 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[6\]~11 2 COMB LC_X5_Y11_N1 2 " "Info: 2: + IC(1.015 ns) + CELL(0.225 ns) = 1.240 ns; Loc. = LC_X5_Y11_N1; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[6\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] RAM:inst1|lpm_ram_io:inst|datatri[6]~11 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.225 ns) 2.353 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[6\]~26 3 COMB LC_X6_Y10_N3 1 " "Info: 3: + IC(0.888 ns) + CELL(0.225 ns) = 2.353 ns; Loc. = LC_X6_Y10_N3; Fanout = 1; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[6\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { RAM:inst1|lpm_ram_io:inst|datatri[6]~11 RAM:inst1|lpm_ram_io:inst|datatri[6]~26 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.526 ns) + CELL(1.622 ns) 6.501 ns data\[6\] 4 PIN PIN_41 0 " "Info: 4: + IC(2.526 ns) + CELL(1.622 ns) = 6.501 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'data\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.148 ns" { RAM:inst1|lpm_ram_io:inst|datatri[6]~26 data[6] } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 232 680 856 248 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 31.87 % ) " "Info: Total cell delay = 2.072 ns ( 31.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.429 ns ( 68.13 % ) " "Info: Total interconnect delay = 4.429 ns ( 68.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.501 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] RAM:inst1|lpm_ram_io:inst|datatri[6]~11 RAM:inst1|lpm_ram_io:inst|datatri[6]~26 data[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.501 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} RAM:inst1|lpm_ram_io:inst|datatri[6]~11 {} RAM:inst1|lpm_ram_io:inst|datatri[6]~26 {} data[6] {} } { 0.000ns 1.015ns 0.888ns 2.526ns } { 0.000ns 0.225ns 0.225ns 1.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { write BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.995 ns" { write {} write~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.386ns 3.592ns } { 0.000ns 1.130ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.501 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] RAM:inst1|lpm_ram_io:inst|datatri[6]~11 RAM:inst1|lpm_ram_io:inst|datatri[6]~26 data[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.501 ns" { BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] {} RAM:inst1|lpm_ram_io:inst|datatri[6]~11 {} RAM:inst1|lpm_ram_io:inst|datatri[6]~26 {} data[6] {} } { 0.000ns 1.015ns 0.888ns 2.526ns } { 0.000ns 0.225ns 0.225ns 1.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "read data\[3\] 11.518 ns Longest " "Info: Longest tpd from source pin \"read\" to destination pin \"data\[3\]\" is 11.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns read 1 CLK PIN_5 18 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_5; Fanout = 18; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 256 -24 144 272 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.750 ns) + CELL(0.454 ns) 6.334 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[3\]~17 2 COMB LC_X12_Y10_N0 2 " "Info: 2: + IC(4.750 ns) + CELL(0.454 ns) = 6.334 ns; Loc. = LC_X12_Y10_N0; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { read RAM:inst1|lpm_ram_io:inst|datatri[3]~17 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.454 ns) 7.377 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[3\]~29 3 COMB LC_X12_Y10_N4 1 " "Info: 3: + IC(0.589 ns) + CELL(0.454 ns) = 7.377 ns; Loc. = LC_X12_Y10_N4; Fanout = 1; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[3\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { RAM:inst1|lpm_ram_io:inst|datatri[3]~17 RAM:inst1|lpm_ram_io:inst|datatri[3]~29 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.519 ns) + CELL(1.622 ns) 11.518 ns data\[3\] 4 PIN PIN_48 0 " "Info: 4: + IC(2.519 ns) + CELL(1.622 ns) = 11.518 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'data\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { RAM:inst1|lpm_ram_io:inst|datatri[3]~29 data[3] } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 232 680 856 248 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.660 ns ( 31.78 % ) " "Info: Total cell delay = 3.660 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.858 ns ( 68.22 % ) " "Info: Total interconnect delay = 7.858 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.518 ns" { read RAM:inst1|lpm_ram_io:inst|datatri[3]~17 RAM:inst1|lpm_ram_io:inst|datatri[3]~29 data[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.518 ns" { read {} read~out0 {} RAM:inst1|lpm_ram_io:inst|datatri[3]~17 {} RAM:inst1|lpm_ram_io:inst|datatri[3]~29 {} data[3] {} } { 0.000ns 0.000ns 4.750ns 0.589ns 2.519ns } { 0.000ns 1.130ns 0.454ns 0.454ns 1.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] read write 1.265 ns register " "Info: th for register \"BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"read\", clock pin = \"write\") is 1.265 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "write destination 6.995 ns + Longest register " "Info: + Longest clock path from clock \"write\" to destination register is 6.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns write 1 CLK PIN_3 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_3; Fanout = 12; CLK Node = 'write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 272 -24 144 288 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.340 ns) 2.856 ns BUFFER:inst7\|inst 2 COMB LC_X9_Y12_N2 8 " "Info: 2: + IC(1.386 ns) + CELL(0.340 ns) = 2.856 ns; Loc. = LC_X9_Y12_N2; Fanout = 8; COMB Node = 'BUFFER:inst7\|inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { write BUFFER:inst7|inst } "NODE_NAME" } } { "BUFFER.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/BUFFER.bdf" { { 160 264 328 208 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.592 ns) + CELL(0.547 ns) 6.995 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LC_X5_Y11_N9 3 " "Info: 3: + IC(3.592 ns) + CELL(0.547 ns) = 6.995 ns; Loc. = LC_X5_Y11_N9; Fanout = 3; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 28.83 % ) " "Info: Total cell delay = 2.017 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.978 ns ( 71.17 % ) " "Info: Total interconnect delay = 4.978 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { write BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.995 ns" { write {} write~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.386ns 3.592ns } { 0.000ns 1.130ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.742 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns read 1 CLK PIN_5 18 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_5; Fanout = 18; CLK Node = 'read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "lab4.bdf" "" { Schematic "//Mac/Home/Desktop/lab4/lab4.bdf" { { 256 -24 144 272 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.244 ns) + CELL(0.368 ns) 5.742 ns BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LC_X5_Y11_N9 3 " "Info: 2: + IC(4.244 ns) + CELL(0.368 ns) = 5.742 ns; Loc. = LC_X5_Y11_N9; Fanout = 3; REG Node = 'BUFFER:inst7\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.612 ns" { read BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.498 ns ( 26.09 % ) " "Info: Total cell delay = 1.498 ns ( 26.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.244 ns ( 73.91 % ) " "Info: Total interconnect delay = 4.244 ns ( 73.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { read BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { read {} read~out0 {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.244ns } { 0.000ns 1.130ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { write BUFFER:inst7|inst BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.995 ns" { write {} write~out0 {} BUFFER:inst7|inst {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.386ns 3.592ns } { 0.000ns 1.130ns 0.340ns 0.547ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { read BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.742 ns" { read {} read~out0 {} BUFFER:inst7|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.244ns } { 0.000ns 1.130ns 0.368ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Info: Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 20:54:33 2023 " "Info: Processing ended: Thu Nov 09 20:54:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
