{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443667192654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443667192654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 22:39:52 2015 " "Processing started: Wed Sep 30 22:39:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443667192654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443667192654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443667192654 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1443667193036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregistertester.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitregistertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegisterTester " "Found entity 1: nBitRegisterTester" {  } { { "nBitRegisterTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegisterTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_7segtester.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2_7segtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_7segTester " "Found entity 1: dec2_7segTester" {  } { { "dec2_7segTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/dec2_7segTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onboardtester.v 1 1 " "Found 1 design units, including 1 entities, in source file onboardtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoardTester " "Found entity 1: OnBoardTester" {  } { { "OnBoardTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoardTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2inputmuxtester.v 1 1 " "Found 1 design units, including 1 entities, in source file nbit2inputmuxtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBit2InputMuxTester " "Found entity 1: nBit2InputMuxTester" {  } { { "nBit2InputMuxTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBit2InputMuxTester.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2inputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file nbit2inputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBit2InputMux " "Found entity 1: nBit2InputMux" {  } { { "nBit2InputMux.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBit2InputMux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerTester " "Found entity 1: ControllerTester" {  } { { "ControllerTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/ControllerTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg2_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg2_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg2_dec " "Found entity 1: sevenseg2_dec" {  } { { "sevenseg2_dec.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/sevenseg2_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_7seg " "Found entity 1: dec2_7seg" {  } { { "dec2_7seg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/dec2_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onboard.v 1 1 " "Found 1 design units, including 1 entities, in source file onboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoard " "Found entity 1: OnBoard" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667193112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667193112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OnBoard " "Elaborating entity \"OnBoard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443667193145 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en0 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"en0\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667193149 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en1 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"en1\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667193149 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667193150 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en2 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"en2\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667193150 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en3 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"en3\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667193150 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667193150 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667193150 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667193150 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667193151 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] OnBoard.v(42) " "Inferred latch for \"r3\[0\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193152 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] OnBoard.v(42) " "Inferred latch for \"r3\[1\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193152 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] OnBoard.v(42) " "Inferred latch for \"r3\[2\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193152 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] OnBoard.v(42) " "Inferred latch for \"r3\[3\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193152 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] OnBoard.v(42) " "Inferred latch for \"r2\[0\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193153 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] OnBoard.v(42) " "Inferred latch for \"r2\[1\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193153 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] OnBoard.v(42) " "Inferred latch for \"r2\[2\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193153 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] OnBoard.v(42) " "Inferred latch for \"r2\[3\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193153 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] OnBoard.v(42) " "Inferred latch for \"r1\[0\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193153 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] OnBoard.v(42) " "Inferred latch for \"r1\[1\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193154 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] OnBoard.v(42) " "Inferred latch for \"r1\[2\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193154 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] OnBoard.v(42) " "Inferred latch for \"r1\[3\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193154 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] OnBoard.v(42) " "Inferred latch for \"r0\[0\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193154 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] OnBoard.v(42) " "Inferred latch for \"r0\[1\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193154 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] OnBoard.v(42) " "Inferred latch for \"r0\[2\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193155 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] OnBoard.v(42) " "Inferred latch for \"r0\[3\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193155 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en3 OnBoard.v(42) " "Inferred latch for \"en3\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193155 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en2 OnBoard.v(42) " "Inferred latch for \"en2\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193155 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] OnBoard.v(42) " "Inferred latch for \"LEDR\[0\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193155 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] OnBoard.v(42) " "Inferred latch for \"LEDR\[1\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193155 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] OnBoard.v(42) " "Inferred latch for \"LEDR\[2\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193156 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] OnBoard.v(42) " "Inferred latch for \"LEDR\[3\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193156 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] OnBoard.v(42) " "Inferred latch for \"LEDR\[4\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193156 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] OnBoard.v(42) " "Inferred latch for \"LEDR\[5\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193156 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] OnBoard.v(42) " "Inferred latch for \"LEDR\[6\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193156 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] OnBoard.v(42) " "Inferred latch for \"LEDR\[7\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193156 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] OnBoard.v(42) " "Inferred latch for \"LEDR\[8\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193156 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] OnBoard.v(42) " "Inferred latch for \"LEDR\[9\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193157 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en1 OnBoard.v(42) " "Inferred latch for \"en1\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193157 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en0 OnBoard.v(42) " "Inferred latch for \"en0\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667193157 "|OnBoard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:fsm " "Elaborating entity \"Controller\" for hierarchy \"Controller:fsm\"" {  } { { "OnBoard.v" "fsm" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667193179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:disp3 " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:disp3\"" {  } { { "OnBoard.v" "disp3" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667193210 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "LoSec nBitRegsiter " "Node instance \"LoSec\" instantiates undefined entity \"nBitRegsiter\"" {  } { { "OnBoard.v" "LoSec" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667193216 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "HiSec nBitRegsiter " "Node instance \"HiSec\" instantiates undefined entity \"nBitRegsiter\"" {  } { { "OnBoard.v" "HiSec" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667193216 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "LoMin nBitRegsiter " "Node instance \"LoMin\" instantiates undefined entity \"nBitRegsiter\"" {  } { { "OnBoard.v" "LoMin" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667193216 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "HiMin nBitRegsiter " "Node instance \"HiMin\" instantiates undefined entity \"nBitRegsiter\"" {  } { { "OnBoard.v" "HiMin" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 32 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667193216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443667193337 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 30 22:39:53 2015 " "Processing ended: Wed Sep 30 22:39:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443667193337 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443667193337 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443667193337 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443667193337 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 10 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 10 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443667193925 ""}
