---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/scheduler-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `Scheduler.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>

A scheduler for Processor Resource Units and Processor Resource Groups. <a href="#details">More...</a>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/ADT/SmallVector.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/smallvector-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCSchedule.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcschedule-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/HardwareUnits/HardwareUnit.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/hardwareunit-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/HardwareUnits/LSUnit.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/lsunit-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/HardwareUnits/ResourceManager.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/resourcemanager-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MCA/Support.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mca/support-h"
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/mca">llvm::mca</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/schedulerstrategy">SchedulerStrategy</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/defaultschedulerstrategy">DefaultSchedulerStrategy</a></>}>
Default instruction selection strategy used by class <a href="/docs/api/classes/llvm/mca/scheduler">Scheduler</a>. <a href="/docs/api/classes/llvm/mca/defaultschedulerstrategy/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/scheduler">Scheduler</a></>}>
Class <a href="/docs/api/classes/llvm/mca/scheduler">Scheduler</a> is responsible for issuing instructions to pipeline resources. <a href="/docs/api/classes/llvm/mca/scheduler/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

A scheduler for Processor Resource Units and Processor Resource Groups.

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><span class="doxyHighlightComment">//===--------------------- Scheduler.h ------------------------&#42;- C++ -&#42;-===//</span></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><span class="doxyHighlightComment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><span class="doxyHighlightComment">// See https://llvm.org/LICENSE.txt for license information.</span></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><span class="doxyHighlightComment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><span class="doxyHighlightComment">/// \\file</span></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><span class="doxyHighlightComment">/// A scheduler for Processor Resource Units and Processor Resource Groups.</span></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><span class="doxyHighlightPreprocessor">#ifndef LLVM&#95;MCA&#95;HARDWAREUNITS&#95;SCHEDULER&#95;H</span></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><span class="doxyHighlightPreprocessor">#define LLVM&#95;MCA&#95;HARDWAREUNITS&#95;SCHEDULER&#95;H</span></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/smallvector-h">llvm/ADT/SmallVector.h</a>&quot;</span></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcschedule-h">llvm/MC/MCSchedule.h</a>&quot;</span></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/hardwareunit-h">llvm/MCA/HardwareUnits/HardwareUnit.h</a>&quot;</span></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/lsunit-h">llvm/MCA/HardwareUnits/LSUnit.h</a>&quot;</span></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/resourcemanager-h">llvm/MCA/HardwareUnits/ResourceManager.h</a>&quot;</span></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mca/support-h">llvm/MCA/Support.h</a>&quot;</span></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</span></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/mca">mca</a> &#123;</span></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27" lineLink="/docs/api/classes/llvm/mca/schedulerstrategy"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mca/schedulerstrategy/#a60aa250d594ed7337db0aaa09e6f8258">SchedulerStrategy</a> &#123;</span></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29" lineLink="/docs/api/classes/llvm/mca/schedulerstrategy/#a60aa250d594ed7337db0aaa09e6f8258"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/schedulerstrategy/#a60aa250d594ed7337db0aaa09e6f8258">SchedulerStrategy</a>() = </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30" lineLink="/docs/api/classes/llvm/mca/schedulerstrategy/#a8be8560b79d129cbf85de4fa2525c020"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">virtual</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/schedulerstrategy/#a8be8560b79d129cbf85de4fa2525c020">~SchedulerStrategy</a>();</span></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><span class="doxyHighlightComment">  /// Returns true if Lhs should take priority over Rhs.</span></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><span class="doxyHighlightComment">  ///</span></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><span class="doxyHighlightComment">  /// This method is used by class Scheduler to select the &quot;best&quot; ready</span></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><span class="doxyHighlightComment">  /// instruction to issue to the underlying pipelines.</span></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36" lineLink="/docs/api/classes/llvm/mca/schedulerstrategy/#a9a30886948f0f77325bd87348c9be953"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">virtual</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/schedulerstrategy/#a9a30886948f0f77325bd87348c9be953">compare</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;Lhs, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;Rhs) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> = 0;</span></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><span class="doxyHighlightComment">/// Default instruction selection strategy used by class Scheduler.</span></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40" lineLink="/docs/api/classes/llvm/mca/defaultschedulerstrategy"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mca/defaultschedulerstrategy/#a1dfa6c25f7e6c7e95de65ae39754ab84">DefaultSchedulerStrategy</a> : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/schedulerstrategy/#a60aa250d594ed7337db0aaa09e6f8258">SchedulerStrategy</a> &#123;</span></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><span class="doxyHighlightComment">  /// This method ranks instructions based on their age, and the number of known</span></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><span class="doxyHighlightComment">  /// users. The lower the rank value, the better.</span></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> computeRank(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;Lhs)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Lhs.<a href="/docs/api/classes/llvm/mca/instref/#a8e78d8ab932fbc4550b2f7c96c585d49">getSourceIndex</a>() - Lhs.<a href="/docs/api/classes/llvm/mca/instref/#a69caf8d10a6b7cc6b1a5f063e2bd3c8a">getInstruction</a>()-&gt;<a href="/docs/api/classes/llvm/mca/instructionbase/#ae228cbc89b7a5e1dbaba01b783ca3767">getNumUsers</a>();</span></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48" lineLink="/docs/api/classes/llvm/mca/defaultschedulerstrategy/#a1dfa6c25f7e6c7e95de65ae39754ab84"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/defaultschedulerstrategy/#a1dfa6c25f7e6c7e95de65ae39754ab84">DefaultSchedulerStrategy</a>() = </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49" lineLink="/docs/api/classes/llvm/mca/defaultschedulerstrategy/#a0ae4d342227e88514bb2e9aa7395143b"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">virtual</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/defaultschedulerstrategy/#a0ae4d342227e88514bb2e9aa7395143b">~DefaultSchedulerStrategy</a>();</span></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51" lineLink="/docs/api/classes/llvm/mca/defaultschedulerstrategy/#a3f829e545bc1ac99b664a81f064eadc3"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/defaultschedulerstrategy/#a3f829e545bc1ac99b664a81f064eadc3">compare</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;Lhs, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;Rhs)</span><span class="doxyHighlightKeyword"> const override </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> LhsRank = computeRank(Lhs);</span></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> RhsRank = computeRank(Rhs);</span></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><span class="doxyHighlightComment">    /// Prioritize older instructions over younger instructions to minimize the</span></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><span class="doxyHighlightComment">    /// pressure on the reorder buffer.</span></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (LhsRank == RhsRank)</span></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Lhs.<a href="/docs/api/classes/llvm/mca/instref/#a8e78d8ab932fbc4550b2f7c96c585d49">getSourceIndex</a>() &lt; Rhs.<a href="/docs/api/classes/llvm/mca/instref/#a8e78d8ab932fbc4550b2f7c96c585d49">getSourceIndex</a>();</span></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> LhsRank &lt; RhsRank;</span></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><span class="doxyHighlightComment">/// Class Scheduler is responsible for issuing instructions to pipeline</span></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><span class="doxyHighlightComment">/// resources.</span></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><span class="doxyHighlightComment">/// Internally, it delegates to a ResourceManager the management of processor</span></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><span class="doxyHighlightComment">/// resources. This class is also responsible for tracking the progress of</span></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><span class="doxyHighlightComment">/// instructions from the dispatch stage, until the write-back stage.</span></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70" lineLink="/docs/api/classes/llvm/mca/scheduler"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mca/scheduler/#ae42ebb9684748fdf5df711463c869c0a">Scheduler</a> : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> HardwareUnit &#123;</span></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/lsunitbase">LSUnitBase</a> &amp;LSU;</span></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Instruction selection strategy for this Scheduler.</span></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><span class="doxyHighlight">  std::unique&#95;ptr&lt;SchedulerStrategy&gt; Strategy;</span></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Hardware resources that are managed by this scheduler.</span></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><span class="doxyHighlight">  std::unique&#95;ptr&lt;ResourceManager&gt; Resources;</span></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Instructions dispatched to the Scheduler are internally classified based on</span></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// the instruction stage (see Instruction::InstrStage).</span></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// An Instruction dispatched to the Scheduler is added to the WaitSet if not</span></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// all its register operands are available, and at least one latency is</span></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// unknown.  By construction, the WaitSet only contains instructions that are</span></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// in the IS&#95;DISPATCHED stage.</span></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// An Instruction transitions from the WaitSet to the PendingSet if the</span></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// instruction is not ready yet, but the latency of every register read is</span></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// known.  Instructions in the PendingSet can only be in the IS&#95;PENDING or</span></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// IS&#95;READY stage.  Only IS&#95;READY instructions that are waiting on memory</span></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// dependencies can be added to the PendingSet.</span></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Instructions in the PendingSet are immediately dominated only by</span></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// instructions that have already been issued to the underlying pipelines.  In</span></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// the presence of bottlenecks caused by data dependencies, the PendingSet can</span></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// be inspected to identify problematic data dependencies between</span></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// instructions.</span></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// An instruction is moved to the ReadySet when all register operands become</span></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// available, and all memory dependencies are met.  Instructions that are</span></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// moved from the PendingSet to the ReadySet must transition to the &#39;IS&#95;READY&#39;</span></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// stage.</span></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// On every cycle, the Scheduler checks if it can promote instructions from the</span></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// PendingSet to the ReadySet.</span></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// An Instruction is moved from the ReadySet to the &#96;IssuedSet&#96; when it starts</span></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// exection. This event also causes an instruction state transition (i.e. from</span></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// state IS&#95;READY, to state IS&#95;EXECUTING). An Instruction leaves the IssuedSet</span></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// only when it reaches the write-back stage.</span></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><span class="doxyHighlight">  std::vector&lt;InstRef&gt; WaitSet;</span></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><span class="doxyHighlight">  std::vector&lt;InstRef&gt; PendingSet;</span></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><span class="doxyHighlight">  std::vector&lt;InstRef&gt; ReadySet;</span></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><span class="doxyHighlight">  std::vector&lt;InstRef&gt; IssuedSet;</span></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// A mask of busy resource units. It defaults to the empty set (i.e. a zero</span></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// mask), and it is cleared at the beginning of every cycle.</span></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// It is updated every time the scheduler fails to issue an instruction from</span></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// the ready set due to unavailable pipeline resources.</span></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Each bit of the mask represents an unavailable resource.</span></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><span class="doxyHighlight">  uint64&#95;t BusyResourceUnits;</span></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Counts the number of instructions in the pending set that were dispatched</span></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// during this cycle.</span></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NumDispatchedToThePendingSet;</span></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// True if the previous pipeline Stage was unable to dispatch a full group of</span></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// opcodes because scheduler buffers (or LS queues) were unavailable.</span></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> HadTokenStall;</span></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><span class="doxyHighlightComment">  /// Verify the given selection strategy and set the Strategy member</span></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><span class="doxyHighlightComment">  /// accordingly.  If no strategy is provided, the DefaultSchedulerStrategy is</span></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><span class="doxyHighlightComment">  /// used.</span></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> initializeStrategy(std::unique&#95;ptr&lt;SchedulerStrategy&gt; S);</span></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><span class="doxyHighlightComment">  /// Issue an instruction without updating the ready queue.</span></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> issueInstructionImpl(</span></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/legalizer-cpp/#a05ab4853f7153e537774d02580e761ec">IR</a>,</span></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt;std::pair&lt;ResourceRef, ReleaseAtCycles&gt;&gt; &amp;Pipes);</span></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Identify instructions that have finished executing, and remove them from</span></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// the IssuedSet. References to executed instructions are added to input</span></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// vector &#39;Executed&#39;.</span></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> updateIssuedSet(<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Executed);</span></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Try to promote instructions from the PendingSet to the ReadySet.</span></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Add promoted instructions to the &#39;Ready&#39; vector in input.</span></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Returns true if at least one instruction was promoted.</span></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> promoteToReadySet(<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Ready);</span></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Try to promote instructions from the WaitSet to the PendingSet.</span></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Add promoted instructions to the &#39;Pending&#39; vector in input.</span></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Returns true if at least one instruction was promoted.</span></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> promoteToPendingSet(<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Pending);</span></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157" lineLink="/docs/api/classes/llvm/mca/scheduler/#ae42ebb9684748fdf5df711463c869c0a"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/scheduler/#ae42ebb9684748fdf5df711463c869c0a">Scheduler</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel">MCSchedModel</a> &amp;Model, <a href="/docs/api/classes/llvm/mca/lsunitbase">LSUnitBase</a> &amp;Lsu)</span></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><span class="doxyHighlight">      : <a href="/docs/api/classes/llvm/mca/scheduler/#ae42ebb9684748fdf5df711463c869c0a">Scheduler</a>(Model, Lsu, nullptr) &#123;&#125;</span></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160" lineLink="/docs/api/classes/llvm/mca/scheduler/#aa6d565e1a69b6c026f59da8f5b610d17"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/scheduler/#aa6d565e1a69b6c026f59da8f5b610d17">Scheduler</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/mcschedmodel">MCSchedModel</a> &amp;Model, <a href="/docs/api/classes/llvm/mca/lsunitbase">LSUnitBase</a> &amp;Lsu,</span></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><span class="doxyHighlight">            std::unique&#95;ptr&lt;SchedulerStrategy&gt; SelectStrategy)</span></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><span class="doxyHighlight">      : <a href="/docs/api/classes/llvm/mca/scheduler/#ae42ebb9684748fdf5df711463c869c0a">Scheduler</a>(<a href="/docs/api/namespaces/std">std</a>::make&#95;unique&lt;<a href="/docs/api/classes/llvm/resourcemanager">ResourceManager</a>&gt;(Model), Lsu,</span></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><span class="doxyHighlight">                  <a href="/docs/api/namespaces/std">std</a>::<a href="/docs/api/namespaces/llvm/#abfc9c7ecf70f66901e439f7c04ef3dbb">move</a>(SelectStrategy)) &#123;&#125;</span></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165" lineLink="/docs/api/classes/llvm/mca/scheduler/#a4902b46730048e0d34c9e7056dbcda86"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/scheduler/#a4902b46730048e0d34c9e7056dbcda86">Scheduler</a>(std::unique&#95;ptr&lt;ResourceManager&gt; RM, <a href="/docs/api/classes/llvm/mca/lsunitbase">LSUnitBase</a> &amp;Lsu,</span></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><span class="doxyHighlight">            std::unique&#95;ptr&lt;SchedulerStrategy&gt; SelectStrategy)</span></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><span class="doxyHighlight">      : LSU(Lsu), Resources(<a href="/docs/api/namespaces/std">std</a>::<a href="/docs/api/namespaces/llvm/#abfc9c7ecf70f66901e439f7c04ef3dbb">move</a>(RM)), BusyResourceUnits(0),</span></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><span class="doxyHighlight">        NumDispatchedToThePendingSet(0), HadTokenStall(<a href="/docs/api/namespaces/false">false</a>) &#123;</span></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><span class="doxyHighlight">    initializeStrategy(std::move(SelectStrategy));</span></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Stalls generated by the scheduler.</span></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173" lineLink="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">enum</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251">Status</a> &#123;</span></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174" lineLink="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251a30471692f55d488e4f76cf1d3f34e6d7"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251a30471692f55d488e4f76cf1d3f34e6d7">SC&#95;AVAILABLE</a>,</span></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175" lineLink="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251a079edf3c8469d81f403046bcb58ba8a9"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251a079edf3c8469d81f403046bcb58ba8a9">SC&#95;LOAD&#95;QUEUE&#95;FULL</a>,</span></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176" lineLink="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251a5260919cd474bd3101720c9ad53ce962"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251a5260919cd474bd3101720c9ad53ce962">SC&#95;STORE&#95;QUEUE&#95;FULL</a>,</span></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177" lineLink="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251ac32c3257dbcf2b454cc6a5e9fa4e8add"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251ac32c3257dbcf2b454cc6a5e9fa4e8add">SC&#95;BUFFERS&#95;FULL</a>,</span></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178" lineLink="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251aaa61622c14b5d6d866d685a5d0ca1cf3"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251aaa61622c14b5d6d866d685a5d0ca1cf3">SC&#95;DISPATCH&#95;GROUP&#95;STALL</a>,</span></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><span class="doxyHighlight">  &#125;;</span></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><span class="doxyHighlightComment">  /// Check if the instruction in &#39;IR&#39; can be dispatched during this cycle.</span></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><span class="doxyHighlightComment">  /// Return SC&#95;AVAILABLE if both scheduler and LS resources are available.</span></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><span class="doxyHighlightComment">  ///</span></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><span class="doxyHighlightComment">  /// This method is also responsible for setting field HadTokenStall if</span></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><span class="doxyHighlightComment">  /// IR cannot be dispatched to the Scheduler due to unavailable resources.</span></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><span class="doxyHighlight">  <a href="/docs/api/structs/status">Status</a> <a href="/docs/api/classes/llvm/mca/scheduler/#a5edfbe268d597c17c00c74ccc1cf59c4">isAvailable</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/legalizer-cpp/#a05ab4853f7153e537774d02580e761ec">IR</a>);</span></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><span class="doxyHighlightComment">  /// Reserves buffer and LSUnit queue resources that are necessary to issue</span></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><span class="doxyHighlightComment">  /// this instruction.</span></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><span class="doxyHighlightComment">  ///</span></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><span class="doxyHighlightComment">  /// Returns true if instruction IR is ready to be issued to the underlying</span></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><span class="doxyHighlightComment">  /// pipelines. Note that this operation cannot fail; it assumes that a</span></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><span class="doxyHighlightComment">  /// previous call to method &#96;isAvailable(IR)&#96; returned &#96;SC&#95;AVAILABLE&#96;.</span></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><span class="doxyHighlightComment">  ///</span></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><span class="doxyHighlightComment">  /// If IR is a memory operation, then the Scheduler queries the LS unit to</span></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><span class="doxyHighlightComment">  /// obtain a LS token. An LS token is used internally to track memory</span></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><span class="doxyHighlightComment">  /// dependencies.</span></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#ab72375182cfa0b8e37b997b861e35208">dispatch</a>(<a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/legalizer-cpp/#a05ab4853f7153e537774d02580e761ec">IR</a>);</span></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><span class="doxyHighlightComment">  /// Issue an instruction and populates a vector of used pipeline resources,</span></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><span class="doxyHighlightComment">  /// and a vector of instructions that transitioned to the ready state as a</span></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><span class="doxyHighlightComment">  /// result of this event.</span></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#a216ffefe6fe4a2b566a72228c0bd763d">issueInstruction</a>(</span></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/legalizer-cpp/#a05ab4853f7153e537774d02580e761ec">IR</a>,</span></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt;std::pair&lt;ResourceRef, ReleaseAtCycles&gt;&gt; &amp;Used,</span></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Pending,</span></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Ready);</span></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><span class="doxyHighlightComment">  /// Returns true if IR has to be issued immediately, or if IR is a zero</span></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><span class="doxyHighlightComment">  /// latency instruction.</span></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#ab8e4d85b5f90fc2efe108d87e78e9a87">mustIssueImmediately</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/legalizer-cpp/#a05ab4853f7153e537774d02580e761ec">IR</a>) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><span class="doxyHighlightComment">  /// This routine notifies the Scheduler that a new cycle just started.</span></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><span class="doxyHighlightComment">  ///</span></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><span class="doxyHighlightComment">  /// It notifies the underlying ResourceManager that a new cycle just started.</span></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><span class="doxyHighlightComment">  /// Vector &#96;Freed&#96; is populated with resourceRef related to resources that</span></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><span class="doxyHighlightComment">  /// have changed in state, and that are now available to new instructions.</span></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><span class="doxyHighlightComment">  /// Instructions executed are added to vector Executed, while vector Ready is</span></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><span class="doxyHighlightComment">  /// populated with instructions that have become ready in this new cycle.</span></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><span class="doxyHighlightComment">  /// Vector Pending is popluated by instructions that have transitioned through</span></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><span class="doxyHighlightComment">  /// the pending stat during this cycle. The Pending and Ready sets may not be</span></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><span class="doxyHighlightComment">  /// disjoint. An instruction is allowed to transition from the WAIT state to</span></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><span class="doxyHighlightComment">  /// the READY state (going through the PENDING state) within a single cycle.</span></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><span class="doxyHighlightComment">  /// That means, instructions may appear in both the Pending and Ready set.</span></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#ab88715985e19d51a306fb8be0cf857f3">cycleEvent</a>(<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;ResourceRef&gt;</a> &amp;Freed,</span></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><span class="doxyHighlight">                  <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Executed,</span></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><span class="doxyHighlight">                  <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Pending,</span></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><span class="doxyHighlight">                  <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Ready);</span></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><span class="doxyHighlightComment">  /// Convert a resource mask into a valid llvm processor resource identifier.</span></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><span class="doxyHighlightComment">  ///</span></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><span class="doxyHighlightComment">  /// Only the most significant bit of the Mask is used by this method to</span></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><span class="doxyHighlightComment">  /// identify the processor resource.</span></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234" lineLink="/docs/api/classes/llvm/mca/scheduler/#a06f0458c240c7f93993b487406362dd4"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#a06f0458c240c7f93993b487406362dd4">getResourceID</a>(uint64&#95;t Mask)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Resources-&gt;resolveResourceMask(Mask);</span></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><span class="doxyHighlightComment">  /// Select the next instruction to issue from the ReadySet. Returns an invalid</span></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><span class="doxyHighlightComment">  /// instruction reference if there are no ready instructions, or if processor</span></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><span class="doxyHighlightComment">  /// resources are not available.</span></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> <a href="/docs/api/classes/llvm/mca/scheduler/#a0113fd8e2f25ac69b90b9ac8ded672f6">select</a>();</span></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243" lineLink="/docs/api/classes/llvm/mca/scheduler/#acca87ed9660ca7a49875aef56eec7300"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#acca87ed9660ca7a49875aef56eec7300">isReadySetEmpty</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> ReadySet.empty(); &#125;</span></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244" lineLink="/docs/api/classes/llvm/mca/scheduler/#afa3f9288bed373eeec8105217c9bfd4e"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#afa3f9288bed373eeec8105217c9bfd4e">isWaitSetEmpty</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> WaitSet.empty(); &#125;</span></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><span class="doxyHighlightComment">  /// This method is called by the ExecuteStage at the end of each cycle to</span></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><span class="doxyHighlightComment">  /// identify bottlenecks caused by data dependencies. Vector RegDeps is</span></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><span class="doxyHighlightComment">  /// populated by instructions that were not issued because of unsolved</span></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><span class="doxyHighlightComment">  /// register dependencies.  Vector MemDeps is populated by instructions that</span></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><span class="doxyHighlightComment">  /// were not issued because of unsolved memory dependencies.</span></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#a9651d447561aa0aea1b3171eee94152c">analyzeDataDependencies</a>(<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;RegDeps,</span></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><span class="doxyHighlight">                               <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;MemDeps);</span></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><span class="doxyHighlightComment">  /// Returns a mask of busy resources, and populates vector Insts with</span></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><span class="doxyHighlightComment">  /// instructions that could not be issued to the underlying pipelines because</span></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><span class="doxyHighlightComment">  /// not all pipeline resources were available.</span></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><span class="doxyHighlight">  uint64&#95;t <a href="/docs/api/classes/llvm/mca/scheduler/#abc287c6713c7cc1096138c314440b5c9">analyzeResourcePressure</a>(<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;InstRef&gt;</a> &amp;Insts);</span></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Returns true if the dispatch logic couldn&#39;t dispatch a full group due to</span></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// unavailable scheduler and/or LS resources.</span></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261" lineLink="/docs/api/classes/llvm/mca/scheduler/#af9e624cddbeb545e5eded5202948ec34"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#af9e624cddbeb545e5eded5202948ec34">hadTokenStall</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> HadTokenStall; &#125;</span></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><span class="doxyHighlightPreprocessor">#ifndef NDEBUG</span></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Update the ready queues.</span></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#ad3b463eb7a35c82d80ad92090f8d7a13">dump</a>() </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// This routine performs a basic correctness check.  This routine should only</span></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// be called when we know that &#39;IR&#39; is not in the scheduler&#39;s instruction</span></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// queues.</span></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270" lineLink="/docs/api/classes/llvm/mca/scheduler/#ae2e95803b97c6de37b0d99d390102494"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/scheduler/#ae2e95803b97c6de37b0d99d390102494">instructionCheck</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/legalizer-cpp/#a05ab4853f7153e537774d02580e761ec">IR</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a href="/docs/api/namespaces/llvm/#acd1cd968cb420c82d70926920fcdc7d7">is&#95;contained</a>(WaitSet, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/legalizer-cpp/#a05ab4853f7153e537774d02580e761ec">IR</a>) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Already in the wait set!&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a href="/docs/api/namespaces/llvm/#acd1cd968cb420c82d70926920fcdc7d7">is&#95;contained</a>(ReadySet, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/legalizer-cpp/#a05ab4853f7153e537774d02580e761ec">IR</a>) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Already in the ready set!&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a href="/docs/api/namespaces/llvm/#acd1cd968cb420c82d70926920fcdc7d7">is&#95;contained</a>(IssuedSet, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/legalizer-cpp/#a05ab4853f7153e537774d02580e761ec">IR</a>) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Already executing!&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><span class="doxyHighlightPreprocessor">#endif </span><span class="doxyHighlightComment">// !NDEBUG</span></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// namespace mca</span></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// namespace llvm</span></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><span class="doxyHighlightPreprocessor">#endif </span><span class="doxyHighlightComment">// LLVM&#95;MCA&#95;HARDWAREUNITS&#95;SCHEDULER&#95;H</span></CodeLine>

</ProgramListing>


</DoxygenPage>
