// Seed: 1621777391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_2.type_9 = 0;
  wire id_5;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input supply0 module_2,
    output wor id_3,
    input supply0 id_4,
    input wor id_5,
    input supply0 id_6,
    output uwire id_7,
    output tri id_8,
    output wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    input supply1 id_12
);
  nor primCall (id_3, id_4, id_12, id_11, id_6, id_10, id_14, id_0);
  assign id_9#(.id_12(id_10 & 1)) = id_6 && 1;
  supply0 id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
  supply0 id_15, id_16, id_17;
  assign id_16 = 1;
  assign id_16 = id_15;
  assign id_14 = id_16;
endmodule
