<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.06.03.23:21:35"
 outputDirectory="/home/tefa/Documents/GitHub/P2_arqui_NPU/u_vjtag/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC7C7F23C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8_H7"
     onHdl="0"
     affectsHdl="1" />
  <interface name="jtag" kind="conduit" start="0">
   <property name="associatedClock" value="tck" />
   <property name="associatedReset" value="" />
   <port name="tdi" direction="output" role="tdi" width="1" />
   <port name="tdo" direction="input" role="tdo" width="1" />
   <port name="ir_in" direction="output" role="ir_in" width="2" />
   <port name="ir_out" direction="input" role="ir_out" width="2" />
   <port
       name="virtual_state_cdr"
       direction="output"
       role="virtual_state_cdr"
       width="1" />
   <port
       name="virtual_state_sdr"
       direction="output"
       role="virtual_state_sdr"
       width="1" />
   <port
       name="virtual_state_e1dr"
       direction="output"
       role="virtual_state_e1dr"
       width="1" />
   <port
       name="virtual_state_pdr"
       direction="output"
       role="virtual_state_pdr"
       width="1" />
   <port
       name="virtual_state_e2dr"
       direction="output"
       role="virtual_state_e2dr"
       width="1" />
   <port
       name="virtual_state_udr"
       direction="output"
       role="virtual_state_udr"
       width="1" />
   <port
       name="virtual_state_cir"
       direction="output"
       role="virtual_state_cir"
       width="1" />
   <port
       name="virtual_state_uir"
       direction="output"
       role="virtual_state_uir"
       width="1" />
  </interface>
  <interface name="tck" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tck" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="u_vjtag:1.0:AUTO_DEVICE=5CGXFC7C7F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8_H7,AUTO_GENERATION_ID=1749014495,AUTO_UNIQUE_ID=(altera_virtual_jtag:18.1:CREATE_PRIMITIVE_JTAG_STATE_SIGNAL_PORTS=false,device_family=Cyclone V,gui_use_auto_index=true,sld_auto_instance_index=YES,sld_instance_index=0,sld_ir_width=2)"
   instancePathKey="u_vjtag"
   kind="u_vjtag"
   version="1.0"
   name="u_vjtag">
  <parameter name="AUTO_GENERATION_ID" value="1749014495" />
  <parameter name="AUTO_DEVICE" value="5CGXFC7C7F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8_H7" />
  <generatedFiles>
   <file
       path="/home/tefa/Documents/GitHub/P2_arqui_NPU/u_vjtag/synthesis/u_vjtag.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/tefa/Documents/GitHub/P2_arqui_NPU/u_vjtag.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_lite/18.1/ip/altera/sld/jtag/altera_virtual_jtag/altera_virtual_jtag_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="u_vjtag">queue size: 0 starting:u_vjtag "u_vjtag"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="u_vjtag"><![CDATA["<b>u_vjtag</b>" reuses <b>altera_virtual_jtag</b> "<b>submodules/sld_virtual_jtag</b>"]]></message>
   <message level="Debug" culprit="u_vjtag">queue size: 0 starting:altera_virtual_jtag "submodules/sld_virtual_jtag"</message>
   <message level="Info" culprit="virtual_jtag_0"><![CDATA["<b>u_vjtag</b>" instantiated <b>altera_virtual_jtag</b> "<b>virtual_jtag_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_virtual_jtag:18.1:CREATE_PRIMITIVE_JTAG_STATE_SIGNAL_PORTS=false,device_family=Cyclone V,gui_use_auto_index=true,sld_auto_instance_index=YES,sld_instance_index=0,sld_ir_width=2"
   instancePathKey="u_vjtag:.:virtual_jtag_0"
   kind="altera_virtual_jtag"
   version="18.1"
   name="sld_virtual_jtag">
  <parameter name="sld_auto_instance_index" value="YES" />
  <parameter name="sld_instance_index" value="0" />
  <parameter name="CREATE_PRIMITIVE_JTAG_STATE_SIGNAL_PORTS" value="false" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_use_auto_index" value="true" />
  <parameter name="sld_ir_width" value="2" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/18.1/ip/altera/sld/jtag/altera_virtual_jtag/altera_virtual_jtag_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="u_vjtag" as="virtual_jtag_0" />
  <messages>
   <message level="Debug" culprit="u_vjtag">queue size: 0 starting:altera_virtual_jtag "submodules/sld_virtual_jtag"</message>
   <message level="Info" culprit="virtual_jtag_0"><![CDATA["<b>u_vjtag</b>" instantiated <b>altera_virtual_jtag</b> "<b>virtual_jtag_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
