##Coumputer Architecture 
###MIPS PIPELINED CPU

-----

> ZJU CA 2015 

-----

* Lab1 Single Cycle MIPS CPU, the controller module has redundance.

* Lab2 Pipelined CPU with hazards, using new structure on top & controller.

* Lab3 Pipelined CPU with stalls. 

