
stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005630  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08005740  08005740  00006740  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005afc  08005afc  000071d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005afc  08005afc  000071d8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005afc  08005afc  000071d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005afc  08005afc  00006afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005b00  08005b00  00006b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08005b04  00007000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  200001d8  08005cdc  000071d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  08005cdc  00007500  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000071d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000057fb  00000000  00000000  00007201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001607  00000000  00000000  0000c9fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000640  00000000  00000000  0000e008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000049b  00000000  00000000  0000e648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000027ad  00000000  00000000  0000eae3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000089a5  00000000  00000000  00011290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088fd8  00000000  00000000  00019c35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a2c0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029cc  00000000  00000000  000a2c50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000a561c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08005728 	.word	0x08005728

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08005728 	.word	0x08005728

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2uiz>:
 80009fc:	004a      	lsls	r2, r1, #1
 80009fe:	d211      	bcs.n	8000a24 <__aeabi_d2uiz+0x28>
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a04:	d211      	bcs.n	8000a2a <__aeabi_d2uiz+0x2e>
 8000a06:	d50d      	bpl.n	8000a24 <__aeabi_d2uiz+0x28>
 8000a08:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d40e      	bmi.n	8000a30 <__aeabi_d2uiz+0x34>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a22:	4770      	bx	lr
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a2e:	d102      	bne.n	8000a36 <__aeabi_d2uiz+0x3a>
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295
 8000a34:	4770      	bx	lr
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	4770      	bx	lr

08000a3c <__aeabi_d2f>:
 8000a3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a44:	bf24      	itt	cs
 8000a46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a4e:	d90d      	bls.n	8000a6c <__aeabi_d2f+0x30>
 8000a50:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a5c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a64:	bf08      	it	eq
 8000a66:	f020 0001 	biceq.w	r0, r0, #1
 8000a6a:	4770      	bx	lr
 8000a6c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a70:	d121      	bne.n	8000ab6 <__aeabi_d2f+0x7a>
 8000a72:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a76:	bfbc      	itt	lt
 8000a78:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a7c:	4770      	bxlt	lr
 8000a7e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a86:	f1c2 0218 	rsb	r2, r2, #24
 8000a8a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a92:	fa20 f002 	lsr.w	r0, r0, r2
 8000a96:	bf18      	it	ne
 8000a98:	f040 0001 	orrne.w	r0, r0, #1
 8000a9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aa4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aa8:	ea40 000c 	orr.w	r0, r0, ip
 8000aac:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ab4:	e7cc      	b.n	8000a50 <__aeabi_d2f+0x14>
 8000ab6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aba:	d107      	bne.n	8000acc <__aeabi_d2f+0x90>
 8000abc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac0:	bf1e      	ittt	ne
 8000ac2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ac6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aca:	4770      	bxne	lr
 8000acc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ad0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ad4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_frsub>:
 8000adc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ae0:	e002      	b.n	8000ae8 <__addsf3>
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_fsub>:
 8000ae4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ae8 <__addsf3>:
 8000ae8:	0042      	lsls	r2, r0, #1
 8000aea:	bf1f      	itttt	ne
 8000aec:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000af0:	ea92 0f03 	teqne	r2, r3
 8000af4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000af8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000afc:	d06a      	beq.n	8000bd4 <__addsf3+0xec>
 8000afe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b02:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b06:	bfc1      	itttt	gt
 8000b08:	18d2      	addgt	r2, r2, r3
 8000b0a:	4041      	eorgt	r1, r0
 8000b0c:	4048      	eorgt	r0, r1
 8000b0e:	4041      	eorgt	r1, r0
 8000b10:	bfb8      	it	lt
 8000b12:	425b      	neglt	r3, r3
 8000b14:	2b19      	cmp	r3, #25
 8000b16:	bf88      	it	hi
 8000b18:	4770      	bxhi	lr
 8000b1a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b22:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b26:	bf18      	it	ne
 8000b28:	4240      	negne	r0, r0
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b32:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b36:	bf18      	it	ne
 8000b38:	4249      	negne	r1, r1
 8000b3a:	ea92 0f03 	teq	r2, r3
 8000b3e:	d03f      	beq.n	8000bc0 <__addsf3+0xd8>
 8000b40:	f1a2 0201 	sub.w	r2, r2, #1
 8000b44:	fa41 fc03 	asr.w	ip, r1, r3
 8000b48:	eb10 000c 	adds.w	r0, r0, ip
 8000b4c:	f1c3 0320 	rsb	r3, r3, #32
 8000b50:	fa01 f103 	lsl.w	r1, r1, r3
 8000b54:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b58:	d502      	bpl.n	8000b60 <__addsf3+0x78>
 8000b5a:	4249      	negs	r1, r1
 8000b5c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b60:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b64:	d313      	bcc.n	8000b8e <__addsf3+0xa6>
 8000b66:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b6a:	d306      	bcc.n	8000b7a <__addsf3+0x92>
 8000b6c:	0840      	lsrs	r0, r0, #1
 8000b6e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b72:	f102 0201 	add.w	r2, r2, #1
 8000b76:	2afe      	cmp	r2, #254	@ 0xfe
 8000b78:	d251      	bcs.n	8000c1e <__addsf3+0x136>
 8000b7a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b7e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b82:	bf08      	it	eq
 8000b84:	f020 0001 	biceq.w	r0, r0, #1
 8000b88:	ea40 0003 	orr.w	r0, r0, r3
 8000b8c:	4770      	bx	lr
 8000b8e:	0049      	lsls	r1, r1, #1
 8000b90:	eb40 0000 	adc.w	r0, r0, r0
 8000b94:	3a01      	subs	r2, #1
 8000b96:	bf28      	it	cs
 8000b98:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b9c:	d2ed      	bcs.n	8000b7a <__addsf3+0x92>
 8000b9e:	fab0 fc80 	clz	ip, r0
 8000ba2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ba6:	ebb2 020c 	subs.w	r2, r2, ip
 8000baa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bae:	bfaa      	itet	ge
 8000bb0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bb4:	4252      	neglt	r2, r2
 8000bb6:	4318      	orrge	r0, r3
 8000bb8:	bfbc      	itt	lt
 8000bba:	40d0      	lsrlt	r0, r2
 8000bbc:	4318      	orrlt	r0, r3
 8000bbe:	4770      	bx	lr
 8000bc0:	f092 0f00 	teq	r2, #0
 8000bc4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bc8:	bf06      	itte	eq
 8000bca:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bce:	3201      	addeq	r2, #1
 8000bd0:	3b01      	subne	r3, #1
 8000bd2:	e7b5      	b.n	8000b40 <__addsf3+0x58>
 8000bd4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bd8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bdc:	bf18      	it	ne
 8000bde:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000be2:	d021      	beq.n	8000c28 <__addsf3+0x140>
 8000be4:	ea92 0f03 	teq	r2, r3
 8000be8:	d004      	beq.n	8000bf4 <__addsf3+0x10c>
 8000bea:	f092 0f00 	teq	r2, #0
 8000bee:	bf08      	it	eq
 8000bf0:	4608      	moveq	r0, r1
 8000bf2:	4770      	bx	lr
 8000bf4:	ea90 0f01 	teq	r0, r1
 8000bf8:	bf1c      	itt	ne
 8000bfa:	2000      	movne	r0, #0
 8000bfc:	4770      	bxne	lr
 8000bfe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c02:	d104      	bne.n	8000c0e <__addsf3+0x126>
 8000c04:	0040      	lsls	r0, r0, #1
 8000c06:	bf28      	it	cs
 8000c08:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c0c:	4770      	bx	lr
 8000c0e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c12:	bf3c      	itt	cc
 8000c14:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c18:	4770      	bxcc	lr
 8000c1a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c1e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c22:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c26:	4770      	bx	lr
 8000c28:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c2c:	bf16      	itet	ne
 8000c2e:	4608      	movne	r0, r1
 8000c30:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c34:	4601      	movne	r1, r0
 8000c36:	0242      	lsls	r2, r0, #9
 8000c38:	bf06      	itte	eq
 8000c3a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c3e:	ea90 0f01 	teqeq	r0, r1
 8000c42:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_ui2f>:
 8000c48:	f04f 0300 	mov.w	r3, #0
 8000c4c:	e004      	b.n	8000c58 <__aeabi_i2f+0x8>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_i2f>:
 8000c50:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c54:	bf48      	it	mi
 8000c56:	4240      	negmi	r0, r0
 8000c58:	ea5f 0c00 	movs.w	ip, r0
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c64:	4601      	mov	r1, r0
 8000c66:	f04f 0000 	mov.w	r0, #0
 8000c6a:	e01c      	b.n	8000ca6 <__aeabi_l2f+0x2a>

08000c6c <__aeabi_ul2f>:
 8000c6c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c70:	bf08      	it	eq
 8000c72:	4770      	bxeq	lr
 8000c74:	f04f 0300 	mov.w	r3, #0
 8000c78:	e00a      	b.n	8000c90 <__aeabi_l2f+0x14>
 8000c7a:	bf00      	nop

08000c7c <__aeabi_l2f>:
 8000c7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c80:	bf08      	it	eq
 8000c82:	4770      	bxeq	lr
 8000c84:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c88:	d502      	bpl.n	8000c90 <__aeabi_l2f+0x14>
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	ea5f 0c01 	movs.w	ip, r1
 8000c94:	bf02      	ittt	eq
 8000c96:	4684      	moveq	ip, r0
 8000c98:	4601      	moveq	r1, r0
 8000c9a:	2000      	moveq	r0, #0
 8000c9c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ca0:	bf08      	it	eq
 8000ca2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ca6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000caa:	fabc f28c 	clz	r2, ip
 8000cae:	3a08      	subs	r2, #8
 8000cb0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cb4:	db10      	blt.n	8000cd8 <__aeabi_l2f+0x5c>
 8000cb6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cba:	4463      	add	r3, ip
 8000cbc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cc0:	f1c2 0220 	rsb	r2, r2, #32
 8000cc4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ccc:	eb43 0002 	adc.w	r0, r3, r2
 8000cd0:	bf08      	it	eq
 8000cd2:	f020 0001 	biceq.w	r0, r0, #1
 8000cd6:	4770      	bx	lr
 8000cd8:	f102 0220 	add.w	r2, r2, #32
 8000cdc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ce0:	f1c2 0220 	rsb	r2, r2, #32
 8000ce4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ce8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cec:	eb43 0002 	adc.w	r0, r3, r2
 8000cf0:	bf08      	it	eq
 8000cf2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_fmul>:
 8000cf8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cfc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d00:	bf1e      	ittt	ne
 8000d02:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d06:	ea92 0f0c 	teqne	r2, ip
 8000d0a:	ea93 0f0c 	teqne	r3, ip
 8000d0e:	d06f      	beq.n	8000df0 <__aeabi_fmul+0xf8>
 8000d10:	441a      	add	r2, r3
 8000d12:	ea80 0c01 	eor.w	ip, r0, r1
 8000d16:	0240      	lsls	r0, r0, #9
 8000d18:	bf18      	it	ne
 8000d1a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d1e:	d01e      	beq.n	8000d5e <__aeabi_fmul+0x66>
 8000d20:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d24:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d28:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d2c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d30:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d34:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d38:	bf3e      	ittt	cc
 8000d3a:	0049      	lslcc	r1, r1, #1
 8000d3c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d40:	005b      	lslcc	r3, r3, #1
 8000d42:	ea40 0001 	orr.w	r0, r0, r1
 8000d46:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d4a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d4c:	d81d      	bhi.n	8000d8a <__aeabi_fmul+0x92>
 8000d4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d52:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d56:	bf08      	it	eq
 8000d58:	f020 0001 	biceq.w	r0, r0, #1
 8000d5c:	4770      	bx	lr
 8000d5e:	f090 0f00 	teq	r0, #0
 8000d62:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d66:	bf08      	it	eq
 8000d68:	0249      	lsleq	r1, r1, #9
 8000d6a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d6e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d72:	3a7f      	subs	r2, #127	@ 0x7f
 8000d74:	bfc2      	ittt	gt
 8000d76:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d7a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d7e:	4770      	bxgt	lr
 8000d80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d84:	f04f 0300 	mov.w	r3, #0
 8000d88:	3a01      	subs	r2, #1
 8000d8a:	dc5d      	bgt.n	8000e48 <__aeabi_fmul+0x150>
 8000d8c:	f112 0f19 	cmn.w	r2, #25
 8000d90:	bfdc      	itt	le
 8000d92:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d96:	4770      	bxle	lr
 8000d98:	f1c2 0200 	rsb	r2, r2, #0
 8000d9c:	0041      	lsls	r1, r0, #1
 8000d9e:	fa21 f102 	lsr.w	r1, r1, r2
 8000da2:	f1c2 0220 	rsb	r2, r2, #32
 8000da6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000daa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dae:	f140 0000 	adc.w	r0, r0, #0
 8000db2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000db6:	bf08      	it	eq
 8000db8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dbc:	4770      	bx	lr
 8000dbe:	f092 0f00 	teq	r2, #0
 8000dc2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000dc6:	bf02      	ittt	eq
 8000dc8:	0040      	lsleq	r0, r0, #1
 8000dca:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dce:	3a01      	subeq	r2, #1
 8000dd0:	d0f9      	beq.n	8000dc6 <__aeabi_fmul+0xce>
 8000dd2:	ea40 000c 	orr.w	r0, r0, ip
 8000dd6:	f093 0f00 	teq	r3, #0
 8000dda:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dde:	bf02      	ittt	eq
 8000de0:	0049      	lsleq	r1, r1, #1
 8000de2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000de6:	3b01      	subeq	r3, #1
 8000de8:	d0f9      	beq.n	8000dde <__aeabi_fmul+0xe6>
 8000dea:	ea41 010c 	orr.w	r1, r1, ip
 8000dee:	e78f      	b.n	8000d10 <__aeabi_fmul+0x18>
 8000df0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000df4:	ea92 0f0c 	teq	r2, ip
 8000df8:	bf18      	it	ne
 8000dfa:	ea93 0f0c 	teqne	r3, ip
 8000dfe:	d00a      	beq.n	8000e16 <__aeabi_fmul+0x11e>
 8000e00:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e04:	bf18      	it	ne
 8000e06:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e0a:	d1d8      	bne.n	8000dbe <__aeabi_fmul+0xc6>
 8000e0c:	ea80 0001 	eor.w	r0, r0, r1
 8000e10:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e14:	4770      	bx	lr
 8000e16:	f090 0f00 	teq	r0, #0
 8000e1a:	bf17      	itett	ne
 8000e1c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e20:	4608      	moveq	r0, r1
 8000e22:	f091 0f00 	teqne	r1, #0
 8000e26:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e2a:	d014      	beq.n	8000e56 <__aeabi_fmul+0x15e>
 8000e2c:	ea92 0f0c 	teq	r2, ip
 8000e30:	d101      	bne.n	8000e36 <__aeabi_fmul+0x13e>
 8000e32:	0242      	lsls	r2, r0, #9
 8000e34:	d10f      	bne.n	8000e56 <__aeabi_fmul+0x15e>
 8000e36:	ea93 0f0c 	teq	r3, ip
 8000e3a:	d103      	bne.n	8000e44 <__aeabi_fmul+0x14c>
 8000e3c:	024b      	lsls	r3, r1, #9
 8000e3e:	bf18      	it	ne
 8000e40:	4608      	movne	r0, r1
 8000e42:	d108      	bne.n	8000e56 <__aeabi_fmul+0x15e>
 8000e44:	ea80 0001 	eor.w	r0, r0, r1
 8000e48:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e54:	4770      	bx	lr
 8000e56:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e5a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e5e:	4770      	bx	lr

08000e60 <__aeabi_fdiv>:
 8000e60:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e64:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e68:	bf1e      	ittt	ne
 8000e6a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6e:	ea92 0f0c 	teqne	r2, ip
 8000e72:	ea93 0f0c 	teqne	r3, ip
 8000e76:	d069      	beq.n	8000f4c <__aeabi_fdiv+0xec>
 8000e78:	eba2 0203 	sub.w	r2, r2, r3
 8000e7c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e80:	0249      	lsls	r1, r1, #9
 8000e82:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e86:	d037      	beq.n	8000ef8 <__aeabi_fdiv+0x98>
 8000e88:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e8c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e90:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	428b      	cmp	r3, r1
 8000e9a:	bf38      	it	cc
 8000e9c:	005b      	lslcc	r3, r3, #1
 8000e9e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ea2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	bf24      	itt	cs
 8000eaa:	1a5b      	subcs	r3, r3, r1
 8000eac:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eb0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000eb4:	bf24      	itt	cs
 8000eb6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eba:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ebe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ec2:	bf24      	itt	cs
 8000ec4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ec8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ecc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ed0:	bf24      	itt	cs
 8000ed2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ed6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eda:	011b      	lsls	r3, r3, #4
 8000edc:	bf18      	it	ne
 8000ede:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ee2:	d1e0      	bne.n	8000ea6 <__aeabi_fdiv+0x46>
 8000ee4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ee6:	f63f af50 	bhi.w	8000d8a <__aeabi_fmul+0x92>
 8000eea:	428b      	cmp	r3, r1
 8000eec:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ef0:	bf08      	it	eq
 8000ef2:	f020 0001 	biceq.w	r0, r0, #1
 8000ef6:	4770      	bx	lr
 8000ef8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000efc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f00:	327f      	adds	r2, #127	@ 0x7f
 8000f02:	bfc2      	ittt	gt
 8000f04:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f08:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f0c:	4770      	bxgt	lr
 8000f0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f12:	f04f 0300 	mov.w	r3, #0
 8000f16:	3a01      	subs	r2, #1
 8000f18:	e737      	b.n	8000d8a <__aeabi_fmul+0x92>
 8000f1a:	f092 0f00 	teq	r2, #0
 8000f1e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f22:	bf02      	ittt	eq
 8000f24:	0040      	lsleq	r0, r0, #1
 8000f26:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f2a:	3a01      	subeq	r2, #1
 8000f2c:	d0f9      	beq.n	8000f22 <__aeabi_fdiv+0xc2>
 8000f2e:	ea40 000c 	orr.w	r0, r0, ip
 8000f32:	f093 0f00 	teq	r3, #0
 8000f36:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f3a:	bf02      	ittt	eq
 8000f3c:	0049      	lsleq	r1, r1, #1
 8000f3e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f42:	3b01      	subeq	r3, #1
 8000f44:	d0f9      	beq.n	8000f3a <__aeabi_fdiv+0xda>
 8000f46:	ea41 010c 	orr.w	r1, r1, ip
 8000f4a:	e795      	b.n	8000e78 <__aeabi_fdiv+0x18>
 8000f4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	d108      	bne.n	8000f68 <__aeabi_fdiv+0x108>
 8000f56:	0242      	lsls	r2, r0, #9
 8000f58:	f47f af7d 	bne.w	8000e56 <__aeabi_fmul+0x15e>
 8000f5c:	ea93 0f0c 	teq	r3, ip
 8000f60:	f47f af70 	bne.w	8000e44 <__aeabi_fmul+0x14c>
 8000f64:	4608      	mov	r0, r1
 8000f66:	e776      	b.n	8000e56 <__aeabi_fmul+0x15e>
 8000f68:	ea93 0f0c 	teq	r3, ip
 8000f6c:	d104      	bne.n	8000f78 <__aeabi_fdiv+0x118>
 8000f6e:	024b      	lsls	r3, r1, #9
 8000f70:	f43f af4c 	beq.w	8000e0c <__aeabi_fmul+0x114>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e76e      	b.n	8000e56 <__aeabi_fmul+0x15e>
 8000f78:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f7c:	bf18      	it	ne
 8000f7e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f82:	d1ca      	bne.n	8000f1a <__aeabi_fdiv+0xba>
 8000f84:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f88:	f47f af5c 	bne.w	8000e44 <__aeabi_fmul+0x14c>
 8000f8c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f90:	f47f af3c 	bne.w	8000e0c <__aeabi_fmul+0x114>
 8000f94:	e75f      	b.n	8000e56 <__aeabi_fmul+0x15e>
 8000f96:	bf00      	nop

08000f98 <__gesf2>:
 8000f98:	f04f 3cff 	mov.w	ip, #4294967295
 8000f9c:	e006      	b.n	8000fac <__cmpsf2+0x4>
 8000f9e:	bf00      	nop

08000fa0 <__lesf2>:
 8000fa0:	f04f 0c01 	mov.w	ip, #1
 8000fa4:	e002      	b.n	8000fac <__cmpsf2+0x4>
 8000fa6:	bf00      	nop

08000fa8 <__cmpsf2>:
 8000fa8:	f04f 0c01 	mov.w	ip, #1
 8000fac:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fb0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fbc:	bf18      	it	ne
 8000fbe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fc2:	d011      	beq.n	8000fe8 <__cmpsf2+0x40>
 8000fc4:	b001      	add	sp, #4
 8000fc6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fca:	bf18      	it	ne
 8000fcc:	ea90 0f01 	teqne	r0, r1
 8000fd0:	bf58      	it	pl
 8000fd2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fd6:	bf88      	it	hi
 8000fd8:	17c8      	asrhi	r0, r1, #31
 8000fda:	bf38      	it	cc
 8000fdc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fe0:	bf18      	it	ne
 8000fe2:	f040 0001 	orrne.w	r0, r0, #1
 8000fe6:	4770      	bx	lr
 8000fe8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fec:	d102      	bne.n	8000ff4 <__cmpsf2+0x4c>
 8000fee:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ff2:	d105      	bne.n	8001000 <__cmpsf2+0x58>
 8000ff4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ff8:	d1e4      	bne.n	8000fc4 <__cmpsf2+0x1c>
 8000ffa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ffe:	d0e1      	beq.n	8000fc4 <__cmpsf2+0x1c>
 8001000:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <__aeabi_cfrcmple>:
 8001008:	4684      	mov	ip, r0
 800100a:	4608      	mov	r0, r1
 800100c:	4661      	mov	r1, ip
 800100e:	e7ff      	b.n	8001010 <__aeabi_cfcmpeq>

08001010 <__aeabi_cfcmpeq>:
 8001010:	b50f      	push	{r0, r1, r2, r3, lr}
 8001012:	f7ff ffc9 	bl	8000fa8 <__cmpsf2>
 8001016:	2800      	cmp	r0, #0
 8001018:	bf48      	it	mi
 800101a:	f110 0f00 	cmnmi.w	r0, #0
 800101e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001020 <__aeabi_fcmpeq>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff fff4 	bl	8001010 <__aeabi_cfcmpeq>
 8001028:	bf0c      	ite	eq
 800102a:	2001      	moveq	r0, #1
 800102c:	2000      	movne	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmplt>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffea 	bl	8001010 <__aeabi_cfcmpeq>
 800103c:	bf34      	ite	cc
 800103e:	2001      	movcc	r0, #1
 8001040:	2000      	movcs	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmple>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffe0 	bl	8001010 <__aeabi_cfcmpeq>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpge>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffd2 	bl	8001008 <__aeabi_cfrcmple>
 8001064:	bf94      	ite	ls
 8001066:	2001      	movls	r0, #1
 8001068:	2000      	movhi	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmpgt>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff ffc8 	bl	8001008 <__aeabi_cfrcmple>
 8001078:	bf34      	ite	cc
 800107a:	2001      	movcc	r0, #1
 800107c:	2000      	movcs	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_f2uiz>:
 8001084:	0042      	lsls	r2, r0, #1
 8001086:	d20e      	bcs.n	80010a6 <__aeabi_f2uiz+0x22>
 8001088:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800108c:	d30b      	bcc.n	80010a6 <__aeabi_f2uiz+0x22>
 800108e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001092:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001096:	d409      	bmi.n	80010ac <__aeabi_f2uiz+0x28>
 8001098:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800109c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010a0:	fa23 f002 	lsr.w	r0, r3, r2
 80010a4:	4770      	bx	lr
 80010a6:	f04f 0000 	mov.w	r0, #0
 80010aa:	4770      	bx	lr
 80010ac:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010b0:	d101      	bne.n	80010b6 <__aeabi_f2uiz+0x32>
 80010b2:	0242      	lsls	r2, r0, #9
 80010b4:	d102      	bne.n	80010bc <__aeabi_f2uiz+0x38>
 80010b6:	f04f 30ff 	mov.w	r0, #4294967295
 80010ba:	4770      	bx	lr
 80010bc:	f04f 0000 	mov.w	r0, #0
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop

080010c4 <__aeabi_d2lz>:
 80010c4:	b538      	push	{r3, r4, r5, lr}
 80010c6:	2200      	movs	r2, #0
 80010c8:	2300      	movs	r3, #0
 80010ca:	4604      	mov	r4, r0
 80010cc:	460d      	mov	r5, r1
 80010ce:	f7ff fc6d 	bl	80009ac <__aeabi_dcmplt>
 80010d2:	b928      	cbnz	r0, 80010e0 <__aeabi_d2lz+0x1c>
 80010d4:	4620      	mov	r0, r4
 80010d6:	4629      	mov	r1, r5
 80010d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010dc:	f000 b80a 	b.w	80010f4 <__aeabi_d2ulz>
 80010e0:	4620      	mov	r0, r4
 80010e2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80010e6:	f000 f805 	bl	80010f4 <__aeabi_d2ulz>
 80010ea:	4240      	negs	r0, r0
 80010ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010f0:	bd38      	pop	{r3, r4, r5, pc}
 80010f2:	bf00      	nop

080010f4 <__aeabi_d2ulz>:
 80010f4:	b5d0      	push	{r4, r6, r7, lr}
 80010f6:	2200      	movs	r2, #0
 80010f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001128 <__aeabi_d2ulz+0x34>)
 80010fa:	4606      	mov	r6, r0
 80010fc:	460f      	mov	r7, r1
 80010fe:	f7ff f9e3 	bl	80004c8 <__aeabi_dmul>
 8001102:	f7ff fc7b 	bl	80009fc <__aeabi_d2uiz>
 8001106:	4604      	mov	r4, r0
 8001108:	f7ff f964 	bl	80003d4 <__aeabi_ui2d>
 800110c:	2200      	movs	r2, #0
 800110e:	4b07      	ldr	r3, [pc, #28]	@ (800112c <__aeabi_d2ulz+0x38>)
 8001110:	f7ff f9da 	bl	80004c8 <__aeabi_dmul>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4630      	mov	r0, r6
 800111a:	4639      	mov	r1, r7
 800111c:	f7ff f81c 	bl	8000158 <__aeabi_dsub>
 8001120:	f7ff fc6c 	bl	80009fc <__aeabi_d2uiz>
 8001124:	4621      	mov	r1, r4
 8001126:	bdd0      	pop	{r4, r6, r7, pc}
 8001128:	3df00000 	.word	0x3df00000
 800112c:	41f00000 	.word	0x41f00000

08001130 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800113a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113e:	2b00      	cmp	r3, #0
 8001140:	db0b      	blt.n	800115a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	f003 021f 	and.w	r2, r3, #31
 8001148:	4906      	ldr	r1, [pc, #24]	@ (8001164 <__NVIC_EnableIRQ+0x34>)
 800114a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114e:	095b      	lsrs	r3, r3, #5
 8001150:	2001      	movs	r0, #1
 8001152:	fa00 f202 	lsl.w	r2, r0, r2
 8001156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr
 8001164:	e000e100 	.word	0xe000e100

08001168 <delay_ms>:
void UART_Init(void);
char UART_ReadChar(void);
int UART_ReadLine(char *buffer, int max_len);

// Dummy delay (for simulation only)
void delay_ms(uint32_t ms) {
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	for (volatile uint32_t i = 0; i < ms * 1000; i++) {
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	e003      	b.n	800117e <delay_ms+0x16>
		__asm("NOP");
 8001176:	bf00      	nop
	for (volatile uint32_t i = 0; i < ms * 1000; i++) {
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	3301      	adds	r3, #1
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001184:	fb03 f202 	mul.w	r2, r3, r2
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	429a      	cmp	r2, r3
 800118c:	d8f3      	bhi.n	8001176 <delay_ms+0xe>
	}
}
 800118e:	bf00      	nop
 8001190:	bf00      	nop
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	bc80      	pop	{r7}
 8001198:	4770      	bx	lr
	...

0800119c <main>:

int main(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b098      	sub	sp, #96	@ 0x60
 80011a0:	af0a      	add	r7, sp, #40	@ 0x28
	// Initialize UART
	UART_Init();
 80011a2:	f000 f8bb 	bl	800131c <UART_Init>

	// === Left Motor (TIM3, PA4/PA5) ===
	TIM_TypeDef *leftTimer = TIM3;
 80011a6:	4b51      	ldr	r3, [pc, #324]	@ (80012ec <main+0x150>)
 80011a8:	637b      	str	r3, [r7, #52]	@ 0x34
	uint8_t leftChannel = 1;
 80011aa:	2301      	movs	r3, #1
 80011ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	GPIO_TypeDef *leftDir1Port = GPIOA;
 80011b0:	4b4f      	ldr	r3, [pc, #316]	@ (80012f0 <main+0x154>)
 80011b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint8_t leftDir1Pin = 4;
 80011b4:	2304      	movs	r3, #4
 80011b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	GPIO_TypeDef *leftDir2Port = GPIOA;
 80011ba:	4b4d      	ldr	r3, [pc, #308]	@ (80012f0 <main+0x154>)
 80011bc:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t leftDir2Pin = 5;
 80011be:	2305      	movs	r3, #5
 80011c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	// === Right Motor (TIM4, PB6/PB7) ===
	TIM_TypeDef *rightTimer = TIM4;
 80011c4:	4b4b      	ldr	r3, [pc, #300]	@ (80012f4 <main+0x158>)
 80011c6:	61fb      	str	r3, [r7, #28]
	uint8_t rightChannel = 2;
 80011c8:	2302      	movs	r3, #2
 80011ca:	76fb      	strb	r3, [r7, #27]
	GPIO_TypeDef *rightDir1Port = GPIOA;
 80011cc:	4b48      	ldr	r3, [pc, #288]	@ (80012f0 <main+0x154>)
 80011ce:	617b      	str	r3, [r7, #20]
	uint8_t rightDir1Pin = 2;
 80011d0:	2302      	movs	r3, #2
 80011d2:	74fb      	strb	r3, [r7, #19]
	GPIO_TypeDef *rightDir2Port = GPIOA;
 80011d4:	4b46      	ldr	r3, [pc, #280]	@ (80012f0 <main+0x154>)
 80011d6:	60fb      	str	r3, [r7, #12]
	uint8_t rightDir2Pin = 3;
 80011d8:	2303      	movs	r3, #3
 80011da:	72fb      	strb	r3, [r7, #11]

	// === Init Car Motors ===
	CAR_init(leftTimer, leftChannel, PWM_FREQ_HZ, leftDir1Port, leftDir2Port,
 80011dc:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 80011e0:	7afb      	ldrb	r3, [r7, #11]
 80011e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80011e4:	7cfb      	ldrb	r3, [r7, #19]
 80011e6:	9308      	str	r3, [sp, #32]
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	9307      	str	r3, [sp, #28]
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	9306      	str	r3, [sp, #24]
 80011f0:	4b41      	ldr	r3, [pc, #260]	@ (80012f8 <main+0x15c>)
 80011f2:	9305      	str	r3, [sp, #20]
 80011f4:	7efb      	ldrb	r3, [r7, #27]
 80011f6:	9304      	str	r3, [sp, #16]
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	9303      	str	r3, [sp, #12]
 80011fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001200:	9302      	str	r3, [sp, #8]
 8001202:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001206:	9301      	str	r3, [sp, #4]
 8001208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120a:	9300      	str	r3, [sp, #0]
 800120c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800120e:	4a3a      	ldr	r2, [pc, #232]	@ (80012f8 <main+0x15c>)
 8001210:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001212:	f000 fa57 	bl	80016c4 <CAR_init>
			leftDir1Pin, leftDir2Pin, rightTimer, rightChannel, PWM_FREQ_HZ,
			rightDir1Port, rightDir2Port, rightDir1Pin, rightDir2Pin);

	// === Init Millisecond Timer (TIM2 used for timing) ===
	TIM_initMillis(TIM2, 1);  // 1ms resolution
 8001216:	2101      	movs	r1, #1
 8001218:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800121c:	f001 f8f0 	bl	8002400 <TIM_initMillis>
	delay_ms(50);
 8001220:	2032      	movs	r0, #50	@ 0x32
 8001222:	f7ff ffa1 	bl	8001168 <delay_ms>

	// === Initialize PD controllers ===
	PD_init(1.0f, 0.5f);        // Distance PD
 8001226:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800122a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800122e:	f000 fd45 	bl	8001cbc <PD_init>
	PD_init_angle(2.0f, 1.0f);  // Angle control gains
 8001232:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001236:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800123a:	f000 fbff 	bl	8001a3c <PD_init_angle>

	while (1) {
		// Read one line from UART (blocking until '\n')
		if (UART_ReadLine(uart_rx_buffer, UART_BUFFER_SIZE)) {
 800123e:	2140      	movs	r1, #64	@ 0x40
 8001240:	482e      	ldr	r0, [pc, #184]	@ (80012fc <main+0x160>)
 8001242:	f000 f8e9 	bl	8001418 <UART_ReadLine>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d033      	beq.n	80012b4 <main+0x118>
			// uart_rx_buffer contains something like: "123.45,67.89"

			// Parse distance and angle
			char *comma_pos = strchr(uart_rx_buffer, ',');
 800124c:	212c      	movs	r1, #44	@ 0x2c
 800124e:	482b      	ldr	r0, [pc, #172]	@ (80012fc <main+0x160>)
 8001250:	f002 fb7b 	bl	800394a <strchr>
 8001254:	6078      	str	r0, [r7, #4]
			if (comma_pos != NULL) {
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d02b      	beq.n	80012b4 <main+0x118>
				*comma_pos = 0; // Null terminate distance part
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2200      	movs	r2, #0
 8001260:	701a      	strb	r2, [r3, #0]
				distance = atof(uart_rx_buffer)/10;
 8001262:	4826      	ldr	r0, [pc, #152]	@ (80012fc <main+0x160>)
 8001264:	f001 fc5a 	bl	8002b1c <atof>
 8001268:	f04f 0200 	mov.w	r2, #0
 800126c:	4b24      	ldr	r3, [pc, #144]	@ (8001300 <main+0x164>)
 800126e:	f7ff fa55 	bl	800071c <__aeabi_ddiv>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4610      	mov	r0, r2
 8001278:	4619      	mov	r1, r3
 800127a:	f7ff fbdf 	bl	8000a3c <__aeabi_d2f>
 800127e:	4603      	mov	r3, r0
 8001280:	4a20      	ldr	r2, [pc, #128]	@ (8001304 <main+0x168>)
 8001282:	6013      	str	r3, [r2, #0]
				angle = atof(comma_pos + 1);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3301      	adds	r3, #1
 8001288:	4618      	mov	r0, r3
 800128a:	f001 fc47 	bl	8002b1c <atof>
 800128e:	4602      	mov	r2, r0
 8001290:	460b      	mov	r3, r1
 8001292:	4610      	mov	r0, r2
 8001294:	4619      	mov	r1, r3
 8001296:	f7ff fbd1 	bl	8000a3c <__aeabi_d2f>
 800129a:	4603      	mov	r3, r0
 800129c:	4a1a      	ldr	r2, [pc, #104]	@ (8001308 <main+0x16c>)
 800129e:	6013      	str	r3, [r2, #0]
				realangle=angle-90;
 80012a0:	4b19      	ldr	r3, [pc, #100]	@ (8001308 <main+0x16c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4919      	ldr	r1, [pc, #100]	@ (800130c <main+0x170>)
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff fc1c 	bl	8000ae4 <__aeabi_fsub>
 80012ac:	4603      	mov	r3, r0
 80012ae:	461a      	mov	r2, r3
 80012b0:	4b17      	ldr	r3, [pc, #92]	@ (8001310 <main+0x174>)
 80012b2:	601a      	str	r2, [r3, #0]

				// Optional: Validate values (e.g., distance > 0)
			}
		}

		current_time_ms = TIM_Millis();
 80012b4:	f001 f8fe 	bl	80024b4 <TIM_Millis>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4915      	ldr	r1, [pc, #84]	@ (8001314 <main+0x178>)
 80012be:	e9c1 2300 	strd	r2, r3, [r1]

		// Use received values instead of simulated
		if(distance!=0)
 80012c2:	4b10      	ldr	r3, [pc, #64]	@ (8001304 <main+0x168>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f04f 0100 	mov.w	r1, #0
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fea8 	bl	8001020 <__aeabi_fcmpeq>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d105      	bne.n	80012e2 <main+0x146>
		//PD_update_from_distance(distance, current_time_ms);
		PD_update_angle(10, current_time_ms);
 80012d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <main+0x178>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	480e      	ldr	r0, [pc, #56]	@ (8001318 <main+0x17c>)
 80012de:	f000 fbc1 	bl	8001a64 <PD_update_angle>

		delay_ms(1);
 80012e2:	2001      	movs	r0, #1
 80012e4:	f7ff ff40 	bl	8001168 <delay_ms>
		if (UART_ReadLine(uart_rx_buffer, UART_BUFFER_SIZE)) {
 80012e8:	e7a9      	b.n	800123e <main+0xa2>
 80012ea:	bf00      	nop
 80012ec:	40000400 	.word	0x40000400
 80012f0:	40010800 	.word	0x40010800
 80012f4:	40000800 	.word	0x40000800
 80012f8:	447a0000 	.word	0x447a0000
 80012fc:	20000200 	.word	0x20000200
 8001300:	40240000 	.word	0x40240000
 8001304:	200001f4 	.word	0x200001f4
 8001308:	200001f8 	.word	0x200001f8
 800130c:	42b40000 	.word	0x42b40000
 8001310:	200001fc 	.word	0x200001fc
 8001314:	20000000 	.word	0x20000000
 8001318:	41200000 	.word	0x41200000

0800131c <UART_Init>:
volatile uint8_t uart_line_ready = 0;

extern char uart_rx_buffer_copy[UART_BUFFER_SIZE];  // For main() to access safely

// Initialize USART1 with RX interrupt enabled
void UART_Init(void) {
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_USART1EN;
 8001320:	4b17      	ldr	r3, [pc, #92]	@ (8001380 <UART_Init+0x64>)
 8001322:	699b      	ldr	r3, [r3, #24]
 8001324:	4a16      	ldr	r2, [pc, #88]	@ (8001380 <UART_Init+0x64>)
 8001326:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800132a:	f043 0304 	orr.w	r3, r3, #4
 800132e:	6193      	str	r3, [r2, #24]

    GPIOA->CRH &= ~(GPIO_CRH_MODE9 | GPIO_CRH_CNF9 | GPIO_CRH_MODE10 | GPIO_CRH_CNF10);
 8001330:	4b14      	ldr	r3, [pc, #80]	@ (8001384 <UART_Init+0x68>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	4a13      	ldr	r2, [pc, #76]	@ (8001384 <UART_Init+0x68>)
 8001336:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800133a:	6053      	str	r3, [r2, #4]
    GPIOA->CRH |= (0x3 << GPIO_CRH_MODE9_Pos) | (0x2 << GPIO_CRH_CNF9_Pos);   // PA9: TX
 800133c:	4b11      	ldr	r3, [pc, #68]	@ (8001384 <UART_Init+0x68>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	4a10      	ldr	r2, [pc, #64]	@ (8001384 <UART_Init+0x68>)
 8001342:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8001346:	6053      	str	r3, [r2, #4]
    GPIOA->CRH |= (0x1 << GPIO_CRH_CNF10_Pos);                                 // PA10: RX
 8001348:	4b0e      	ldr	r3, [pc, #56]	@ (8001384 <UART_Init+0x68>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	4a0d      	ldr	r2, [pc, #52]	@ (8001384 <UART_Init+0x68>)
 800134e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001352:	6053      	str	r3, [r2, #4]

    USART1->CR1 &= ~USART_CR1_UE;
 8001354:	4b0c      	ldr	r3, [pc, #48]	@ (8001388 <UART_Init+0x6c>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	4a0b      	ldr	r2, [pc, #44]	@ (8001388 <UART_Init+0x6c>)
 800135a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800135e:	60d3      	str	r3, [r2, #12]
    USART1->BRR = 0x0010;  // 500000 baud at 8 MHz
 8001360:	4b09      	ldr	r3, [pc, #36]	@ (8001388 <UART_Init+0x6c>)
 8001362:	2210      	movs	r2, #16
 8001364:	609a      	str	r2, [r3, #8]
    USART1->CR1 |= USART_CR1_UE | USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE;
 8001366:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <UART_Init+0x6c>)
 8001368:	68db      	ldr	r3, [r3, #12]
 800136a:	4a07      	ldr	r2, [pc, #28]	@ (8001388 <UART_Init+0x6c>)
 800136c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001370:	f043 032c 	orr.w	r3, r3, #44	@ 0x2c
 8001374:	60d3      	str	r3, [r2, #12]

    NVIC_EnableIRQ(USART1_IRQn);
 8001376:	2025      	movs	r0, #37	@ 0x25
 8001378:	f7ff feda 	bl	8001130 <__NVIC_EnableIRQ>
}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40021000 	.word	0x40021000
 8001384:	40010800 	.word	0x40010800
 8001388:	40013800 	.word	0x40013800

0800138c <USART1_IRQHandler>:

// Interrupt handler for USART1
void USART1_IRQHandler(void) {
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
    if (USART1->SR & USART_SR_ORE) {
 8001392:	4b1d      	ldr	r3, [pc, #116]	@ (8001408 <USART1_IRQHandler+0x7c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0308 	and.w	r3, r3, #8
 800139a:	2b00      	cmp	r3, #0
 800139c:	d003      	beq.n	80013a6 <USART1_IRQHandler+0x1a>
        volatile uint32_t tmp = USART1->DR;  // Clear ORE by reading DR
 800139e:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <USART1_IRQHandler+0x7c>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	603b      	str	r3, [r7, #0]
        (void)tmp;
 80013a4:	683b      	ldr	r3, [r7, #0]
    }

    if (USART1->SR & USART_SR_RXNE) {
 80013a6:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <USART1_IRQHandler+0x7c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0320 	and.w	r3, r3, #32
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d026      	beq.n	8001400 <USART1_IRQHandler+0x74>
        char received = (char)(USART1->DR & 0xFF);
 80013b2:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <USART1_IRQHandler+0x7c>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	71fb      	strb	r3, [r7, #7]

        if (received == '\r') return;
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	2b0d      	cmp	r3, #13
 80013bc:	d01f      	beq.n	80013fe <USART1_IRQHandler+0x72>

        if (received == '\n') {
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	2b0a      	cmp	r3, #10
 80013c2:	d10b      	bne.n	80013dc <USART1_IRQHandler+0x50>
            uart_rx_buffer[uart_rx_index] = '\0';
 80013c4:	4b11      	ldr	r3, [pc, #68]	@ (800140c <USART1_IRQHandler+0x80>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a11      	ldr	r2, [pc, #68]	@ (8001410 <USART1_IRQHandler+0x84>)
 80013ca:	2100      	movs	r1, #0
 80013cc:	54d1      	strb	r1, [r2, r3]
            uart_rx_index = 0;
 80013ce:	4b0f      	ldr	r3, [pc, #60]	@ (800140c <USART1_IRQHandler+0x80>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
            uart_line_ready = 1;
 80013d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <USART1_IRQHandler+0x88>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]
 80013da:	e011      	b.n	8001400 <USART1_IRQHandler+0x74>
        } else {
            if (uart_rx_index < UART_BUFFER_SIZE - 1) {
 80013dc:	4b0b      	ldr	r3, [pc, #44]	@ (800140c <USART1_IRQHandler+0x80>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80013e2:	dc08      	bgt.n	80013f6 <USART1_IRQHandler+0x6a>
                uart_rx_buffer[uart_rx_index++] = received;
 80013e4:	4b09      	ldr	r3, [pc, #36]	@ (800140c <USART1_IRQHandler+0x80>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	1c5a      	adds	r2, r3, #1
 80013ea:	4908      	ldr	r1, [pc, #32]	@ (800140c <USART1_IRQHandler+0x80>)
 80013ec:	600a      	str	r2, [r1, #0]
 80013ee:	4908      	ldr	r1, [pc, #32]	@ (8001410 <USART1_IRQHandler+0x84>)
 80013f0:	79fa      	ldrb	r2, [r7, #7]
 80013f2:	54ca      	strb	r2, [r1, r3]
 80013f4:	e004      	b.n	8001400 <USART1_IRQHandler+0x74>
            } else {
                uart_rx_index = 0;  // reset on overflow
 80013f6:	4b05      	ldr	r3, [pc, #20]	@ (800140c <USART1_IRQHandler+0x80>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	e000      	b.n	8001400 <USART1_IRQHandler+0x74>
        if (received == '\r') return;
 80013fe:	bf00      	nop
            }
        }
    }
}
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	40013800 	.word	0x40013800
 800140c:	20000240 	.word	0x20000240
 8001410:	20000200 	.word	0x20000200
 8001414:	20000244 	.word	0x20000244

08001418 <UART_ReadLine>:

// Safe read line function to be called from main loop
// Returns 1 if a full line is ready
char uart_rx_buffer_copy[UART_BUFFER_SIZE];  // Used by main

int UART_ReadLine(char *buffer, int max_len) {
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
    if (uart_line_ready) {
 8001422:	4b12      	ldr	r3, [pc, #72]	@ (800146c <UART_ReadLine+0x54>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	b2db      	uxtb	r3, r3
 8001428:	2b00      	cmp	r3, #0
 800142a:	d019      	beq.n	8001460 <UART_ReadLine+0x48>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800142c:	b672      	cpsid	i
}
 800142e:	bf00      	nop
        __disable_irq();
        strncpy((char *)uart_rx_buffer_copy, (char *)uart_rx_buffer, UART_BUFFER_SIZE);
 8001430:	2240      	movs	r2, #64	@ 0x40
 8001432:	490f      	ldr	r1, [pc, #60]	@ (8001470 <UART_ReadLine+0x58>)
 8001434:	480f      	ldr	r0, [pc, #60]	@ (8001474 <UART_ReadLine+0x5c>)
 8001436:	f002 faa7 	bl	8003988 <strncpy>
        uart_line_ready = 0;
 800143a:	4b0c      	ldr	r3, [pc, #48]	@ (800146c <UART_ReadLine+0x54>)
 800143c:	2200      	movs	r2, #0
 800143e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001440:	b662      	cpsie	i
}
 8001442:	bf00      	nop
        __enable_irq();

        strncpy(buffer, uart_rx_buffer_copy, max_len);
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	461a      	mov	r2, r3
 8001448:	490a      	ldr	r1, [pc, #40]	@ (8001474 <UART_ReadLine+0x5c>)
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f002 fa9c 	bl	8003988 <strncpy>
        buffer[max_len - 1] = '\0'; // Ensure null-termination
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	3b01      	subs	r3, #1
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	4413      	add	r3, r2
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
        return 1;
 800145c:	2301      	movs	r3, #1
 800145e:	e000      	b.n	8001462 <UART_ReadLine+0x4a>
    }
    return 0;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20000244 	.word	0x20000244
 8001470:	20000200 	.word	0x20000200
 8001474:	20000248 	.word	0x20000248

08001478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <NMI_Handler+0x4>

08001480 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <HardFault_Handler+0x4>

08001488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800148c:	bf00      	nop
 800148e:	e7fd      	b.n	800148c <MemManage_Handler+0x4>

08001490 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001494:	bf00      	nop
 8001496:	e7fd      	b.n	8001494 <BusFault_Handler+0x4>

08001498 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <UsageFault_Handler+0x4>

080014a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr

080014ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b0:	f000 f8f6 	bl	80016a0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80014b4:	f001 fab0 	bl	8002a18 <xTaskGetSchedulerState>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d001      	beq.n	80014c2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80014be:	f001 fb0b 	bl	8002ad8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014c6:	b480      	push	{r7}
 80014c8:	af00      	add	r7, sp, #0
  return 1;
 80014ca:	2301      	movs	r3, #1
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr

080014d4 <_kill>:

int _kill(int pid, int sig)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014de:	f002 faad 	bl	8003a3c <__errno>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2216      	movs	r2, #22
 80014e6:	601a      	str	r2, [r3, #0]
  return -1;
 80014e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <_exit>:

void _exit (int status)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff ffe7 	bl	80014d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001506:	bf00      	nop
 8001508:	e7fd      	b.n	8001506 <_exit+0x12>

0800150a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b086      	sub	sp, #24
 800150e:	af00      	add	r7, sp, #0
 8001510:	60f8      	str	r0, [r7, #12]
 8001512:	60b9      	str	r1, [r7, #8]
 8001514:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	e00a      	b.n	8001532 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800151c:	f3af 8000 	nop.w
 8001520:	4601      	mov	r1, r0
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	1c5a      	adds	r2, r3, #1
 8001526:	60ba      	str	r2, [r7, #8]
 8001528:	b2ca      	uxtb	r2, r1
 800152a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	3301      	adds	r3, #1
 8001530:	617b      	str	r3, [r7, #20]
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	429a      	cmp	r2, r3
 8001538:	dbf0      	blt.n	800151c <_read+0x12>
  }

  return len;
 800153a:	687b      	ldr	r3, [r7, #4]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]
 8001554:	e009      	b.n	800156a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	1c5a      	adds	r2, r3, #1
 800155a:	60ba      	str	r2, [r7, #8]
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	3301      	adds	r3, #1
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	697a      	ldr	r2, [r7, #20]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	429a      	cmp	r2, r3
 8001570:	dbf1      	blt.n	8001556 <_write+0x12>
  }
  return len;
 8001572:	687b      	ldr	r3, [r7, #4]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3718      	adds	r7, #24
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <_close>:

int _close(int file)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001584:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001588:	4618      	mov	r0, r3
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr

08001592 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001592:	b480      	push	{r7}
 8001594:	b083      	sub	sp, #12
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
 800159a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015a2:	605a      	str	r2, [r3, #4]
  return 0;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr

080015b0 <_isatty>:

int _isatty(int file)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015b8:	2301      	movs	r3, #1
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr

080015c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3714      	adds	r7, #20
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr

080015dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015e4:	4a14      	ldr	r2, [pc, #80]	@ (8001638 <_sbrk+0x5c>)
 80015e6:	4b15      	ldr	r3, [pc, #84]	@ (800163c <_sbrk+0x60>)
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015f0:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <_sbrk+0x64>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d102      	bne.n	80015fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015f8:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <_sbrk+0x64>)
 80015fa:	4a12      	ldr	r2, [pc, #72]	@ (8001644 <_sbrk+0x68>)
 80015fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015fe:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <_sbrk+0x64>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	429a      	cmp	r2, r3
 800160a:	d207      	bcs.n	800161c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800160c:	f002 fa16 	bl	8003a3c <__errno>
 8001610:	4603      	mov	r3, r0
 8001612:	220c      	movs	r2, #12
 8001614:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
 800161a:	e009      	b.n	8001630 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800161c:	4b08      	ldr	r3, [pc, #32]	@ (8001640 <_sbrk+0x64>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001622:	4b07      	ldr	r3, [pc, #28]	@ (8001640 <_sbrk+0x64>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4413      	add	r3, r2
 800162a:	4a05      	ldr	r2, [pc, #20]	@ (8001640 <_sbrk+0x64>)
 800162c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800162e:	68fb      	ldr	r3, [r7, #12]
}
 8001630:	4618      	mov	r0, r3
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20005000 	.word	0x20005000
 800163c:	00000400 	.word	0x00000400
 8001640:	20000288 	.word	0x20000288
 8001644:	20000500 	.word	0x20000500

08001648 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr

08001654 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001654:	f7ff fff8 	bl	8001648 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001658:	480b      	ldr	r0, [pc, #44]	@ (8001688 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800165a:	490c      	ldr	r1, [pc, #48]	@ (800168c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800165c:	4a0c      	ldr	r2, [pc, #48]	@ (8001690 <LoopFillZerobss+0x16>)
  movs r3, #0
 800165e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001660:	e002      	b.n	8001668 <LoopCopyDataInit>

08001662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001666:	3304      	adds	r3, #4

08001668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800166c:	d3f9      	bcc.n	8001662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166e:	4a09      	ldr	r2, [pc, #36]	@ (8001694 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001670:	4c09      	ldr	r4, [pc, #36]	@ (8001698 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001674:	e001      	b.n	800167a <LoopFillZerobss>

08001676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001678:	3204      	adds	r2, #4

0800167a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800167c:	d3fb      	bcc.n	8001676 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800167e:	f002 f9e3 	bl	8003a48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001682:	f7ff fd8b 	bl	800119c <main>
  bx lr
 8001686:	4770      	bx	lr
  ldr r0, =_sdata
 8001688:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800168c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001690:	08005b04 	.word	0x08005b04
  ldr r2, =_sbss
 8001694:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001698:	20000500 	.word	0x20000500

0800169c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800169c:	e7fe      	b.n	800169c <ADC1_2_IRQHandler>
	...

080016a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016a4:	4b05      	ldr	r3, [pc, #20]	@ (80016bc <HAL_IncTick+0x1c>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	461a      	mov	r2, r3
 80016aa:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <HAL_IncTick+0x20>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4413      	add	r3, r2
 80016b0:	4a03      	ldr	r2, [pc, #12]	@ (80016c0 <HAL_IncTick+0x20>)
 80016b2:	6013      	str	r3, [r2, #0]
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr
 80016bc:	20000008 	.word	0x20000008
 80016c0:	2000028c 	.word	0x2000028c

080016c4 <CAR_init>:
uint8_t DirRight2Pin_global;

void CAR_init(TIM_TypeDef *TimxLeft ,uint8_t ChannelLeft, float FrequencyLeft,
              GPIO_TypeDef *DirLeft1, GPIO_TypeDef *DirLeft2, uint8_t DirLeft1Pin, uint8_t DirLeft2Pin,
              TIM_TypeDef *TimxRight ,uint8_t ChannelRight, float FrequencyRight,
              GPIO_TypeDef *DirRight1, GPIO_TypeDef *DirRight2, uint8_t DirRight1Pin, uint8_t DirRight2Pin) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	607a      	str	r2, [r7, #4]
 80016ce:	603b      	str	r3, [r7, #0]
 80016d0:	460b      	mov	r3, r1
 80016d2:	72fb      	strb	r3, [r7, #11]

    // Store GPIO pointers and pin numbers
    DirLeft1_global = DirLeft1;
 80016d4:	4a29      	ldr	r2, [pc, #164]	@ (800177c <CAR_init+0xb8>)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	6013      	str	r3, [r2, #0]
    DirLeft2_global = DirLeft2;
 80016da:	4a29      	ldr	r2, [pc, #164]	@ (8001780 <CAR_init+0xbc>)
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	6013      	str	r3, [r2, #0]
    DirRight1_global = DirRight1;
 80016e0:	4a28      	ldr	r2, [pc, #160]	@ (8001784 <CAR_init+0xc0>)
 80016e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016e4:	6013      	str	r3, [r2, #0]
    DirRight2_global = DirRight2;
 80016e6:	4a28      	ldr	r2, [pc, #160]	@ (8001788 <CAR_init+0xc4>)
 80016e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ea:	6013      	str	r3, [r2, #0]

    DirLeft1Pin_global = DirLeft1Pin;
 80016ec:	4a27      	ldr	r2, [pc, #156]	@ (800178c <CAR_init+0xc8>)
 80016ee:	7f3b      	ldrb	r3, [r7, #28]
 80016f0:	7013      	strb	r3, [r2, #0]
    DirLeft2Pin_global = DirLeft2Pin;
 80016f2:	4a27      	ldr	r2, [pc, #156]	@ (8001790 <CAR_init+0xcc>)
 80016f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016f8:	7013      	strb	r3, [r2, #0]
    DirRight1Pin_global = DirRight1Pin;
 80016fa:	4a26      	ldr	r2, [pc, #152]	@ (8001794 <CAR_init+0xd0>)
 80016fc:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001700:	7013      	strb	r3, [r2, #0]
    DirRight2Pin_global = DirRight2Pin;
 8001702:	4a25      	ldr	r2, [pc, #148]	@ (8001798 <CAR_init+0xd4>)
 8001704:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001708:	7013      	strb	r3, [r2, #0]

    // Configure all direction pins as outputs
    GPIO_pinMode(DirLeft1, DirLeft1Pin, OUTPUT);
 800170a:	7f3b      	ldrb	r3, [r7, #28]
 800170c:	2203      	movs	r2, #3
 800170e:	4619      	mov	r1, r3
 8001710:	6838      	ldr	r0, [r7, #0]
 8001712:	f000 fae7 	bl	8001ce4 <GPIO_pinMode>
    GPIO_pinMode(DirLeft2, DirLeft2Pin, OUTPUT);
 8001716:	f897 3020 	ldrb.w	r3, [r7, #32]
 800171a:	2203      	movs	r2, #3
 800171c:	4619      	mov	r1, r3
 800171e:	69b8      	ldr	r0, [r7, #24]
 8001720:	f000 fae0 	bl	8001ce4 <GPIO_pinMode>
    GPIO_pinMode(DirRight1, DirRight1Pin, OUTPUT);
 8001724:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001728:	2203      	movs	r2, #3
 800172a:	4619      	mov	r1, r3
 800172c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800172e:	f000 fad9 	bl	8001ce4 <GPIO_pinMode>
    GPIO_pinMode(DirRight2, DirRight2Pin, OUTPUT);
 8001732:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001736:	2203      	movs	r2, #3
 8001738:	4619      	mov	r1, r3
 800173a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800173c:	f000 fad2 	bl	8001ce4 <GPIO_pinMode>

    // Store timer and channel configuration
    TimxLeft_global = TimxLeft;
 8001740:	4a16      	ldr	r2, [pc, #88]	@ (800179c <CAR_init+0xd8>)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	6013      	str	r3, [r2, #0]
    TimxRight_global = TimxRight;
 8001746:	4a16      	ldr	r2, [pc, #88]	@ (80017a0 <CAR_init+0xdc>)
 8001748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174a:	6013      	str	r3, [r2, #0]
    ChannelLeft_global = ChannelLeft;
 800174c:	4a15      	ldr	r2, [pc, #84]	@ (80017a4 <CAR_init+0xe0>)
 800174e:	7afb      	ldrb	r3, [r7, #11]
 8001750:	7013      	strb	r3, [r2, #0]
    ChannelRight_global = ChannelRight;
 8001752:	4a15      	ldr	r2, [pc, #84]	@ (80017a8 <CAR_init+0xe4>)
 8001754:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001758:	7013      	strb	r3, [r2, #0]

    // Initialize PWM channels
    TIM_initPWM(TimxLeft, ChannelLeft, FrequencyLeft);
 800175a:	7afb      	ldrb	r3, [r7, #11]
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	4619      	mov	r1, r3
 8001760:	68f8      	ldr	r0, [r7, #12]
 8001762:	f000 fbb9 	bl	8001ed8 <TIM_initPWM>
    TIM_initPWM(TimxRight, ChannelRight, FrequencyRight);
 8001766:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800176a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800176c:	4619      	mov	r1, r3
 800176e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001770:	f000 fbb2 	bl	8001ed8 <TIM_initPWM>
}
 8001774:	bf00      	nop
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	2000029c 	.word	0x2000029c
 8001780:	200002a0 	.word	0x200002a0
 8001784:	200002a4 	.word	0x200002a4
 8001788:	200002a8 	.word	0x200002a8
 800178c:	200002ac 	.word	0x200002ac
 8001790:	200002ad 	.word	0x200002ad
 8001794:	200002ae 	.word	0x200002ae
 8001798:	200002af 	.word	0x200002af
 800179c:	20000290 	.word	0x20000290
 80017a0:	20000294 	.word	0x20000294
 80017a4:	20000298 	.word	0x20000298
 80017a8:	20000299 	.word	0x20000299

080017ac <CAR_forward>:

void CAR_forward(float rightSpeed ,float leftSpeed) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
    // Left motor forward
    GPIO_digitalWrite(DirLeft1_global, DirLeft1Pin_global, HIGH);
 80017b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001820 <CAR_forward+0x74>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a1a      	ldr	r2, [pc, #104]	@ (8001824 <CAR_forward+0x78>)
 80017bc:	7811      	ldrb	r1, [r2, #0]
 80017be:	2200      	movs	r2, #0
 80017c0:	4618      	mov	r0, r3
 80017c2:	f000 fb41 	bl	8001e48 <GPIO_digitalWrite>
    GPIO_digitalWrite(DirLeft2_global, DirLeft2Pin_global, LOW);
 80017c6:	4b18      	ldr	r3, [pc, #96]	@ (8001828 <CAR_forward+0x7c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a18      	ldr	r2, [pc, #96]	@ (800182c <CAR_forward+0x80>)
 80017cc:	7811      	ldrb	r1, [r2, #0]
 80017ce:	2201      	movs	r2, #1
 80017d0:	4618      	mov	r0, r3
 80017d2:	f000 fb39 	bl	8001e48 <GPIO_digitalWrite>
    // Right motor forward
    GPIO_digitalWrite(DirRight1_global, DirRight1Pin_global, HIGH);
 80017d6:	4b16      	ldr	r3, [pc, #88]	@ (8001830 <CAR_forward+0x84>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a16      	ldr	r2, [pc, #88]	@ (8001834 <CAR_forward+0x88>)
 80017dc:	7811      	ldrb	r1, [r2, #0]
 80017de:	2200      	movs	r2, #0
 80017e0:	4618      	mov	r0, r3
 80017e2:	f000 fb31 	bl	8001e48 <GPIO_digitalWrite>
    GPIO_digitalWrite(DirRight2_global, DirRight2Pin_global, LOW);
 80017e6:	4b14      	ldr	r3, [pc, #80]	@ (8001838 <CAR_forward+0x8c>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a14      	ldr	r2, [pc, #80]	@ (800183c <CAR_forward+0x90>)
 80017ec:	7811      	ldrb	r1, [r2, #0]
 80017ee:	2201      	movs	r2, #1
 80017f0:	4618      	mov	r0, r3
 80017f2:	f000 fb29 	bl	8001e48 <GPIO_digitalWrite>

    TIM_writePWM(TimxLeft_global, ChannelLeft_global, leftSpeed);
 80017f6:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <CAR_forward+0x94>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a12      	ldr	r2, [pc, #72]	@ (8001844 <CAR_forward+0x98>)
 80017fc:	7811      	ldrb	r1, [r2, #0]
 80017fe:	683a      	ldr	r2, [r7, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f000 fd65 	bl	80022d0 <TIM_writePWM>
    TIM_writePWM(TimxRight_global, ChannelRight_global, rightSpeed);
 8001806:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <CAR_forward+0x9c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a10      	ldr	r2, [pc, #64]	@ (800184c <CAR_forward+0xa0>)
 800180c:	7811      	ldrb	r1, [r2, #0]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	4618      	mov	r0, r3
 8001812:	f000 fd5d 	bl	80022d0 <TIM_writePWM>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	2000029c 	.word	0x2000029c
 8001824:	200002ac 	.word	0x200002ac
 8001828:	200002a0 	.word	0x200002a0
 800182c:	200002ad 	.word	0x200002ad
 8001830:	200002a4 	.word	0x200002a4
 8001834:	200002ae 	.word	0x200002ae
 8001838:	200002a8 	.word	0x200002a8
 800183c:	200002af 	.word	0x200002af
 8001840:	20000290 	.word	0x20000290
 8001844:	20000298 	.word	0x20000298
 8001848:	20000294 	.word	0x20000294
 800184c:	20000299 	.word	0x20000299

08001850 <CAR_backwards>:

void CAR_backwards(float rightSpeed , float leftSpeed) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
    // Left motor backward
    GPIO_digitalWrite(DirLeft1_global, DirLeft1Pin_global, LOW);
 800185a:	4b1a      	ldr	r3, [pc, #104]	@ (80018c4 <CAR_backwards+0x74>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a1a      	ldr	r2, [pc, #104]	@ (80018c8 <CAR_backwards+0x78>)
 8001860:	7811      	ldrb	r1, [r2, #0]
 8001862:	2201      	movs	r2, #1
 8001864:	4618      	mov	r0, r3
 8001866:	f000 faef 	bl	8001e48 <GPIO_digitalWrite>
    GPIO_digitalWrite(DirLeft2_global, DirLeft2Pin_global, HIGH);
 800186a:	4b18      	ldr	r3, [pc, #96]	@ (80018cc <CAR_backwards+0x7c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a18      	ldr	r2, [pc, #96]	@ (80018d0 <CAR_backwards+0x80>)
 8001870:	7811      	ldrb	r1, [r2, #0]
 8001872:	2200      	movs	r2, #0
 8001874:	4618      	mov	r0, r3
 8001876:	f000 fae7 	bl	8001e48 <GPIO_digitalWrite>
    // Right motor backward
    GPIO_digitalWrite(DirRight1_global, DirRight1Pin_global, LOW);
 800187a:	4b16      	ldr	r3, [pc, #88]	@ (80018d4 <CAR_backwards+0x84>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a16      	ldr	r2, [pc, #88]	@ (80018d8 <CAR_backwards+0x88>)
 8001880:	7811      	ldrb	r1, [r2, #0]
 8001882:	2201      	movs	r2, #1
 8001884:	4618      	mov	r0, r3
 8001886:	f000 fadf 	bl	8001e48 <GPIO_digitalWrite>
    GPIO_digitalWrite(DirRight2_global, DirRight2Pin_global, HIGH);
 800188a:	4b14      	ldr	r3, [pc, #80]	@ (80018dc <CAR_backwards+0x8c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a14      	ldr	r2, [pc, #80]	@ (80018e0 <CAR_backwards+0x90>)
 8001890:	7811      	ldrb	r1, [r2, #0]
 8001892:	2200      	movs	r2, #0
 8001894:	4618      	mov	r0, r3
 8001896:	f000 fad7 	bl	8001e48 <GPIO_digitalWrite>

    TIM_writePWM(TimxLeft_global, ChannelLeft_global, leftSpeed);
 800189a:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <CAR_backwards+0x94>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a12      	ldr	r2, [pc, #72]	@ (80018e8 <CAR_backwards+0x98>)
 80018a0:	7811      	ldrb	r1, [r2, #0]
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f000 fd13 	bl	80022d0 <TIM_writePWM>
    TIM_writePWM(TimxRight_global, ChannelRight_global, rightSpeed);
 80018aa:	4b10      	ldr	r3, [pc, #64]	@ (80018ec <CAR_backwards+0x9c>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a10      	ldr	r2, [pc, #64]	@ (80018f0 <CAR_backwards+0xa0>)
 80018b0:	7811      	ldrb	r1, [r2, #0]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f000 fd0b 	bl	80022d0 <TIM_writePWM>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	2000029c 	.word	0x2000029c
 80018c8:	200002ac 	.word	0x200002ac
 80018cc:	200002a0 	.word	0x200002a0
 80018d0:	200002ad 	.word	0x200002ad
 80018d4:	200002a4 	.word	0x200002a4
 80018d8:	200002ae 	.word	0x200002ae
 80018dc:	200002a8 	.word	0x200002a8
 80018e0:	200002af 	.word	0x200002af
 80018e4:	20000290 	.word	0x20000290
 80018e8:	20000298 	.word	0x20000298
 80018ec:	20000294 	.word	0x20000294
 80018f0:	20000299 	.word	0x20000299

080018f4 <CAR_right>:

void CAR_right(float leftSpeed, float rightSpeed) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
    // Left motor forward
    GPIO_digitalWrite(DirLeft1_global, DirLeft1Pin_global, HIGH);
 80018fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001968 <CAR_right+0x74>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a1a      	ldr	r2, [pc, #104]	@ (800196c <CAR_right+0x78>)
 8001904:	7811      	ldrb	r1, [r2, #0]
 8001906:	2200      	movs	r2, #0
 8001908:	4618      	mov	r0, r3
 800190a:	f000 fa9d 	bl	8001e48 <GPIO_digitalWrite>
    GPIO_digitalWrite(DirLeft2_global, DirLeft2Pin_global, LOW);
 800190e:	4b18      	ldr	r3, [pc, #96]	@ (8001970 <CAR_right+0x7c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a18      	ldr	r2, [pc, #96]	@ (8001974 <CAR_right+0x80>)
 8001914:	7811      	ldrb	r1, [r2, #0]
 8001916:	2201      	movs	r2, #1
 8001918:	4618      	mov	r0, r3
 800191a:	f000 fa95 	bl	8001e48 <GPIO_digitalWrite>
    // Right motor backward
    GPIO_digitalWrite(DirRight1_global, DirRight1Pin_global, LOW);
 800191e:	4b16      	ldr	r3, [pc, #88]	@ (8001978 <CAR_right+0x84>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a16      	ldr	r2, [pc, #88]	@ (800197c <CAR_right+0x88>)
 8001924:	7811      	ldrb	r1, [r2, #0]
 8001926:	2201      	movs	r2, #1
 8001928:	4618      	mov	r0, r3
 800192a:	f000 fa8d 	bl	8001e48 <GPIO_digitalWrite>
    GPIO_digitalWrite(DirRight2_global, DirRight2Pin_global, HIGH);
 800192e:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <CAR_right+0x8c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a14      	ldr	r2, [pc, #80]	@ (8001984 <CAR_right+0x90>)
 8001934:	7811      	ldrb	r1, [r2, #0]
 8001936:	2200      	movs	r2, #0
 8001938:	4618      	mov	r0, r3
 800193a:	f000 fa85 	bl	8001e48 <GPIO_digitalWrite>

    TIM_writePWM(TimxLeft_global, ChannelLeft_global, leftSpeed);
 800193e:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <CAR_right+0x94>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a12      	ldr	r2, [pc, #72]	@ (800198c <CAR_right+0x98>)
 8001944:	7811      	ldrb	r1, [r2, #0]
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	4618      	mov	r0, r3
 800194a:	f000 fcc1 	bl	80022d0 <TIM_writePWM>
    TIM_writePWM(TimxRight_global, ChannelRight_global, rightSpeed);
 800194e:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <CAR_right+0x9c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a10      	ldr	r2, [pc, #64]	@ (8001994 <CAR_right+0xa0>)
 8001954:	7811      	ldrb	r1, [r2, #0]
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	4618      	mov	r0, r3
 800195a:	f000 fcb9 	bl	80022d0 <TIM_writePWM>
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	2000029c 	.word	0x2000029c
 800196c:	200002ac 	.word	0x200002ac
 8001970:	200002a0 	.word	0x200002a0
 8001974:	200002ad 	.word	0x200002ad
 8001978:	200002a4 	.word	0x200002a4
 800197c:	200002ae 	.word	0x200002ae
 8001980:	200002a8 	.word	0x200002a8
 8001984:	200002af 	.word	0x200002af
 8001988:	20000290 	.word	0x20000290
 800198c:	20000298 	.word	0x20000298
 8001990:	20000294 	.word	0x20000294
 8001994:	20000299 	.word	0x20000299

08001998 <CAR_left>:

void CAR_left(float rightSpeed, float leftSpeed) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
    // Left motor backward
    GPIO_digitalWrite(DirLeft1_global, DirLeft1Pin_global, LOW);
 80019a2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a0c <CAR_left+0x74>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a1a      	ldr	r2, [pc, #104]	@ (8001a10 <CAR_left+0x78>)
 80019a8:	7811      	ldrb	r1, [r2, #0]
 80019aa:	2201      	movs	r2, #1
 80019ac:	4618      	mov	r0, r3
 80019ae:	f000 fa4b 	bl	8001e48 <GPIO_digitalWrite>
    GPIO_digitalWrite(DirLeft2_global, DirLeft2Pin_global, HIGH);
 80019b2:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <CAR_left+0x7c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a18      	ldr	r2, [pc, #96]	@ (8001a18 <CAR_left+0x80>)
 80019b8:	7811      	ldrb	r1, [r2, #0]
 80019ba:	2200      	movs	r2, #0
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 fa43 	bl	8001e48 <GPIO_digitalWrite>
    // Right motor forward
    GPIO_digitalWrite(DirRight1_global, DirRight1Pin_global, HIGH);
 80019c2:	4b16      	ldr	r3, [pc, #88]	@ (8001a1c <CAR_left+0x84>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a16      	ldr	r2, [pc, #88]	@ (8001a20 <CAR_left+0x88>)
 80019c8:	7811      	ldrb	r1, [r2, #0]
 80019ca:	2200      	movs	r2, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f000 fa3b 	bl	8001e48 <GPIO_digitalWrite>
    GPIO_digitalWrite(DirRight2_global, DirRight2Pin_global, LOW);
 80019d2:	4b14      	ldr	r3, [pc, #80]	@ (8001a24 <CAR_left+0x8c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a14      	ldr	r2, [pc, #80]	@ (8001a28 <CAR_left+0x90>)
 80019d8:	7811      	ldrb	r1, [r2, #0]
 80019da:	2201      	movs	r2, #1
 80019dc:	4618      	mov	r0, r3
 80019de:	f000 fa33 	bl	8001e48 <GPIO_digitalWrite>

    TIM_writePWM(TimxLeft_global, ChannelLeft_global, leftSpeed);
 80019e2:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <CAR_left+0x94>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a12      	ldr	r2, [pc, #72]	@ (8001a30 <CAR_left+0x98>)
 80019e8:	7811      	ldrb	r1, [r2, #0]
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 fc6f 	bl	80022d0 <TIM_writePWM>
    TIM_writePWM(TimxRight_global, ChannelRight_global, rightSpeed);
 80019f2:	4b10      	ldr	r3, [pc, #64]	@ (8001a34 <CAR_left+0x9c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a10      	ldr	r2, [pc, #64]	@ (8001a38 <CAR_left+0xa0>)
 80019f8:	7811      	ldrb	r1, [r2, #0]
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f000 fc67 	bl	80022d0 <TIM_writePWM>
}
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	2000029c 	.word	0x2000029c
 8001a10:	200002ac 	.word	0x200002ac
 8001a14:	200002a0 	.word	0x200002a0
 8001a18:	200002ad 	.word	0x200002ad
 8001a1c:	200002a4 	.word	0x200002a4
 8001a20:	200002ae 	.word	0x200002ae
 8001a24:	200002a8 	.word	0x200002a8
 8001a28:	200002af 	.word	0x200002af
 8001a2c:	20000290 	.word	0x20000290
 8001a30:	20000298 	.word	0x20000298
 8001a34:	20000294 	.word	0x20000294
 8001a38:	20000299 	.word	0x20000299

08001a3c <PD_init_angle>:
float prev_angle_time = 0;
float servo_output = 0;
#define maxDistance 10 //5cm from target
#define mainAngle 90

void PD_init_angle(float Kp, float Kd) {
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
    kp_angle = Kp;
 8001a46:	4a05      	ldr	r2, [pc, #20]	@ (8001a5c <PD_init_angle+0x20>)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6013      	str	r3, [r2, #0]
    kd_angle = Kd;
 8001a4c:	4a04      	ldr	r2, [pc, #16]	@ (8001a60 <PD_init_angle+0x24>)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	6013      	str	r3, [r2, #0]
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr
 8001a5c:	200002bc 	.word	0x200002bc
 8001a60:	200002c0 	.word	0x200002c0

08001a64 <PD_update_angle>:

// Update angle control, currentAngle and targetAngle in degrees
void PD_update_angle(float currentAngle, uint64_t time_ms) {
 8001a64:	b590      	push	{r4, r7, lr}
 8001a66:	b08d      	sub	sp, #52	@ 0x34
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	60f8      	str	r0, [r7, #12]
 8001a6c:	e9c7 2300 	strd	r2, r3, [r7]
    float error = mainAngle - currentAngle;  // desired - current
 8001a70:	68f9      	ldr	r1, [r7, #12]
 8001a72:	4888      	ldr	r0, [pc, #544]	@ (8001c94 <PD_update_angle+0x230>)
 8001a74:	f7ff f836 	bl	8000ae4 <__aeabi_fsub>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	623b      	str	r3, [r7, #32]
    float dt = (time_ms - prev_angle_time) / 1000.0f;
 8001a7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a80:	f7ff f8f4 	bl	8000c6c <__aeabi_ul2f>
 8001a84:	4602      	mov	r2, r0
 8001a86:	4b84      	ldr	r3, [pc, #528]	@ (8001c98 <PD_update_angle+0x234>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	f7ff f829 	bl	8000ae4 <__aeabi_fsub>
 8001a92:	4603      	mov	r3, r0
 8001a94:	4981      	ldr	r1, [pc, #516]	@ (8001c9c <PD_update_angle+0x238>)
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff f9e2 	bl	8000e60 <__aeabi_fdiv>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	61fb      	str	r3, [r7, #28]
    if (dt <= 0) dt = 0.001f;
 8001aa0:	f04f 0100 	mov.w	r1, #0
 8001aa4:	69f8      	ldr	r0, [r7, #28]
 8001aa6:	f7ff facf 	bl	8001048 <__aeabi_fcmple>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <PD_update_angle+0x50>
 8001ab0:	4b7b      	ldr	r3, [pc, #492]	@ (8001ca0 <PD_update_angle+0x23c>)
 8001ab2:	61fb      	str	r3, [r7, #28]

    float derivative = (error - prev_angle_error) ;
 8001ab4:	4b7b      	ldr	r3, [pc, #492]	@ (8001ca4 <PD_update_angle+0x240>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4619      	mov	r1, r3
 8001aba:	6a38      	ldr	r0, [r7, #32]
 8001abc:	f7ff f812 	bl	8000ae4 <__aeabi_fsub>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	61bb      	str	r3, [r7, #24]

    prev_angle_error = error;
 8001ac4:	4a77      	ldr	r2, [pc, #476]	@ (8001ca4 <PD_update_angle+0x240>)
 8001ac6:	6a3b      	ldr	r3, [r7, #32]
 8001ac8:	6013      	str	r3, [r2, #0]
    prev_angle_time = time_ms;
 8001aca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ace:	f7ff f8cd 	bl	8000c6c <__aeabi_ul2f>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	4a70      	ldr	r2, [pc, #448]	@ (8001c98 <PD_update_angle+0x234>)
 8001ad6:	6013      	str	r3, [r2, #0]

    float steering_correction = kp_angle * error + kd_angle * derivative;
 8001ad8:	4b73      	ldr	r3, [pc, #460]	@ (8001ca8 <PD_update_angle+0x244>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6a39      	ldr	r1, [r7, #32]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff f90a 	bl	8000cf8 <__aeabi_fmul>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	461c      	mov	r4, r3
 8001ae8:	4b70      	ldr	r3, [pc, #448]	@ (8001cac <PD_update_angle+0x248>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	69b9      	ldr	r1, [r7, #24]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff f902 	bl	8000cf8 <__aeabi_fmul>
 8001af4:	4603      	mov	r3, r0
 8001af6:	4619      	mov	r1, r3
 8001af8:	4620      	mov	r0, r4
 8001afa:	f7fe fff5 	bl	8000ae8 <__addsf3>
 8001afe:	4603      	mov	r3, r0
 8001b00:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Clamp correction
    if (steering_correction > 100) steering_correction = 100;
 8001b02:	496b      	ldr	r1, [pc, #428]	@ (8001cb0 <PD_update_angle+0x24c>)
 8001b04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b06:	f7ff fab3 	bl	8001070 <__aeabi_fcmpgt>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d002      	beq.n	8001b16 <PD_update_angle+0xb2>
 8001b10:	4b67      	ldr	r3, [pc, #412]	@ (8001cb0 <PD_update_angle+0x24c>)
 8001b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b14:	e008      	b.n	8001b28 <PD_update_angle+0xc4>
    else if (steering_correction < -100) steering_correction = -100;
 8001b16:	4967      	ldr	r1, [pc, #412]	@ (8001cb4 <PD_update_angle+0x250>)
 8001b18:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b1a:	f7ff fa8b 	bl	8001034 <__aeabi_fcmplt>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <PD_update_angle+0xc4>
 8001b24:	4b63      	ldr	r3, [pc, #396]	@ (8001cb4 <PD_update_angle+0x250>)
 8001b26:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Use global forward speed (assumed non-negative)
    float base_speed = speed;
 8001b28:	4b63      	ldr	r3, [pc, #396]	@ (8001cb8 <PD_update_angle+0x254>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	617b      	str	r3, [r7, #20]
    float right_motor_speed;
	float left_motor_speed;
    if (error > 0) {
 8001b2e:	f04f 0100 	mov.w	r1, #0
 8001b32:	6a38      	ldr	r0, [r7, #32]
 8001b34:	f7ff fa9c 	bl	8001070 <__aeabi_fcmpgt>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d00c      	beq.n	8001b58 <PD_update_angle+0xf4>
        // Turn left: right motor faster, left motor slower
        right_motor_speed = base_speed + steering_correction;
 8001b3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001b40:	6978      	ldr	r0, [r7, #20]
 8001b42:	f7fe ffd1 	bl	8000ae8 <__addsf3>
 8001b46:	4603      	mov	r3, r0
 8001b48:	62bb      	str	r3, [r7, #40]	@ 0x28
        left_motor_speed = base_speed - steering_correction;
 8001b4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001b4c:	6978      	ldr	r0, [r7, #20]
 8001b4e:	f7fe ffc9 	bl	8000ae4 <__aeabi_fsub>
 8001b52:	4603      	mov	r3, r0
 8001b54:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b56:	e013      	b.n	8001b80 <PD_update_angle+0x11c>
    } else if (error < 0) {
 8001b58:	f04f 0100 	mov.w	r1, #0
 8001b5c:	6a38      	ldr	r0, [r7, #32]
 8001b5e:	f7ff fa69 	bl	8001034 <__aeabi_fcmplt>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d00b      	beq.n	8001b80 <PD_update_angle+0x11c>
        // Turn right: left motor faster, right motor slower
        right_motor_speed = base_speed - (-steering_correction);  // steering_correction negative here
 8001b68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001b6a:	6978      	ldr	r0, [r7, #20]
 8001b6c:	f7fe ffbc 	bl	8000ae8 <__addsf3>
 8001b70:	4603      	mov	r3, r0
 8001b72:	62bb      	str	r3, [r7, #40]	@ 0x28
        left_motor_speed = base_speed + (-steering_correction);
 8001b74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001b76:	6978      	ldr	r0, [r7, #20]
 8001b78:	f7fe ffb4 	bl	8000ae4 <__aeabi_fsub>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    // Clamp motor speeds to [0, 100]
    if (left_motor_speed > 100) left_motor_speed = 100;
 8001b80:	494b      	ldr	r1, [pc, #300]	@ (8001cb0 <PD_update_angle+0x24c>)
 8001b82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001b84:	f7ff fa74 	bl	8001070 <__aeabi_fcmpgt>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <PD_update_angle+0x12e>
 8001b8e:	4b48      	ldr	r3, [pc, #288]	@ (8001cb0 <PD_update_angle+0x24c>)
 8001b90:	627b      	str	r3, [r7, #36]	@ 0x24
    if (left_motor_speed < -100) left_motor_speed = -100;
 8001b92:	4948      	ldr	r1, [pc, #288]	@ (8001cb4 <PD_update_angle+0x250>)
 8001b94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001b96:	f7ff fa4d 	bl	8001034 <__aeabi_fcmplt>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <PD_update_angle+0x140>
 8001ba0:	4b44      	ldr	r3, [pc, #272]	@ (8001cb4 <PD_update_angle+0x250>)
 8001ba2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (right_motor_speed > 100) right_motor_speed = 100;
 8001ba4:	4942      	ldr	r1, [pc, #264]	@ (8001cb0 <PD_update_angle+0x24c>)
 8001ba6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ba8:	f7ff fa62 	bl	8001070 <__aeabi_fcmpgt>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <PD_update_angle+0x152>
 8001bb2:	4b3f      	ldr	r3, [pc, #252]	@ (8001cb0 <PD_update_angle+0x24c>)
 8001bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (right_motor_speed < -100) right_motor_speed = -100;
 8001bb6:	493f      	ldr	r1, [pc, #252]	@ (8001cb4 <PD_update_angle+0x250>)
 8001bb8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001bba:	f7ff fa3b 	bl	8001034 <__aeabi_fcmplt>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <PD_update_angle+0x164>
 8001bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8001cb4 <PD_update_angle+0x250>)
 8001bc6:	62bb      	str	r3, [r7, #40]	@ 0x28



    // Drive motors forward with computed speeds
    if(right_motor_speed>0 && left_motor_speed>0){
 8001bc8:	f04f 0100 	mov.w	r1, #0
 8001bcc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001bce:	f7ff fa4f 	bl	8001070 <__aeabi_fcmpgt>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d00c      	beq.n	8001bf2 <PD_update_angle+0x18e>
 8001bd8:	f04f 0100 	mov.w	r1, #0
 8001bdc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001bde:	f7ff fa47 	bl	8001070 <__aeabi_fcmpgt>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d004      	beq.n	8001bf2 <PD_update_angle+0x18e>
    CAR_forward(right_motor_speed, left_motor_speed);
 8001be8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001bea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001bec:	f7ff fdde 	bl	80017ac <CAR_forward>
 8001bf0:	e04c      	b.n	8001c8c <PD_update_angle+0x228>
    }
    else if(right_motor_speed<0 && left_motor_speed<0){
 8001bf2:	f04f 0100 	mov.w	r1, #0
 8001bf6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001bf8:	f7ff fa1c 	bl	8001034 <__aeabi_fcmplt>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d012      	beq.n	8001c28 <PD_update_angle+0x1c4>
 8001c02:	f04f 0100 	mov.w	r1, #0
 8001c06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c08:	f7ff fa14 	bl	8001034 <__aeabi_fcmplt>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d00a      	beq.n	8001c28 <PD_update_angle+0x1c4>
    	CAR_backwards(-right_motor_speed, -left_motor_speed);
 8001c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c14:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4610      	mov	r0, r2
 8001c22:	f7ff fe15 	bl	8001850 <CAR_backwards>
 8001c26:	e031      	b.n	8001c8c <PD_update_angle+0x228>
    }
    else if(right_motor_speed>0 && left_motor_speed<0){
 8001c28:	f04f 0100 	mov.w	r1, #0
 8001c2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001c2e:	f7ff fa1f 	bl	8001070 <__aeabi_fcmpgt>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d00f      	beq.n	8001c58 <PD_update_angle+0x1f4>
 8001c38:	f04f 0100 	mov.w	r1, #0
 8001c3c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c3e:	f7ff f9f9 	bl	8001034 <__aeabi_fcmplt>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d007      	beq.n	8001c58 <PD_update_angle+0x1f4>
        	CAR_left(right_motor_speed, -left_motor_speed);
 8001c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001c4e:	4619      	mov	r1, r3
 8001c50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001c52:	f7ff fea1 	bl	8001998 <CAR_left>
 8001c56:	e019      	b.n	8001c8c <PD_update_angle+0x228>
        }
    else if(right_motor_speed<0 && left_motor_speed>0){
 8001c58:	f04f 0100 	mov.w	r1, #0
 8001c5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001c5e:	f7ff f9e9 	bl	8001034 <__aeabi_fcmplt>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d100      	bne.n	8001c6a <PD_update_angle+0x206>
        	CAR_right(left_motor_speed, -right_motor_speed);
        }
}
 8001c68:	e010      	b.n	8001c8c <PD_update_angle+0x228>
    else if(right_motor_speed<0 && left_motor_speed>0){
 8001c6a:	f04f 0100 	mov.w	r1, #0
 8001c6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c70:	f7ff f9fe 	bl	8001070 <__aeabi_fcmpgt>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d100      	bne.n	8001c7c <PD_update_angle+0x218>
}
 8001c7a:	e007      	b.n	8001c8c <PD_update_angle+0x228>
        	CAR_right(left_motor_speed, -right_motor_speed);
 8001c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c7e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001c82:	4619      	mov	r1, r3
 8001c84:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c86:	f7ff fe35 	bl	80018f4 <CAR_right>
}
 8001c8a:	e7ff      	b.n	8001c8c <PD_update_angle+0x228>
 8001c8c:	bf00      	nop
 8001c8e:	3734      	adds	r7, #52	@ 0x34
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd90      	pop	{r4, r7, pc}
 8001c94:	42b40000 	.word	0x42b40000
 8001c98:	200002c8 	.word	0x200002c8
 8001c9c:	447a0000 	.word	0x447a0000
 8001ca0:	3a83126f 	.word	0x3a83126f
 8001ca4:	200002c4 	.word	0x200002c4
 8001ca8:	200002bc 	.word	0x200002bc
 8001cac:	200002c0 	.word	0x200002c0
 8001cb0:	42c80000 	.word	0x42c80000
 8001cb4:	c2c80000 	.word	0xc2c80000
 8001cb8:	200002b8 	.word	0x200002b8

08001cbc <PD_init>:



void PD_init( float Kp, float Kd)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
kp_global=Kp;
 8001cc6:	4a05      	ldr	r2, [pc, #20]	@ (8001cdc <PD_init+0x20>)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6013      	str	r3, [r2, #0]
kd_global=Kd;
 8001ccc:	4a04      	ldr	r2, [pc, #16]	@ (8001ce0 <PD_init+0x24>)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	6013      	str	r3, [r2, #0]

}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr
 8001cdc:	200002b0 	.word	0x200002b0
 8001ce0:	200002b4 	.word	0x200002b4

08001ce4 <GPIO_pinMode>:
#include "GPIO_interface.h"

void GPIO_pinMode(GPIO_TypeDef *GPIOX, uint8_t pinNumber, GPIO_MODE mode){
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	70fb      	strb	r3, [r7, #3]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	70bb      	strb	r3, [r7, #2]
	if (pinNumber < 0 || pinNumber > 15){
 8001cf4:	78fb      	ldrb	r3, [r7, #3]
 8001cf6:	2b0f      	cmp	r3, #15
 8001cf8:	f200 8099 	bhi.w	8001e2e <GPIO_pinMode+0x14a>
		return;
	}
	// Initialize the clock of port x
    if (GPIOX == GPIOA) {
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4a4e      	ldr	r2, [pc, #312]	@ (8001e38 <GPIO_pinMode+0x154>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d106      	bne.n	8001d12 <GPIO_pinMode+0x2e>
		SET_BIT(RCC->APB2ENR, 2);
 8001d04:	4b4d      	ldr	r3, [pc, #308]	@ (8001e3c <GPIO_pinMode+0x158>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	4a4c      	ldr	r2, [pc, #304]	@ (8001e3c <GPIO_pinMode+0x158>)
 8001d0a:	f043 0304 	orr.w	r3, r3, #4
 8001d0e:	6193      	str	r3, [r2, #24]
 8001d10:	e014      	b.n	8001d3c <GPIO_pinMode+0x58>
    } else if (GPIOX == GPIOB) {
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a4a      	ldr	r2, [pc, #296]	@ (8001e40 <GPIO_pinMode+0x15c>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d106      	bne.n	8001d28 <GPIO_pinMode+0x44>
		SET_BIT(RCC->APB2ENR, 3);
 8001d1a:	4b48      	ldr	r3, [pc, #288]	@ (8001e3c <GPIO_pinMode+0x158>)
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	4a47      	ldr	r2, [pc, #284]	@ (8001e3c <GPIO_pinMode+0x158>)
 8001d20:	f043 0308 	orr.w	r3, r3, #8
 8001d24:	6193      	str	r3, [r2, #24]
 8001d26:	e009      	b.n	8001d3c <GPIO_pinMode+0x58>
    } else if (GPIOX == GPIOC) {
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a46      	ldr	r2, [pc, #280]	@ (8001e44 <GPIO_pinMode+0x160>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d105      	bne.n	8001d3c <GPIO_pinMode+0x58>
		SET_BIT(RCC->APB2ENR, 4);
 8001d30:	4b42      	ldr	r3, [pc, #264]	@ (8001e3c <GPIO_pinMode+0x158>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	4a41      	ldr	r2, [pc, #260]	@ (8001e3c <GPIO_pinMode+0x158>)
 8001d36:	f043 0310 	orr.w	r3, r3, #16
 8001d3a:	6193      	str	r3, [r2, #24]
    }
	volatile uint8_t pinIndex = pinNumber % 8;
 8001d3c:	78fb      	ldrb	r3, [r7, #3]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	72fb      	strb	r3, [r7, #11]

	volatile uint32_t *CRX;
	if (pinNumber < 8 && pinNumber >= 0){
 8001d46:	78fb      	ldrb	r3, [r7, #3]
 8001d48:	2b07      	cmp	r3, #7
 8001d4a:	d802      	bhi.n	8001d52 <GPIO_pinMode+0x6e>
		CRX = &GPIOX->CRL;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	e008      	b.n	8001d64 <GPIO_pinMode+0x80>
	}else if(pinNumber >= 8 && pinNumber < 16){
 8001d52:	78fb      	ldrb	r3, [r7, #3]
 8001d54:	2b07      	cmp	r3, #7
 8001d56:	d905      	bls.n	8001d64 <GPIO_pinMode+0x80>
 8001d58:	78fb      	ldrb	r3, [r7, #3]
 8001d5a:	2b0f      	cmp	r3, #15
 8001d5c:	d802      	bhi.n	8001d64 <GPIO_pinMode+0x80>
		CRX = &GPIOX->CRH;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	3304      	adds	r3, #4
 8001d62:	60fb      	str	r3, [r7, #12]
	}
	// Zero the CRX register's specific pin mode not the whole register
	*CRX &= ~(0xF << (4*(pinIndex)));
 8001d64:	7afb      	ldrb	r3, [r7, #11]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	220f      	movs	r2, #15
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43da      	mvns	r2, r3
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	401a      	ands	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	601a      	str	r2, [r3, #0]
	if (mode == OUTPUT){
 8001d7c:	78bb      	ldrb	r3, [r7, #2]
 8001d7e:	2b03      	cmp	r3, #3
 8001d80:	d10a      	bne.n	8001d98 <GPIO_pinMode+0xb4>
		*CRX |= (0x2 << (4*(pinIndex)));
 8001d82:	7afb      	ldrb	r3, [r7, #11]
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	2202      	movs	r2, #2
 8001d8a:	409a      	lsls	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	431a      	orrs	r2, r3
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	e04b      	b.n	8001e30 <GPIO_pinMode+0x14c>
	}else if (mode == INPUT_FLOAT){
 8001d98:	78bb      	ldrb	r3, [r7, #2]
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d10a      	bne.n	8001db4 <GPIO_pinMode+0xd0>
		*CRX |= (0x4 << (4*(pinIndex)));
 8001d9e:	7afb      	ldrb	r3, [r7, #11]
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	2204      	movs	r2, #4
 8001da6:	409a      	lsls	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	431a      	orrs	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	e03d      	b.n	8001e30 <GPIO_pinMode+0x14c>
	}else if (mode == INPUT_PULLUP){
 8001db4:	78bb      	ldrb	r3, [r7, #2]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d113      	bne.n	8001de2 <GPIO_pinMode+0xfe>
		*CRX |= (0x8 << (4*(pinIndex)));
 8001dba:	7afb      	ldrb	r3, [r7, #11]
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	2208      	movs	r2, #8
 8001dc2:	409a      	lsls	r2, r3
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	431a      	orrs	r2, r3
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	601a      	str	r2, [r3, #0]
		SET_BIT(GPIOX->ODR, pinNumber);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	78fa      	ldrb	r2, [r7, #3]
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	60da      	str	r2, [r3, #12]
 8001de0:	e026      	b.n	8001e30 <GPIO_pinMode+0x14c>
	}else if (mode == INPUT_PULLDOWN){
 8001de2:	78bb      	ldrb	r3, [r7, #2]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d114      	bne.n	8001e12 <GPIO_pinMode+0x12e>
		*CRX |= (0x8 << (4*(pinIndex)));
 8001de8:	7afb      	ldrb	r3, [r7, #11]
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	2208      	movs	r2, #8
 8001df0:	409a      	lsls	r2, r3
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	431a      	orrs	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	601a      	str	r2, [r3, #0]
		CLEAR_BIT(GPIOX->ODR, pinNumber);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	78fa      	ldrb	r2, [r7, #3]
 8001e02:	2101      	movs	r1, #1
 8001e04:	fa01 f202 	lsl.w	r2, r1, r2
 8001e08:	43d2      	mvns	r2, r2
 8001e0a:	401a      	ands	r2, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	60da      	str	r2, [r3, #12]
 8001e10:	e00e      	b.n	8001e30 <GPIO_pinMode+0x14c>
	}else if (mode == AF_PP){
 8001e12:	78bb      	ldrb	r3, [r7, #2]
 8001e14:	2b04      	cmp	r3, #4
 8001e16:	d10b      	bne.n	8001e30 <GPIO_pinMode+0x14c>
		*CRX |= (0xB << (4*(pinIndex)));
 8001e18:	7afb      	ldrb	r3, [r7, #11]
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	220b      	movs	r2, #11
 8001e20:	409a      	lsls	r2, r3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	431a      	orrs	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	e000      	b.n	8001e30 <GPIO_pinMode+0x14c>
		return;
 8001e2e:	bf00      	nop

	}
}
 8001e30:	3714      	adds	r7, #20
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bc80      	pop	{r7}
 8001e36:	4770      	bx	lr
 8001e38:	40010800 	.word	0x40010800
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40010c00 	.word	0x40010c00
 8001e44:	40011000 	.word	0x40011000

08001e48 <GPIO_digitalWrite>:

void GPIO_digitalWrite(GPIO_TypeDef *GPIOX, uint8_t pinNumber, PIN_LEVEL level){
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	460b      	mov	r3, r1
 8001e52:	70fb      	strb	r3, [r7, #3]
 8001e54:	4613      	mov	r3, r2
 8001e56:	70bb      	strb	r3, [r7, #2]
	if (pinNumber < 0 || pinNumber > 15){
 8001e58:	78fb      	ldrb	r3, [r7, #3]
 8001e5a:	2b0f      	cmp	r3, #15
 8001e5c:	d81a      	bhi.n	8001e94 <GPIO_digitalWrite+0x4c>
		return;
	}
	if (level == HIGH){
 8001e5e:	78bb      	ldrb	r3, [r7, #2]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d109      	bne.n	8001e78 <GPIO_digitalWrite+0x30>
		SET_BIT(GPIOX->ODR, pinNumber);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	78fa      	ldrb	r2, [r7, #3]
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e70:	431a      	orrs	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	60da      	str	r2, [r3, #12]
 8001e76:	e00e      	b.n	8001e96 <GPIO_digitalWrite+0x4e>
	}else if(level == LOW){
 8001e78:	78bb      	ldrb	r3, [r7, #2]
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d10b      	bne.n	8001e96 <GPIO_digitalWrite+0x4e>
		CLEAR_BIT(GPIOX->ODR, pinNumber);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	78fa      	ldrb	r2, [r7, #3]
 8001e84:	2101      	movs	r1, #1
 8001e86:	fa01 f202 	lsl.w	r2, r1, r2
 8001e8a:	43d2      	mvns	r2, r2
 8001e8c:	401a      	ands	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	e000      	b.n	8001e96 <GPIO_digitalWrite+0x4e>
		return;
 8001e94:	bf00      	nop
	}
}
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr
	...

08001ea0 <__NVIC_EnableIRQ>:
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	db0b      	blt.n	8001eca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	f003 021f 	and.w	r2, r3, #31
 8001eb8:	4906      	ldr	r1, [pc, #24]	@ (8001ed4 <__NVIC_EnableIRQ+0x34>)
 8001eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebe:	095b      	lsrs	r3, r3, #5
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	e000e100 	.word	0xe000e100

08001ed8 <TIM_initPWM>:
volatile void (*callback4)();
uint64_t millis = 0;
uint16_t trigTime_ms_global;
int isFirstTime = 1;

void TIM_initPWM(TIM_TypeDef *TIMX, uint8_t channel, float frequency) {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b088      	sub	sp, #32
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	607a      	str	r2, [r7, #4]
 8001ee4:	72fb      	strb	r3, [r7, #11]
	if (channel < 1 || channel > 4) {
 8001ee6:	7afb      	ldrb	r3, [r7, #11]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f000 81eb 	beq.w	80022c4 <TIM_initPWM+0x3ec>
 8001eee:	7afb      	ldrb	r3, [r7, #11]
 8001ef0:	2b04      	cmp	r3, #4
 8001ef2:	f200 81e7 	bhi.w	80022c4 <TIM_initPWM+0x3ec>
		return;
	}
	// init clock and corresponding pin in the GPIO
	if (TIMX == TIM2) {
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001efc:	d150      	bne.n	8001fa0 <TIM_initPWM+0xc8>
		SET_BIT(RCC->APB1ENR, 0); // Enable TIM2 clock
 8001efe:	4b9a      	ldr	r3, [pc, #616]	@ (8002168 <TIM_initPWM+0x290>)
 8001f00:	69db      	ldr	r3, [r3, #28]
 8001f02:	4a99      	ldr	r2, [pc, #612]	@ (8002168 <TIM_initPWM+0x290>)
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	61d3      	str	r3, [r2, #28]
		RCC->APB2ENR |= RCC_APB2ENR_IOPAEN; // Enable GPIOA clock
 8001f0a:	4b97      	ldr	r3, [pc, #604]	@ (8002168 <TIM_initPWM+0x290>)
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	4a96      	ldr	r2, [pc, #600]	@ (8002168 <TIM_initPWM+0x290>)
 8001f10:	f043 0304 	orr.w	r3, r3, #4
 8001f14:	6193      	str	r3, [r2, #24]
		switch (channel) {
 8001f16:	7afb      	ldrb	r3, [r7, #11]
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	2b03      	cmp	r3, #3
 8001f1c:	f200 80e8 	bhi.w	80020f0 <TIM_initPWM+0x218>
 8001f20:	a201      	add	r2, pc, #4	@ (adr r2, 8001f28 <TIM_initPWM+0x50>)
 8001f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f26:	bf00      	nop
 8001f28:	08001f39 	.word	0x08001f39
 8001f2c:	08001f53 	.word	0x08001f53
 8001f30:	08001f6d 	.word	0x08001f6d
 8001f34:	08001f87 	.word	0x08001f87
		case 1: // PA0
			GPIOA->CRL &= ~(GPIO_CRL_MODE0 | GPIO_CRL_CNF0);
 8001f38:	4b8c      	ldr	r3, [pc, #560]	@ (800216c <TIM_initPWM+0x294>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a8b      	ldr	r2, [pc, #556]	@ (800216c <TIM_initPWM+0x294>)
 8001f3e:	f023 030f 	bic.w	r3, r3, #15
 8001f42:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= (GPIO_CRL_MODE0_1 | GPIO_CRL_CNF0_1); // 2 MHz, AF PP
 8001f44:	4b89      	ldr	r3, [pc, #548]	@ (800216c <TIM_initPWM+0x294>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a88      	ldr	r2, [pc, #544]	@ (800216c <TIM_initPWM+0x294>)
 8001f4a:	f043 030a 	orr.w	r3, r3, #10
 8001f4e:	6013      	str	r3, [r2, #0]
			break;
 8001f50:	e0ce      	b.n	80020f0 <TIM_initPWM+0x218>
		case 2: // PA1
			GPIOA->CRL &= ~(GPIO_CRL_MODE1 | GPIO_CRL_CNF1);
 8001f52:	4b86      	ldr	r3, [pc, #536]	@ (800216c <TIM_initPWM+0x294>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a85      	ldr	r2, [pc, #532]	@ (800216c <TIM_initPWM+0x294>)
 8001f58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f5c:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= (GPIO_CRL_MODE1_1 | GPIO_CRL_CNF1_1);
 8001f5e:	4b83      	ldr	r3, [pc, #524]	@ (800216c <TIM_initPWM+0x294>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a82      	ldr	r2, [pc, #520]	@ (800216c <TIM_initPWM+0x294>)
 8001f64:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8001f68:	6013      	str	r3, [r2, #0]
			break;
 8001f6a:	e0c1      	b.n	80020f0 <TIM_initPWM+0x218>
		case 3: // PA2
			GPIOA->CRL &= ~(GPIO_CRL_MODE2 | GPIO_CRL_CNF2);
 8001f6c:	4b7f      	ldr	r3, [pc, #508]	@ (800216c <TIM_initPWM+0x294>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a7e      	ldr	r2, [pc, #504]	@ (800216c <TIM_initPWM+0x294>)
 8001f72:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f76:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= (GPIO_CRL_MODE2_1 | GPIO_CRL_CNF2_1);
 8001f78:	4b7c      	ldr	r3, [pc, #496]	@ (800216c <TIM_initPWM+0x294>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a7b      	ldr	r2, [pc, #492]	@ (800216c <TIM_initPWM+0x294>)
 8001f7e:	f443 6320 	orr.w	r3, r3, #2560	@ 0xa00
 8001f82:	6013      	str	r3, [r2, #0]
			break;
 8001f84:	e0b4      	b.n	80020f0 <TIM_initPWM+0x218>
		case 4: // PA3
			GPIOA->CRL &= ~(GPIO_CRL_MODE3 | GPIO_CRL_CNF3);
 8001f86:	4b79      	ldr	r3, [pc, #484]	@ (800216c <TIM_initPWM+0x294>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a78      	ldr	r2, [pc, #480]	@ (800216c <TIM_initPWM+0x294>)
 8001f8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001f90:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= (GPIO_CRL_MODE3_1 | GPIO_CRL_CNF3_1);
 8001f92:	4b76      	ldr	r3, [pc, #472]	@ (800216c <TIM_initPWM+0x294>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a75      	ldr	r2, [pc, #468]	@ (800216c <TIM_initPWM+0x294>)
 8001f98:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8001f9c:	6013      	str	r3, [r2, #0]
			break;
 8001f9e:	e0a7      	b.n	80020f0 <TIM_initPWM+0x218>
		}
	} else if (TIMX == TIM3) {
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4a73      	ldr	r2, [pc, #460]	@ (8002170 <TIM_initPWM+0x298>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d14f      	bne.n	8002048 <TIM_initPWM+0x170>
		SET_BIT(RCC->APB1ENR, 1); // Enable TIM3 clock
 8001fa8:	4b6f      	ldr	r3, [pc, #444]	@ (8002168 <TIM_initPWM+0x290>)
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	4a6e      	ldr	r2, [pc, #440]	@ (8002168 <TIM_initPWM+0x290>)
 8001fae:	f043 0302 	orr.w	r3, r3, #2
 8001fb2:	61d3      	str	r3, [r2, #28]
		RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN; // Enable GPIOA & GPIOB
 8001fb4:	4b6c      	ldr	r3, [pc, #432]	@ (8002168 <TIM_initPWM+0x290>)
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	4a6b      	ldr	r2, [pc, #428]	@ (8002168 <TIM_initPWM+0x290>)
 8001fba:	f043 030c 	orr.w	r3, r3, #12
 8001fbe:	6193      	str	r3, [r2, #24]
		switch (channel) {
 8001fc0:	7afb      	ldrb	r3, [r7, #11]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	2b03      	cmp	r3, #3
 8001fc6:	f200 8093 	bhi.w	80020f0 <TIM_initPWM+0x218>
 8001fca:	a201      	add	r2, pc, #4	@ (adr r2, 8001fd0 <TIM_initPWM+0xf8>)
 8001fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd0:	08001fe1 	.word	0x08001fe1
 8001fd4:	08001ffb 	.word	0x08001ffb
 8001fd8:	08002015 	.word	0x08002015
 8001fdc:	0800202f 	.word	0x0800202f
		case 1: // PA6
			GPIOA->CRL &= ~(GPIO_CRL_MODE6 | GPIO_CRL_CNF6);
 8001fe0:	4b62      	ldr	r3, [pc, #392]	@ (800216c <TIM_initPWM+0x294>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a61      	ldr	r2, [pc, #388]	@ (800216c <TIM_initPWM+0x294>)
 8001fe6:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001fea:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= (GPIO_CRL_MODE6_1 | GPIO_CRL_CNF6_1);
 8001fec:	4b5f      	ldr	r3, [pc, #380]	@ (800216c <TIM_initPWM+0x294>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a5e      	ldr	r2, [pc, #376]	@ (800216c <TIM_initPWM+0x294>)
 8001ff2:	f043 6320 	orr.w	r3, r3, #167772160	@ 0xa000000
 8001ff6:	6013      	str	r3, [r2, #0]
			break;
 8001ff8:	e07a      	b.n	80020f0 <TIM_initPWM+0x218>
		case 2: // PA7
			GPIOA->CRL &= ~(GPIO_CRL_MODE7 | GPIO_CRL_CNF7);
 8001ffa:	4b5c      	ldr	r3, [pc, #368]	@ (800216c <TIM_initPWM+0x294>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a5b      	ldr	r2, [pc, #364]	@ (800216c <TIM_initPWM+0x294>)
 8002000:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002004:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= (GPIO_CRL_MODE7_1 | GPIO_CRL_CNF7_1);
 8002006:	4b59      	ldr	r3, [pc, #356]	@ (800216c <TIM_initPWM+0x294>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a58      	ldr	r2, [pc, #352]	@ (800216c <TIM_initPWM+0x294>)
 800200c:	f043 4320 	orr.w	r3, r3, #2684354560	@ 0xa0000000
 8002010:	6013      	str	r3, [r2, #0]
			break;
 8002012:	e06d      	b.n	80020f0 <TIM_initPWM+0x218>
		case 3: // PB0
			GPIOB->CRL &= ~(GPIO_CRL_MODE0 | GPIO_CRL_CNF0);
 8002014:	4b57      	ldr	r3, [pc, #348]	@ (8002174 <TIM_initPWM+0x29c>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a56      	ldr	r2, [pc, #344]	@ (8002174 <TIM_initPWM+0x29c>)
 800201a:	f023 030f 	bic.w	r3, r3, #15
 800201e:	6013      	str	r3, [r2, #0]
			GPIOB->CRL |= (GPIO_CRL_MODE0_1 | GPIO_CRL_CNF0_1);
 8002020:	4b54      	ldr	r3, [pc, #336]	@ (8002174 <TIM_initPWM+0x29c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a53      	ldr	r2, [pc, #332]	@ (8002174 <TIM_initPWM+0x29c>)
 8002026:	f043 030a 	orr.w	r3, r3, #10
 800202a:	6013      	str	r3, [r2, #0]
			break;
 800202c:	e060      	b.n	80020f0 <TIM_initPWM+0x218>
		case 4: // PB1
			GPIOB->CRL &= ~(GPIO_CRL_MODE1 | GPIO_CRL_CNF1);
 800202e:	4b51      	ldr	r3, [pc, #324]	@ (8002174 <TIM_initPWM+0x29c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a50      	ldr	r2, [pc, #320]	@ (8002174 <TIM_initPWM+0x29c>)
 8002034:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002038:	6013      	str	r3, [r2, #0]
			GPIOB->CRL |= (GPIO_CRL_MODE1_1 | GPIO_CRL_CNF1_1);
 800203a:	4b4e      	ldr	r3, [pc, #312]	@ (8002174 <TIM_initPWM+0x29c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a4d      	ldr	r2, [pc, #308]	@ (8002174 <TIM_initPWM+0x29c>)
 8002040:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8002044:	6013      	str	r3, [r2, #0]
			break;
 8002046:	e053      	b.n	80020f0 <TIM_initPWM+0x218>
		}
	} else if (TIMX == TIM4) {
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4a4b      	ldr	r2, [pc, #300]	@ (8002178 <TIM_initPWM+0x2a0>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d14f      	bne.n	80020f0 <TIM_initPWM+0x218>
		SET_BIT(RCC->APB1ENR, 2); // Enable TIM4 clock
 8002050:	4b45      	ldr	r3, [pc, #276]	@ (8002168 <TIM_initPWM+0x290>)
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	4a44      	ldr	r2, [pc, #272]	@ (8002168 <TIM_initPWM+0x290>)
 8002056:	f043 0304 	orr.w	r3, r3, #4
 800205a:	61d3      	str	r3, [r2, #28]
		RCC->APB2ENR |= RCC_APB2ENR_IOPBEN; // Enable GPIOB clock
 800205c:	4b42      	ldr	r3, [pc, #264]	@ (8002168 <TIM_initPWM+0x290>)
 800205e:	699b      	ldr	r3, [r3, #24]
 8002060:	4a41      	ldr	r2, [pc, #260]	@ (8002168 <TIM_initPWM+0x290>)
 8002062:	f043 0308 	orr.w	r3, r3, #8
 8002066:	6193      	str	r3, [r2, #24]
		switch (channel) {
 8002068:	7afb      	ldrb	r3, [r7, #11]
 800206a:	3b01      	subs	r3, #1
 800206c:	2b03      	cmp	r3, #3
 800206e:	d83f      	bhi.n	80020f0 <TIM_initPWM+0x218>
 8002070:	a201      	add	r2, pc, #4	@ (adr r2, 8002078 <TIM_initPWM+0x1a0>)
 8002072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002076:	bf00      	nop
 8002078:	08002089 	.word	0x08002089
 800207c:	080020a3 	.word	0x080020a3
 8002080:	080020bd 	.word	0x080020bd
 8002084:	080020d7 	.word	0x080020d7
		case 1: // PB6
			GPIOB->CRL &= ~(GPIO_CRL_MODE6 | GPIO_CRL_CNF6);
 8002088:	4b3a      	ldr	r3, [pc, #232]	@ (8002174 <TIM_initPWM+0x29c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a39      	ldr	r2, [pc, #228]	@ (8002174 <TIM_initPWM+0x29c>)
 800208e:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8002092:	6013      	str	r3, [r2, #0]
			GPIOB->CRL |= (GPIO_CRL_MODE6_1 | GPIO_CRL_CNF6_1);
 8002094:	4b37      	ldr	r3, [pc, #220]	@ (8002174 <TIM_initPWM+0x29c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a36      	ldr	r2, [pc, #216]	@ (8002174 <TIM_initPWM+0x29c>)
 800209a:	f043 6320 	orr.w	r3, r3, #167772160	@ 0xa000000
 800209e:	6013      	str	r3, [r2, #0]
			break;
 80020a0:	e026      	b.n	80020f0 <TIM_initPWM+0x218>
		case 2: // PB7
			GPIOB->CRL &= ~(GPIO_CRL_MODE7 | GPIO_CRL_CNF7);
 80020a2:	4b34      	ldr	r3, [pc, #208]	@ (8002174 <TIM_initPWM+0x29c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a33      	ldr	r2, [pc, #204]	@ (8002174 <TIM_initPWM+0x29c>)
 80020a8:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80020ac:	6013      	str	r3, [r2, #0]
			GPIOB->CRL |= (GPIO_CRL_MODE7_1 | GPIO_CRL_CNF7_1);
 80020ae:	4b31      	ldr	r3, [pc, #196]	@ (8002174 <TIM_initPWM+0x29c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a30      	ldr	r2, [pc, #192]	@ (8002174 <TIM_initPWM+0x29c>)
 80020b4:	f043 4320 	orr.w	r3, r3, #2684354560	@ 0xa0000000
 80020b8:	6013      	str	r3, [r2, #0]
			break;
 80020ba:	e019      	b.n	80020f0 <TIM_initPWM+0x218>
		case 3: // PB8
			GPIOB->CRH &= ~(GPIO_CRH_MODE8 | GPIO_CRH_CNF8);
 80020bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002174 <TIM_initPWM+0x29c>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002174 <TIM_initPWM+0x29c>)
 80020c2:	f023 030f 	bic.w	r3, r3, #15
 80020c6:	6053      	str	r3, [r2, #4]
			GPIOB->CRH |= (GPIO_CRH_MODE8_1 | GPIO_CRH_CNF8_1);
 80020c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002174 <TIM_initPWM+0x29c>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	4a29      	ldr	r2, [pc, #164]	@ (8002174 <TIM_initPWM+0x29c>)
 80020ce:	f043 030a 	orr.w	r3, r3, #10
 80020d2:	6053      	str	r3, [r2, #4]
			break;
 80020d4:	e00c      	b.n	80020f0 <TIM_initPWM+0x218>
		case 4: // PB9
			GPIOB->CRH &= ~(GPIO_CRH_MODE9 | GPIO_CRH_CNF9);
 80020d6:	4b27      	ldr	r3, [pc, #156]	@ (8002174 <TIM_initPWM+0x29c>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	4a26      	ldr	r2, [pc, #152]	@ (8002174 <TIM_initPWM+0x29c>)
 80020dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80020e0:	6053      	str	r3, [r2, #4]
			GPIOB->CRH |= (GPIO_CRH_MODE9_1 | GPIO_CRH_CNF9_1);
 80020e2:	4b24      	ldr	r3, [pc, #144]	@ (8002174 <TIM_initPWM+0x29c>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	4a23      	ldr	r2, [pc, #140]	@ (8002174 <TIM_initPWM+0x29c>)
 80020e8:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80020ec:	6053      	str	r3, [r2, #4]
			break;
 80020ee:	bf00      	nop
		}
	}

	// direction upward
	CLEAR_BIT(TIMX->CR1, 4);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f023 0210 	bic.w	r2, r3, #16
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	601a      	str	r2, [r3, #0]
	// mode 'edge aligned'
	CLEAR_BIT(TIMX->CR1, 5);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f023 0220 	bic.w	r2, r3, #32
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(TIMX->CR1, 6);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	601a      	str	r2, [r3, #0]
	// set the ARR preload
	SET_BIT(TIMX->CR1, 7);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	601a      	str	r2, [r3, #0]
	//enable the capture compare corresponding pin
	SET_BIT(TIMX->CCER, (4 * (channel - 1)));
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	7afa      	ldrb	r2, [r7, #11]
 8002126:	3a01      	subs	r2, #1
 8002128:	0092      	lsls	r2, r2, #2
 800212a:	2101      	movs	r1, #1
 800212c:	fa01 f202 	lsl.w	r2, r1, r2
 8002130:	431a      	orrs	r2, r3
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	621a      	str	r2, [r3, #32]
	// choose the polarity of the pin to active high
	CLEAR_BIT(TIMX->CCER, (4 * (channel - 1) + 1));
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	7afa      	ldrb	r2, [r7, #11]
 800213c:	3a01      	subs	r2, #1
 800213e:	0092      	lsls	r2, r2, #2
 8002140:	3201      	adds	r2, #1
 8002142:	2101      	movs	r1, #1
 8002144:	fa01 f202 	lsl.w	r2, r1, r2
 8002148:	43d2      	mvns	r2, r2
 800214a:	401a      	ands	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	621a      	str	r2, [r3, #32]

	volatile uint32_t *CCMRX;
	uint8_t modChannel = 1;
 8002150:	2301      	movs	r3, #1
 8002152:	76fb      	strb	r3, [r7, #27]
	if (channel <= 2) {
 8002154:	7afb      	ldrb	r3, [r7, #11]
 8002156:	2b02      	cmp	r3, #2
 8002158:	d810      	bhi.n	800217c <TIM_initPWM+0x2a4>
		CCMRX = &TIMX->CCMR1;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	3318      	adds	r3, #24
 800215e:	61fb      	str	r3, [r7, #28]
		modChannel = channel;
 8002160:	7afb      	ldrb	r3, [r7, #11]
 8002162:	76fb      	strb	r3, [r7, #27]
 8002164:	e010      	b.n	8002188 <TIM_initPWM+0x2b0>
 8002166:	bf00      	nop
 8002168:	40021000 	.word	0x40021000
 800216c:	40010800 	.word	0x40010800
 8002170:	40000400 	.word	0x40000400
 8002174:	40010c00 	.word	0x40010c00
 8002178:	40000800 	.word	0x40000800
	} else {
		CCMRX = &TIMX->CCMR2;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	331c      	adds	r3, #28
 8002180:	61fb      	str	r3, [r7, #28]
		modChannel = channel - 2;
 8002182:	7afb      	ldrb	r3, [r7, #11]
 8002184:	3b02      	subs	r3, #2
 8002186:	76fb      	strb	r3, [r7, #27]
	}
	// set the channel mode to be output
	CLEAR_BIT(*CCMRX, (8 * (modChannel - 1)));
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	7efa      	ldrb	r2, [r7, #27]
 800218e:	3a01      	subs	r2, #1
 8002190:	00d2      	lsls	r2, r2, #3
 8002192:	2101      	movs	r1, #1
 8002194:	fa01 f202 	lsl.w	r2, r1, r2
 8002198:	43d2      	mvns	r2, r2
 800219a:	401a      	ands	r2, r3
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(*CCMRX, (8 * (modChannel - 1) + 1));
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	7efa      	ldrb	r2, [r7, #27]
 80021a6:	3a01      	subs	r2, #1
 80021a8:	00d2      	lsls	r2, r2, #3
 80021aa:	3201      	adds	r2, #1
 80021ac:	2101      	movs	r1, #1
 80021ae:	fa01 f202 	lsl.w	r2, r1, r2
 80021b2:	43d2      	mvns	r2, r2
 80021b4:	401a      	ands	r2, r3
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	601a      	str	r2, [r3, #0]
	// set the channel preload enable
	SET_BIT(*CCMRX, (8 * (modChannel - 1) + 3));
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	7efa      	ldrb	r2, [r7, #27]
 80021c0:	3a01      	subs	r2, #1
 80021c2:	00d2      	lsls	r2, r2, #3
 80021c4:	3203      	adds	r2, #3
 80021c6:	2101      	movs	r1, #1
 80021c8:	fa01 f202 	lsl.w	r2, r1, r2
 80021cc:	431a      	orrs	r2, r3
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	601a      	str	r2, [r3, #0]
	// select PWM mode 1
	CLEAR_BIT(*CCMRX, (8 * (modChannel - 1) + 4));
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	7efa      	ldrb	r2, [r7, #27]
 80021d8:	3a01      	subs	r2, #1
 80021da:	00d2      	lsls	r2, r2, #3
 80021dc:	3204      	adds	r2, #4
 80021de:	2101      	movs	r1, #1
 80021e0:	fa01 f202 	lsl.w	r2, r1, r2
 80021e4:	43d2      	mvns	r2, r2
 80021e6:	401a      	ands	r2, r3
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	601a      	str	r2, [r3, #0]
	SET_BIT(*CCMRX, (8 * (modChannel - 1) + 5));
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	7efa      	ldrb	r2, [r7, #27]
 80021f2:	3a01      	subs	r2, #1
 80021f4:	00d2      	lsls	r2, r2, #3
 80021f6:	3205      	adds	r2, #5
 80021f8:	2101      	movs	r1, #1
 80021fa:	fa01 f202 	lsl.w	r2, r1, r2
 80021fe:	431a      	orrs	r2, r3
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	601a      	str	r2, [r3, #0]
	SET_BIT(*CCMRX, (8 * (modChannel - 1) + 6));
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	7efa      	ldrb	r2, [r7, #27]
 800220a:	3a01      	subs	r2, #1
 800220c:	00d2      	lsls	r2, r2, #3
 800220e:	3206      	adds	r2, #6
 8002210:	2101      	movs	r1, #1
 8002212:	fa01 f202 	lsl.w	r2, r1, r2
 8002216:	431a      	orrs	r2, r3
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	601a      	str	r2, [r3, #0]

	// setting the psc with zero
	TIMX->PSC = 0;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2200      	movs	r2, #0
 8002220:	629a      	str	r2, [r3, #40]	@ 0x28
	// calculating prescaler and arr for specific frequency
	float currentARR = (8000000 / ((frequency * (TIMX->PSC + 1)))) - 1;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002226:	3301      	adds	r3, #1
 8002228:	4618      	mov	r0, r3
 800222a:	f7fe fd0d 	bl	8000c48 <__aeabi_ui2f>
 800222e:	4603      	mov	r3, r0
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	4618      	mov	r0, r3
 8002234:	f7fe fd60 	bl	8000cf8 <__aeabi_fmul>
 8002238:	4603      	mov	r3, r0
 800223a:	4619      	mov	r1, r3
 800223c:	4823      	ldr	r0, [pc, #140]	@ (80022cc <TIM_initPWM+0x3f4>)
 800223e:	f7fe fe0f 	bl	8000e60 <__aeabi_fdiv>
 8002242:	4603      	mov	r3, r0
 8002244:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002248:	4618      	mov	r0, r3
 800224a:	f7fe fc4b 	bl	8000ae4 <__aeabi_fsub>
 800224e:	4603      	mov	r3, r0
 8002250:	617b      	str	r3, [r7, #20]
	while (currentARR >= 65536) {
 8002252:	e01c      	b.n	800228e <TIM_initPWM+0x3b6>
		TIMX->PSC += 1;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002258:	1c5a      	adds	r2, r3, #1
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	629a      	str	r2, [r3, #40]	@ 0x28
		currentARR = (8000000 / ((frequency * (TIMX->PSC + 1)))) - 1;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002262:	3301      	adds	r3, #1
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe fcef 	bl	8000c48 <__aeabi_ui2f>
 800226a:	4603      	mov	r3, r0
 800226c:	6879      	ldr	r1, [r7, #4]
 800226e:	4618      	mov	r0, r3
 8002270:	f7fe fd42 	bl	8000cf8 <__aeabi_fmul>
 8002274:	4603      	mov	r3, r0
 8002276:	4619      	mov	r1, r3
 8002278:	4814      	ldr	r0, [pc, #80]	@ (80022cc <TIM_initPWM+0x3f4>)
 800227a:	f7fe fdf1 	bl	8000e60 <__aeabi_fdiv>
 800227e:	4603      	mov	r3, r0
 8002280:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002284:	4618      	mov	r0, r3
 8002286:	f7fe fc2d 	bl	8000ae4 <__aeabi_fsub>
 800228a:	4603      	mov	r3, r0
 800228c:	617b      	str	r3, [r7, #20]
	while (currentARR >= 65536) {
 800228e:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8002292:	6978      	ldr	r0, [r7, #20]
 8002294:	f7fe fee2 	bl	800105c <__aeabi_fcmpge>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1da      	bne.n	8002254 <TIM_initPWM+0x37c>
	}
	TIMX->ARR = currentARR;
 800229e:	6978      	ldr	r0, [r7, #20]
 80022a0:	f7fe fef0 	bl	8001084 <__aeabi_f2uiz>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	62da      	str	r2, [r3, #44]	@ 0x2c
	SET_BIT(TIMX->EGR, 0);  // UG: Update Generation
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	695b      	ldr	r3, [r3, #20]
 80022ae:	f043 0201 	orr.w	r2, r3, #1
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	615a      	str	r2, [r3, #20]
	// start counting
	SET_BIT(TIMX->CR1, 0);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f043 0201 	orr.w	r2, r3, #1
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	e000      	b.n	80022c6 <TIM_initPWM+0x3ee>
		return;
 80022c4:	bf00      	nop
}
 80022c6:	3720      	adds	r7, #32
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	4af42400 	.word	0x4af42400

080022d0 <TIM_writePWM>:

void TIM_writePWM(TIM_TypeDef *TIMX, uint8_t channel, float dutyCycle) {
 80022d0:	b590      	push	{r4, r7, lr}
 80022d2:	b087      	sub	sp, #28
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	460b      	mov	r3, r1
 80022da:	607a      	str	r2, [r7, #4]
 80022dc:	72fb      	strb	r3, [r7, #11]
	if (channel < 1 || channel > 4 || dutyCycle < 0 || dutyCycle > 100) {
 80022de:	7afb      	ldrb	r3, [r7, #11]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d044      	beq.n	800236e <TIM_writePWM+0x9e>
 80022e4:	7afb      	ldrb	r3, [r7, #11]
 80022e6:	2b04      	cmp	r3, #4
 80022e8:	d841      	bhi.n	800236e <TIM_writePWM+0x9e>
 80022ea:	f04f 0100 	mov.w	r1, #0
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7fe fea0 	bl	8001034 <__aeabi_fcmplt>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d139      	bne.n	800236e <TIM_writePWM+0x9e>
 80022fa:	491f      	ldr	r1, [pc, #124]	@ (8002378 <TIM_writePWM+0xa8>)
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f7fe feb7 	bl	8001070 <__aeabi_fcmpgt>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d132      	bne.n	800236e <TIM_writePWM+0x9e>
		return;
	}
	volatile uint32_t *CCRX;
	if (channel == 1) {
 8002308:	7afb      	ldrb	r3, [r7, #11]
 800230a:	2b01      	cmp	r3, #1
 800230c:	d103      	bne.n	8002316 <TIM_writePWM+0x46>
		CCRX = &TIMX->CCR1;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	3334      	adds	r3, #52	@ 0x34
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	e013      	b.n	800233e <TIM_writePWM+0x6e>
	} else if (channel == 2) {
 8002316:	7afb      	ldrb	r3, [r7, #11]
 8002318:	2b02      	cmp	r3, #2
 800231a:	d103      	bne.n	8002324 <TIM_writePWM+0x54>
		CCRX = &TIMX->CCR2;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	3338      	adds	r3, #56	@ 0x38
 8002320:	617b      	str	r3, [r7, #20]
 8002322:	e00c      	b.n	800233e <TIM_writePWM+0x6e>
	} else if (channel == 3) {
 8002324:	7afb      	ldrb	r3, [r7, #11]
 8002326:	2b03      	cmp	r3, #3
 8002328:	d103      	bne.n	8002332 <TIM_writePWM+0x62>
		CCRX = &TIMX->CCR3;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	333c      	adds	r3, #60	@ 0x3c
 800232e:	617b      	str	r3, [r7, #20]
 8002330:	e005      	b.n	800233e <TIM_writePWM+0x6e>
	} else if (channel == 4) {
 8002332:	7afb      	ldrb	r3, [r7, #11]
 8002334:	2b04      	cmp	r3, #4
 8002336:	d102      	bne.n	800233e <TIM_writePWM+0x6e>
		CCRX = &TIMX->CCR4;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	3340      	adds	r3, #64	@ 0x40
 800233c:	617b      	str	r3, [r7, #20]
	}
	*CCRX = (dutyCycle / 100) * (TIMX->ARR);
 800233e:	490e      	ldr	r1, [pc, #56]	@ (8002378 <TIM_writePWM+0xa8>)
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f7fe fd8d 	bl	8000e60 <__aeabi_fdiv>
 8002346:	4603      	mov	r3, r0
 8002348:	461c      	mov	r4, r3
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234e:	4618      	mov	r0, r3
 8002350:	f7fe fc7a 	bl	8000c48 <__aeabi_ui2f>
 8002354:	4603      	mov	r3, r0
 8002356:	4619      	mov	r1, r3
 8002358:	4620      	mov	r0, r4
 800235a:	f7fe fccd 	bl	8000cf8 <__aeabi_fmul>
 800235e:	4603      	mov	r3, r0
 8002360:	4618      	mov	r0, r3
 8002362:	f7fe fe8f 	bl	8001084 <__aeabi_f2uiz>
 8002366:	4602      	mov	r2, r0
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	e000      	b.n	8002370 <TIM_writePWM+0xa0>
		return;
 800236e:	bf00      	nop
}
 8002370:	371c      	adds	r7, #28
 8002372:	46bd      	mov	sp, r7
 8002374:	bd90      	pop	{r4, r7, pc}
 8002376:	bf00      	nop
 8002378:	42c80000 	.word	0x42c80000

0800237c <enableTimerClock>:
		TIM_delay(TIMX, chunk);
		delay_ms -= chunk;
	}
}

void enableTimerClock(TIM_TypeDef *TIMx) {
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
	switch ((uint32_t) TIMx) {
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4a1a      	ldr	r2, [pc, #104]	@ (80023f0 <enableTimerClock+0x74>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d00f      	beq.n	80023ac <enableTimerClock+0x30>
 800238c:	4a18      	ldr	r2, [pc, #96]	@ (80023f0 <enableTimerClock+0x74>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d828      	bhi.n	80023e4 <enableTimerClock+0x68>
 8002392:	4a18      	ldr	r2, [pc, #96]	@ (80023f4 <enableTimerClock+0x78>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d01e      	beq.n	80023d6 <enableTimerClock+0x5a>
 8002398:	4a16      	ldr	r2, [pc, #88]	@ (80023f4 <enableTimerClock+0x78>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d822      	bhi.n	80023e4 <enableTimerClock+0x68>
 800239e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023a2:	d00a      	beq.n	80023ba <enableTimerClock+0x3e>
 80023a4:	4a14      	ldr	r2, [pc, #80]	@ (80023f8 <enableTimerClock+0x7c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d00e      	beq.n	80023c8 <enableTimerClock+0x4c>
		break;
	case (uint32_t) TIM4:
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
		break;
	default:
		break;
 80023aa:	e01b      	b.n	80023e4 <enableTimerClock+0x68>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80023ac:	4b13      	ldr	r3, [pc, #76]	@ (80023fc <enableTimerClock+0x80>)
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	4a12      	ldr	r2, [pc, #72]	@ (80023fc <enableTimerClock+0x80>)
 80023b2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80023b6:	6193      	str	r3, [r2, #24]
		break;
 80023b8:	e015      	b.n	80023e6 <enableTimerClock+0x6a>
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80023ba:	4b10      	ldr	r3, [pc, #64]	@ (80023fc <enableTimerClock+0x80>)
 80023bc:	69db      	ldr	r3, [r3, #28]
 80023be:	4a0f      	ldr	r2, [pc, #60]	@ (80023fc <enableTimerClock+0x80>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	61d3      	str	r3, [r2, #28]
		break;
 80023c6:	e00e      	b.n	80023e6 <enableTimerClock+0x6a>
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80023c8:	4b0c      	ldr	r3, [pc, #48]	@ (80023fc <enableTimerClock+0x80>)
 80023ca:	69db      	ldr	r3, [r3, #28]
 80023cc:	4a0b      	ldr	r2, [pc, #44]	@ (80023fc <enableTimerClock+0x80>)
 80023ce:	f043 0302 	orr.w	r3, r3, #2
 80023d2:	61d3      	str	r3, [r2, #28]
		break;
 80023d4:	e007      	b.n	80023e6 <enableTimerClock+0x6a>
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 80023d6:	4b09      	ldr	r3, [pc, #36]	@ (80023fc <enableTimerClock+0x80>)
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	4a08      	ldr	r2, [pc, #32]	@ (80023fc <enableTimerClock+0x80>)
 80023dc:	f043 0304 	orr.w	r3, r3, #4
 80023e0:	61d3      	str	r3, [r2, #28]
		break;
 80023e2:	e000      	b.n	80023e6 <enableTimerClock+0x6a>
		break;
 80023e4:	bf00      	nop
	}
}
 80023e6:	bf00      	nop
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr
 80023f0:	40012c00 	.word	0x40012c00
 80023f4:	40000800 	.word	0x40000800
 80023f8:	40000400 	.word	0x40000400
 80023fc:	40021000 	.word	0x40021000

08002400 <TIM_initMillis>:
	}

	// start counting
	SET_BIT(TIMX->CR1, 0);
}
void TIM_initMillis(TIM_TypeDef *TIMX, uint16_t trigTime_ms) {
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	460b      	mov	r3, r1
 800240a:	807b      	strh	r3, [r7, #2]
	enableTimerClock(TIMX);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f7ff ffb5 	bl	800237c <enableTimerClock>
	TIMX->CR1 = 0;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
	trigTime_ms_global = trigTime_ms;
 8002418:	4a23      	ldr	r2, [pc, #140]	@ (80024a8 <TIM_initMillis+0xa8>)
 800241a:	887b      	ldrh	r3, [r7, #2]
 800241c:	8013      	strh	r3, [r2, #0]
	TIMX->CCER |= TIM_CCER_CC1E;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	f043 0201 	orr.w	r2, r3, #1
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	621a      	str	r2, [r3, #32]
	TIMX->DIER |= TIM_DIER_CC1IE;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	f043 0202 	orr.w	r2, r3, #2
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	60da      	str	r2, [r3, #12]
	TIMX->CCMR1 &= ~TIM_CCMR1_CC1S;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	f023 0203 	bic.w	r2, r3, #3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	619a      	str	r2, [r3, #24]
	TIMX->CNT = 0;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	625a      	str	r2, [r3, #36]	@ 0x24
	TIMX->PSC = 8000 - 1;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800244e:	629a      	str	r2, [r3, #40]	@ 0x28
	TIMX->ARR = (60000) - 1;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8002456:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (TIMX == TIM2) {
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800245e:	d103      	bne.n	8002468 <TIM_initMillis+0x68>
		NVIC_EnableIRQ(TIM2_IRQn);
 8002460:	201c      	movs	r0, #28
 8002462:	f7ff fd1d 	bl	8001ea0 <__NVIC_EnableIRQ>
 8002466:	e00e      	b.n	8002486 <TIM_initMillis+0x86>
	} else if (TIMX == TIM3) {
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a10      	ldr	r2, [pc, #64]	@ (80024ac <TIM_initMillis+0xac>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d103      	bne.n	8002478 <TIM_initMillis+0x78>
		NVIC_EnableIRQ(TIM3_IRQn);
 8002470:	201d      	movs	r0, #29
 8002472:	f7ff fd15 	bl	8001ea0 <__NVIC_EnableIRQ>
 8002476:	e006      	b.n	8002486 <TIM_initMillis+0x86>
	} else if (TIMX == TIM4) {
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a0d      	ldr	r2, [pc, #52]	@ (80024b0 <TIM_initMillis+0xb0>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d102      	bne.n	8002486 <TIM_initMillis+0x86>
		NVIC_EnableIRQ(TIM4_IRQn);
 8002480:	201e      	movs	r0, #30
 8002482:	f7ff fd0d 	bl	8001ea0 <__NVIC_EnableIRQ>
	}

	TIMX->CR1 |= TIM_CR1_CEN;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f043 0201 	orr.w	r2, r3, #1
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	601a      	str	r2, [r3, #0]
	TIMX->CCR1 = TIMX->CNT + trigTime_ms_global;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002496:	4a04      	ldr	r2, [pc, #16]	@ (80024a8 <TIM_initMillis+0xa8>)
 8002498:	8812      	ldrh	r2, [r2, #0]
 800249a:	441a      	add	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	635a      	str	r2, [r3, #52]	@ 0x34

}
 80024a0:	bf00      	nop
 80024a2:	3708      	adds	r7, #8
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	200002f8 	.word	0x200002f8
 80024ac:	40000400 	.word	0x40000400
 80024b0:	40000800 	.word	0x40000800

080024b4 <TIM_Millis>:

uint64_t TIM_Millis() {
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
	if (isFirstTime) {
 80024b8:	4b0a      	ldr	r3, [pc, #40]	@ (80024e4 <TIM_Millis+0x30>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d009      	beq.n	80024d4 <TIM_Millis+0x20>
		isFirstTime = 0;
 80024c0:	4b08      	ldr	r3, [pc, #32]	@ (80024e4 <TIM_Millis+0x30>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
		millis = 0;
 80024c6:	4908      	ldr	r1, [pc, #32]	@ (80024e8 <TIM_Millis+0x34>)
 80024c8:	f04f 0200 	mov.w	r2, #0
 80024cc:	f04f 0300 	mov.w	r3, #0
 80024d0:	e9c1 2300 	strd	r2, r3, [r1]
	}
	return millis;
 80024d4:	4b04      	ldr	r3, [pc, #16]	@ (80024e8 <TIM_Millis+0x34>)
 80024d6:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 80024da:	4610      	mov	r0, r2
 80024dc:	4619      	mov	r1, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr
 80024e4:	2000000c 	.word	0x2000000c
 80024e8:	200002f0 	.word	0x200002f0

080024ec <TIM2_IRQHandler>:

void TIM2_IRQHandler() {
 80024ec:	b598      	push	{r3, r4, r7, lr}
 80024ee:	af00      	add	r7, sp, #0
	if (TIM2->SR & TIM_SR_CC1IF) {
 80024f0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80024f4:	691b      	ldr	r3, [r3, #16]
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d01a      	beq.n	8002534 <TIM2_IRQHandler+0x48>
		TIM2->SR &= ~TIM_SR_CC1IF;
 80024fe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002508:	f023 0302 	bic.w	r3, r3, #2
 800250c:	6113      	str	r3, [r2, #16]
		TIM2->CCR1 = TIM2->CNT + trigTime_ms_global;
 800250e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002514:	4a1d      	ldr	r2, [pc, #116]	@ (800258c <TIM2_IRQHandler+0xa0>)
 8002516:	8812      	ldrh	r2, [r2, #0]
 8002518:	4614      	mov	r4, r2
 800251a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800251e:	4423      	add	r3, r4
 8002520:	6353      	str	r3, [r2, #52]	@ 0x34
		millis++;
 8002522:	4b1b      	ldr	r3, [pc, #108]	@ (8002590 <TIM2_IRQHandler+0xa4>)
 8002524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002528:	1c50      	adds	r0, r2, #1
 800252a:	f143 0100 	adc.w	r1, r3, #0
 800252e:	4b18      	ldr	r3, [pc, #96]	@ (8002590 <TIM2_IRQHandler+0xa4>)
 8002530:	e9c3 0100 	strd	r0, r1, [r3]
//		if (isFirstTime) {
//			isFirstTime = 0;
//			millis = 0;
//		}
	}
	if ((TIM2->SR & (1 << 0)) == 1) { // check the uif flag
 8002534:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b01      	cmp	r3, #1
 8002540:	d122      	bne.n	8002588 <TIM2_IRQHandler+0x9c>
		TIM2->SR &= ~(1 << 0); // clear the uif
 8002542:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800254c:	f023 0301 	bic.w	r3, r3, #1
 8002550:	6113      	str	r3, [r2, #16]
		counter2++;
 8002552:	4b10      	ldr	r3, [pc, #64]	@ (8002594 <TIM2_IRQHandler+0xa8>)
 8002554:	881b      	ldrh	r3, [r3, #0]
 8002556:	b29b      	uxth	r3, r3
 8002558:	3301      	adds	r3, #1
 800255a:	b29a      	uxth	r2, r3
 800255c:	4b0d      	ldr	r3, [pc, #52]	@ (8002594 <TIM2_IRQHandler+0xa8>)
 800255e:	801a      	strh	r2, [r3, #0]
		if (counter2 == n2) {
 8002560:	4b0c      	ldr	r3, [pc, #48]	@ (8002594 <TIM2_IRQHandler+0xa8>)
 8002562:	881b      	ldrh	r3, [r3, #0]
 8002564:	b29a      	uxth	r2, r3
 8002566:	4b0c      	ldr	r3, [pc, #48]	@ (8002598 <TIM2_IRQHandler+0xac>)
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	b29b      	uxth	r3, r3
 800256c:	429a      	cmp	r2, r3
 800256e:	d10b      	bne.n	8002588 <TIM2_IRQHandler+0x9c>
			counter2 = 0;
 8002570:	4b08      	ldr	r3, [pc, #32]	@ (8002594 <TIM2_IRQHandler+0xa8>)
 8002572:	2200      	movs	r2, #0
 8002574:	801a      	strh	r2, [r3, #0]
			TIM2->CNT = preload2; // set the preload
 8002576:	4b09      	ldr	r3, [pc, #36]	@ (800259c <TIM2_IRQHandler+0xb0>)
 8002578:	881b      	ldrh	r3, [r3, #0]
 800257a:	b29a      	uxth	r2, r3
 800257c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002580:	625a      	str	r2, [r3, #36]	@ 0x24
			callback2();
 8002582:	4b07      	ldr	r3, [pc, #28]	@ (80025a0 <TIM2_IRQHandler+0xb4>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4798      	blx	r3
		}
	}
}
 8002588:	bf00      	nop
 800258a:	bd98      	pop	{r3, r4, r7, pc}
 800258c:	200002f8 	.word	0x200002f8
 8002590:	200002f0 	.word	0x200002f0
 8002594:	200002d8 	.word	0x200002d8
 8002598:	200002d2 	.word	0x200002d2
 800259c:	200002cc 	.word	0x200002cc
 80025a0:	200002e0 	.word	0x200002e0

080025a4 <TIM3_IRQHandler>:

void TIM3_IRQHandler() {
 80025a4:	b598      	push	{r3, r4, r7, lr}
 80025a6:	af00      	add	r7, sp, #0
	if ((TIM3->SR & (1 << 0)) == 1) { // check the uif flag
 80025a8:	4b25      	ldr	r3, [pc, #148]	@ (8002640 <TIM3_IRQHandler+0x9c>)
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	f003 0301 	and.w	r3, r3, #1
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d142      	bne.n	800263a <TIM3_IRQHandler+0x96>
		if (TIM3->SR & TIM_SR_CC1IF) {
 80025b4:	4b22      	ldr	r3, [pc, #136]	@ (8002640 <TIM3_IRQHandler+0x9c>)
 80025b6:	691b      	ldr	r3, [r3, #16]
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d016      	beq.n	80025ee <TIM3_IRQHandler+0x4a>
			TIM3->SR &= ~TIM_SR_CC1IF;
 80025c0:	4b1f      	ldr	r3, [pc, #124]	@ (8002640 <TIM3_IRQHandler+0x9c>)
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002640 <TIM3_IRQHandler+0x9c>)
 80025c6:	f023 0302 	bic.w	r3, r3, #2
 80025ca:	6113      	str	r3, [r2, #16]
			TIM3->CCR1 = TIM3->CNT + trigTime_ms_global;
 80025cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002640 <TIM3_IRQHandler+0x9c>)
 80025ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d0:	4a1c      	ldr	r2, [pc, #112]	@ (8002644 <TIM3_IRQHandler+0xa0>)
 80025d2:	8812      	ldrh	r2, [r2, #0]
 80025d4:	4614      	mov	r4, r2
 80025d6:	4a1a      	ldr	r2, [pc, #104]	@ (8002640 <TIM3_IRQHandler+0x9c>)
 80025d8:	4423      	add	r3, r4
 80025da:	6353      	str	r3, [r2, #52]	@ 0x34
			millis++;
 80025dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002648 <TIM3_IRQHandler+0xa4>)
 80025de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e2:	1c50      	adds	r0, r2, #1
 80025e4:	f143 0100 	adc.w	r1, r3, #0
 80025e8:	4b17      	ldr	r3, [pc, #92]	@ (8002648 <TIM3_IRQHandler+0xa4>)
 80025ea:	e9c3 0100 	strd	r0, r1, [r3]
//			if (isFirstTime) {
//				isFirstTime = 0;
//				millis = 0;
//			}
		}
		if ((TIM3->SR & (1 << 0)) == 1) {
 80025ee:	4b14      	ldr	r3, [pc, #80]	@ (8002640 <TIM3_IRQHandler+0x9c>)
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d11f      	bne.n	800263a <TIM3_IRQHandler+0x96>
			TIM3->SR &= ~(1 << 0); // clear the uif
 80025fa:	4b11      	ldr	r3, [pc, #68]	@ (8002640 <TIM3_IRQHandler+0x9c>)
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	4a10      	ldr	r2, [pc, #64]	@ (8002640 <TIM3_IRQHandler+0x9c>)
 8002600:	f023 0301 	bic.w	r3, r3, #1
 8002604:	6113      	str	r3, [r2, #16]
			counter3++;
 8002606:	4b11      	ldr	r3, [pc, #68]	@ (800264c <TIM3_IRQHandler+0xa8>)
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	b29b      	uxth	r3, r3
 800260c:	3301      	adds	r3, #1
 800260e:	b29a      	uxth	r2, r3
 8002610:	4b0e      	ldr	r3, [pc, #56]	@ (800264c <TIM3_IRQHandler+0xa8>)
 8002612:	801a      	strh	r2, [r3, #0]
			if (counter3 == n3) {
 8002614:	4b0d      	ldr	r3, [pc, #52]	@ (800264c <TIM3_IRQHandler+0xa8>)
 8002616:	881b      	ldrh	r3, [r3, #0]
 8002618:	b29a      	uxth	r2, r3
 800261a:	4b0d      	ldr	r3, [pc, #52]	@ (8002650 <TIM3_IRQHandler+0xac>)
 800261c:	881b      	ldrh	r3, [r3, #0]
 800261e:	b29b      	uxth	r3, r3
 8002620:	429a      	cmp	r2, r3
 8002622:	d10a      	bne.n	800263a <TIM3_IRQHandler+0x96>
				counter3 = 0;
 8002624:	4b09      	ldr	r3, [pc, #36]	@ (800264c <TIM3_IRQHandler+0xa8>)
 8002626:	2200      	movs	r2, #0
 8002628:	801a      	strh	r2, [r3, #0]
				TIM3->CNT = preload3; // set the preload
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <TIM3_IRQHandler+0xb0>)
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	b29a      	uxth	r2, r3
 8002630:	4b03      	ldr	r3, [pc, #12]	@ (8002640 <TIM3_IRQHandler+0x9c>)
 8002632:	625a      	str	r2, [r3, #36]	@ 0x24
				callback3();
 8002634:	4b08      	ldr	r3, [pc, #32]	@ (8002658 <TIM3_IRQHandler+0xb4>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4798      	blx	r3
			}
		}
	}
}
 800263a:	bf00      	nop
 800263c:	bd98      	pop	{r3, r4, r7, pc}
 800263e:	bf00      	nop
 8002640:	40000400 	.word	0x40000400
 8002644:	200002f8 	.word	0x200002f8
 8002648:	200002f0 	.word	0x200002f0
 800264c:	200002da 	.word	0x200002da
 8002650:	200002d4 	.word	0x200002d4
 8002654:	200002ce 	.word	0x200002ce
 8002658:	200002e4 	.word	0x200002e4

0800265c <TIM4_IRQHandler>:

void TIM4_IRQHandler() {
 800265c:	b598      	push	{r3, r4, r7, lr}
 800265e:	af00      	add	r7, sp, #0
	if ((TIM4->SR & (1 << 0)) == 1) { // check the uif flag
 8002660:	4b25      	ldr	r3, [pc, #148]	@ (80026f8 <TIM4_IRQHandler+0x9c>)
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	2b01      	cmp	r3, #1
 800266a:	d142      	bne.n	80026f2 <TIM4_IRQHandler+0x96>
		if (TIM4->SR & TIM_SR_CC1IF) {
 800266c:	4b22      	ldr	r3, [pc, #136]	@ (80026f8 <TIM4_IRQHandler+0x9c>)
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d016      	beq.n	80026a6 <TIM4_IRQHandler+0x4a>
			TIM4->SR &= ~TIM_SR_CC1IF;
 8002678:	4b1f      	ldr	r3, [pc, #124]	@ (80026f8 <TIM4_IRQHandler+0x9c>)
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	4a1e      	ldr	r2, [pc, #120]	@ (80026f8 <TIM4_IRQHandler+0x9c>)
 800267e:	f023 0302 	bic.w	r3, r3, #2
 8002682:	6113      	str	r3, [r2, #16]
			TIM4->CCR1 = TIM4->CNT + trigTime_ms_global;
 8002684:	4b1c      	ldr	r3, [pc, #112]	@ (80026f8 <TIM4_IRQHandler+0x9c>)
 8002686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002688:	4a1c      	ldr	r2, [pc, #112]	@ (80026fc <TIM4_IRQHandler+0xa0>)
 800268a:	8812      	ldrh	r2, [r2, #0]
 800268c:	4614      	mov	r4, r2
 800268e:	4a1a      	ldr	r2, [pc, #104]	@ (80026f8 <TIM4_IRQHandler+0x9c>)
 8002690:	4423      	add	r3, r4
 8002692:	6353      	str	r3, [r2, #52]	@ 0x34
			millis++;
 8002694:	4b1a      	ldr	r3, [pc, #104]	@ (8002700 <TIM4_IRQHandler+0xa4>)
 8002696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269a:	1c50      	adds	r0, r2, #1
 800269c:	f143 0100 	adc.w	r1, r3, #0
 80026a0:	4b17      	ldr	r3, [pc, #92]	@ (8002700 <TIM4_IRQHandler+0xa4>)
 80026a2:	e9c3 0100 	strd	r0, r1, [r3]
//			if (isFirstTime) {
//				isFirstTime = 0;
//				millis = 0;
//			}
		}
		if ((TIM4->SR & (1 << 0)) == 1) {
 80026a6:	4b14      	ldr	r3, [pc, #80]	@ (80026f8 <TIM4_IRQHandler+0x9c>)
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d11f      	bne.n	80026f2 <TIM4_IRQHandler+0x96>
			TIM4->SR &= ~(1 << 0); // clear the uif
 80026b2:	4b11      	ldr	r3, [pc, #68]	@ (80026f8 <TIM4_IRQHandler+0x9c>)
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	4a10      	ldr	r2, [pc, #64]	@ (80026f8 <TIM4_IRQHandler+0x9c>)
 80026b8:	f023 0301 	bic.w	r3, r3, #1
 80026bc:	6113      	str	r3, [r2, #16]
			counter4++;
 80026be:	4b11      	ldr	r3, [pc, #68]	@ (8002704 <TIM4_IRQHandler+0xa8>)
 80026c0:	881b      	ldrh	r3, [r3, #0]
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	3301      	adds	r3, #1
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002704 <TIM4_IRQHandler+0xa8>)
 80026ca:	801a      	strh	r2, [r3, #0]
			if (counter4 == n4) {
 80026cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002704 <TIM4_IRQHandler+0xa8>)
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002708 <TIM4_IRQHandler+0xac>)
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	429a      	cmp	r2, r3
 80026da:	d10a      	bne.n	80026f2 <TIM4_IRQHandler+0x96>
				counter4 = 0;
 80026dc:	4b09      	ldr	r3, [pc, #36]	@ (8002704 <TIM4_IRQHandler+0xa8>)
 80026de:	2200      	movs	r2, #0
 80026e0:	801a      	strh	r2, [r3, #0]
				TIM4->CNT = preload4; // set the preload
 80026e2:	4b0a      	ldr	r3, [pc, #40]	@ (800270c <TIM4_IRQHandler+0xb0>)
 80026e4:	881b      	ldrh	r3, [r3, #0]
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	4b03      	ldr	r3, [pc, #12]	@ (80026f8 <TIM4_IRQHandler+0x9c>)
 80026ea:	625a      	str	r2, [r3, #36]	@ 0x24
				callback4();
 80026ec:	4b08      	ldr	r3, [pc, #32]	@ (8002710 <TIM4_IRQHandler+0xb4>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4798      	blx	r3
			}
		}
	}
}
 80026f2:	bf00      	nop
 80026f4:	bd98      	pop	{r3, r4, r7, pc}
 80026f6:	bf00      	nop
 80026f8:	40000800 	.word	0x40000800
 80026fc:	200002f8 	.word	0x200002f8
 8002700:	200002f0 	.word	0x200002f0
 8002704:	200002dc 	.word	0x200002dc
 8002708:	200002d6 	.word	0x200002d6
 800270c:	200002d0 	.word	0x200002d0
 8002710:	200002e8 	.word	0x200002e8

08002714 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	689a      	ldr	r2, [r3, #8]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	683a      	ldr	r2, [r7, #0]
 8002738:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	1c5a      	adds	r2, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	601a      	str	r2, [r3, #0]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr

0800275a <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800275a:	b480      	push	{r7}
 800275c:	b085      	sub	sp, #20
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	6892      	ldr	r2, [r2, #8]
 8002770:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	6852      	ldr	r2, [r2, #4]
 800277a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	429a      	cmp	r2, r3
 8002784:	d103      	bne.n	800278e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	1e5a      	subs	r2, r3, #1
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3714      	adds	r7, #20
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80027b6:	4b4f      	ldr	r3, [pc, #316]	@ (80028f4 <xTaskIncrementTick+0x148>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f040 808f 	bne.w	80028de <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80027c0:	4b4d      	ldr	r3, [pc, #308]	@ (80028f8 <xTaskIncrementTick+0x14c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	3301      	adds	r3, #1
 80027c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80027c8:	4a4b      	ldr	r2, [pc, #300]	@ (80028f8 <xTaskIncrementTick+0x14c>)
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d121      	bne.n	8002818 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80027d4:	4b49      	ldr	r3, [pc, #292]	@ (80028fc <xTaskIncrementTick+0x150>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d00b      	beq.n	80027f6 <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80027de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027e2:	f383 8811 	msr	BASEPRI, r3
 80027e6:	f3bf 8f6f 	isb	sy
 80027ea:	f3bf 8f4f 	dsb	sy
 80027ee:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80027f0:	bf00      	nop
 80027f2:	bf00      	nop
 80027f4:	e7fd      	b.n	80027f2 <xTaskIncrementTick+0x46>
 80027f6:	4b41      	ldr	r3, [pc, #260]	@ (80028fc <xTaskIncrementTick+0x150>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	4b40      	ldr	r3, [pc, #256]	@ (8002900 <xTaskIncrementTick+0x154>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a3e      	ldr	r2, [pc, #248]	@ (80028fc <xTaskIncrementTick+0x150>)
 8002802:	6013      	str	r3, [r2, #0]
 8002804:	4a3e      	ldr	r2, [pc, #248]	@ (8002900 <xTaskIncrementTick+0x154>)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	4b3e      	ldr	r3, [pc, #248]	@ (8002904 <xTaskIncrementTick+0x158>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	3301      	adds	r3, #1
 8002810:	4a3c      	ldr	r2, [pc, #240]	@ (8002904 <xTaskIncrementTick+0x158>)
 8002812:	6013      	str	r3, [r2, #0]
 8002814:	f000 f8e0 	bl	80029d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002818:	4b3b      	ldr	r3, [pc, #236]	@ (8002908 <xTaskIncrementTick+0x15c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	429a      	cmp	r2, r3
 8002820:	d348      	bcc.n	80028b4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002822:	4b36      	ldr	r3, [pc, #216]	@ (80028fc <xTaskIncrementTick+0x150>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d104      	bne.n	8002836 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800282c:	4b36      	ldr	r3, [pc, #216]	@ (8002908 <xTaskIncrementTick+0x15c>)
 800282e:	f04f 32ff 	mov.w	r2, #4294967295
 8002832:	601a      	str	r2, [r3, #0]
					break;
 8002834:	e03e      	b.n	80028b4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002836:	4b31      	ldr	r3, [pc, #196]	@ (80028fc <xTaskIncrementTick+0x150>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	429a      	cmp	r2, r3
 800284c:	d203      	bcs.n	8002856 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800284e:	4a2e      	ldr	r2, [pc, #184]	@ (8002908 <xTaskIncrementTick+0x15c>)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002854:	e02e      	b.n	80028b4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	3304      	adds	r3, #4
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff ff7d 	bl	800275a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002864:	2b00      	cmp	r3, #0
 8002866:	d004      	beq.n	8002872 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	3318      	adds	r3, #24
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff ff74 	bl	800275a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002876:	2201      	movs	r2, #1
 8002878:	409a      	lsls	r2, r3
 800287a:	4b24      	ldr	r3, [pc, #144]	@ (800290c <xTaskIncrementTick+0x160>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4313      	orrs	r3, r2
 8002880:	4a22      	ldr	r2, [pc, #136]	@ (800290c <xTaskIncrementTick+0x160>)
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002888:	4613      	mov	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4a1f      	ldr	r2, [pc, #124]	@ (8002910 <xTaskIncrementTick+0x164>)
 8002892:	441a      	add	r2, r3
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	3304      	adds	r3, #4
 8002898:	4619      	mov	r1, r3
 800289a:	4610      	mov	r0, r2
 800289c:	f7ff ff3a 	bl	8002714 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002914 <xTaskIncrementTick+0x168>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d3b9      	bcc.n	8002822 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80028ae:	2301      	movs	r3, #1
 80028b0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028b2:	e7b6      	b.n	8002822 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80028b4:	4b17      	ldr	r3, [pc, #92]	@ (8002914 <xTaskIncrementTick+0x168>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028ba:	4915      	ldr	r1, [pc, #84]	@ (8002910 <xTaskIncrementTick+0x164>)
 80028bc:	4613      	mov	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4413      	add	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	440b      	add	r3, r1
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d901      	bls.n	80028d0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80028cc:	2301      	movs	r3, #1
 80028ce:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80028d0:	4b11      	ldr	r3, [pc, #68]	@ (8002918 <xTaskIncrementTick+0x16c>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d007      	beq.n	80028e8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80028d8:	2301      	movs	r3, #1
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	e004      	b.n	80028e8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80028de:	4b0f      	ldr	r3, [pc, #60]	@ (800291c <xTaskIncrementTick+0x170>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	3301      	adds	r3, #1
 80028e4:	4a0d      	ldr	r2, [pc, #52]	@ (800291c <xTaskIncrementTick+0x170>)
 80028e6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80028e8:	697b      	ldr	r3, [r7, #20]
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3718      	adds	r7, #24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	200003b0 	.word	0x200003b0
 80028f8:	20000394 	.word	0x20000394
 80028fc:	2000038c 	.word	0x2000038c
 8002900:	20000390 	.word	0x20000390
 8002904:	200003a8 	.word	0x200003a8
 8002908:	200003ac 	.word	0x200003ac
 800290c:	20000398 	.word	0x20000398
 8002910:	20000300 	.word	0x20000300
 8002914:	200002fc 	.word	0x200002fc
 8002918:	200003a4 	.word	0x200003a4
 800291c:	200003a0 	.word	0x200003a0

08002920 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002920:	b480      	push	{r7}
 8002922:	b087      	sub	sp, #28
 8002924:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002926:	4b27      	ldr	r3, [pc, #156]	@ (80029c4 <vTaskSwitchContext+0xa4>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800292e:	4b26      	ldr	r3, [pc, #152]	@ (80029c8 <vTaskSwitchContext+0xa8>)
 8002930:	2201      	movs	r2, #1
 8002932:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002934:	e040      	b.n	80029b8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8002936:	4b24      	ldr	r3, [pc, #144]	@ (80029c8 <vTaskSwitchContext+0xa8>)
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800293c:	4b23      	ldr	r3, [pc, #140]	@ (80029cc <vTaskSwitchContext+0xac>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	fab3 f383 	clz	r3, r3
 8002948:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800294a:	7afb      	ldrb	r3, [r7, #11]
 800294c:	f1c3 031f 	rsb	r3, r3, #31
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	491f      	ldr	r1, [pc, #124]	@ (80029d0 <vTaskSwitchContext+0xb0>)
 8002954:	697a      	ldr	r2, [r7, #20]
 8002956:	4613      	mov	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4413      	add	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	440b      	add	r3, r1
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10b      	bne.n	800297e <vTaskSwitchContext+0x5e>
	__asm volatile
 8002966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800296a:	f383 8811 	msr	BASEPRI, r3
 800296e:	f3bf 8f6f 	isb	sy
 8002972:	f3bf 8f4f 	dsb	sy
 8002976:	607b      	str	r3, [r7, #4]
}
 8002978:	bf00      	nop
 800297a:	bf00      	nop
 800297c:	e7fd      	b.n	800297a <vTaskSwitchContext+0x5a>
 800297e:	697a      	ldr	r2, [r7, #20]
 8002980:	4613      	mov	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	4413      	add	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4a11      	ldr	r2, [pc, #68]	@ (80029d0 <vTaskSwitchContext+0xb0>)
 800298a:	4413      	add	r3, r2
 800298c:	613b      	str	r3, [r7, #16]
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	605a      	str	r2, [r3, #4]
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	3308      	adds	r3, #8
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d104      	bne.n	80029ae <vTaskSwitchContext+0x8e>
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	685a      	ldr	r2, [r3, #4]
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	605a      	str	r2, [r3, #4]
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	4a07      	ldr	r2, [pc, #28]	@ (80029d4 <vTaskSwitchContext+0xb4>)
 80029b6:	6013      	str	r3, [r2, #0]
}
 80029b8:	bf00      	nop
 80029ba:	371c      	adds	r7, #28
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	200003b0 	.word	0x200003b0
 80029c8:	200003a4 	.word	0x200003a4
 80029cc:	20000398 	.word	0x20000398
 80029d0:	20000300 	.word	0x20000300
 80029d4:	200002fc 	.word	0x200002fc

080029d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029de:	4b0c      	ldr	r3, [pc, #48]	@ (8002a10 <prvResetNextTaskUnblockTime+0x38>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d104      	bne.n	80029f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80029e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002a14 <prvResetNextTaskUnblockTime+0x3c>)
 80029ea:	f04f 32ff 	mov.w	r2, #4294967295
 80029ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80029f0:	e008      	b.n	8002a04 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029f2:	4b07      	ldr	r3, [pc, #28]	@ (8002a10 <prvResetNextTaskUnblockTime+0x38>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	4a04      	ldr	r2, [pc, #16]	@ (8002a14 <prvResetNextTaskUnblockTime+0x3c>)
 8002a02:	6013      	str	r3, [r2, #0]
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bc80      	pop	{r7}
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	2000038c 	.word	0x2000038c
 8002a14:	200003ac 	.word	0x200003ac

08002a18 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a4c <xTaskGetSchedulerState+0x34>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d102      	bne.n	8002a2c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002a26:	2301      	movs	r3, #1
 8002a28:	607b      	str	r3, [r7, #4]
 8002a2a:	e008      	b.n	8002a3e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a2c:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <xTaskGetSchedulerState+0x38>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d102      	bne.n	8002a3a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002a34:	2302      	movs	r3, #2
 8002a36:	607b      	str	r3, [r7, #4]
 8002a38:	e001      	b.n	8002a3e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002a3e:	687b      	ldr	r3, [r7, #4]
	}
 8002a40:	4618      	mov	r0, r3
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	2000039c 	.word	0x2000039c
 8002a50:	200003b0 	.word	0x200003b0
	...

08002a60 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002a60:	4b07      	ldr	r3, [pc, #28]	@ (8002a80 <pxCurrentTCBConst2>)
 8002a62:	6819      	ldr	r1, [r3, #0]
 8002a64:	6808      	ldr	r0, [r1, #0]
 8002a66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002a6a:	f380 8809 	msr	PSP, r0
 8002a6e:	f3bf 8f6f 	isb	sy
 8002a72:	f04f 0000 	mov.w	r0, #0
 8002a76:	f380 8811 	msr	BASEPRI, r0
 8002a7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8002a7e:	4770      	bx	lr

08002a80 <pxCurrentTCBConst2>:
 8002a80:	200002fc 	.word	0x200002fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
	...

08002a90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002a90:	f3ef 8009 	mrs	r0, PSP
 8002a94:	f3bf 8f6f 	isb	sy
 8002a98:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad0 <pxCurrentTCBConst>)
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002aa0:	6010      	str	r0, [r2, #0]
 8002aa2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002aa6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002aaa:	f380 8811 	msr	BASEPRI, r0
 8002aae:	f7ff ff37 	bl	8002920 <vTaskSwitchContext>
 8002ab2:	f04f 0000 	mov.w	r0, #0
 8002ab6:	f380 8811 	msr	BASEPRI, r0
 8002aba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002abe:	6819      	ldr	r1, [r3, #0]
 8002ac0:	6808      	ldr	r0, [r1, #0]
 8002ac2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002ac6:	f380 8809 	msr	PSP, r0
 8002aca:	f3bf 8f6f 	isb	sy
 8002ace:	4770      	bx	lr

08002ad0 <pxCurrentTCBConst>:
 8002ad0:	200002fc 	.word	0x200002fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002ad4:	bf00      	nop
 8002ad6:	bf00      	nop

08002ad8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
	__asm volatile
 8002ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ae2:	f383 8811 	msr	BASEPRI, r3
 8002ae6:	f3bf 8f6f 	isb	sy
 8002aea:	f3bf 8f4f 	dsb	sy
 8002aee:	607b      	str	r3, [r7, #4]
}
 8002af0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002af2:	f7ff fe5b 	bl	80027ac <xTaskIncrementTick>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d003      	beq.n	8002b04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002afc:	4b06      	ldr	r3, [pc, #24]	@ (8002b18 <xPortSysTickHandler+0x40>)
 8002afe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	2300      	movs	r3, #0
 8002b06:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002b0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002b10:	bf00      	nop
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	e000ed04 	.word	0xe000ed04

08002b1c <atof>:
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	f000 bdfb 	b.w	8003718 <strtod>

08002b22 <sulp>:
 8002b22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b26:	460f      	mov	r7, r1
 8002b28:	4690      	mov	r8, r2
 8002b2a:	f001 ff77 	bl	8004a1c <__ulp>
 8002b2e:	4604      	mov	r4, r0
 8002b30:	460d      	mov	r5, r1
 8002b32:	f1b8 0f00 	cmp.w	r8, #0
 8002b36:	d011      	beq.n	8002b5c <sulp+0x3a>
 8002b38:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8002b3c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	dd0b      	ble.n	8002b5c <sulp+0x3a>
 8002b44:	2400      	movs	r4, #0
 8002b46:	051b      	lsls	r3, r3, #20
 8002b48:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8002b4c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8002b50:	4622      	mov	r2, r4
 8002b52:	462b      	mov	r3, r5
 8002b54:	f7fd fcb8 	bl	80004c8 <__aeabi_dmul>
 8002b58:	4604      	mov	r4, r0
 8002b5a:	460d      	mov	r5, r1
 8002b5c:	4620      	mov	r0, r4
 8002b5e:	4629      	mov	r1, r5
 8002b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b64:	0000      	movs	r0, r0
	...

08002b68 <_strtod_l>:
 8002b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b6c:	b09f      	sub	sp, #124	@ 0x7c
 8002b6e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8002b70:	2200      	movs	r2, #0
 8002b72:	460c      	mov	r4, r1
 8002b74:	921a      	str	r2, [sp, #104]	@ 0x68
 8002b76:	f04f 0a00 	mov.w	sl, #0
 8002b7a:	f04f 0b00 	mov.w	fp, #0
 8002b7e:	460a      	mov	r2, r1
 8002b80:	9005      	str	r0, [sp, #20]
 8002b82:	9219      	str	r2, [sp, #100]	@ 0x64
 8002b84:	7811      	ldrb	r1, [r2, #0]
 8002b86:	292b      	cmp	r1, #43	@ 0x2b
 8002b88:	d048      	beq.n	8002c1c <_strtod_l+0xb4>
 8002b8a:	d836      	bhi.n	8002bfa <_strtod_l+0x92>
 8002b8c:	290d      	cmp	r1, #13
 8002b8e:	d830      	bhi.n	8002bf2 <_strtod_l+0x8a>
 8002b90:	2908      	cmp	r1, #8
 8002b92:	d830      	bhi.n	8002bf6 <_strtod_l+0x8e>
 8002b94:	2900      	cmp	r1, #0
 8002b96:	d039      	beq.n	8002c0c <_strtod_l+0xa4>
 8002b98:	2200      	movs	r2, #0
 8002b9a:	920e      	str	r2, [sp, #56]	@ 0x38
 8002b9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8002b9e:	782a      	ldrb	r2, [r5, #0]
 8002ba0:	2a30      	cmp	r2, #48	@ 0x30
 8002ba2:	f040 80b0 	bne.w	8002d06 <_strtod_l+0x19e>
 8002ba6:	786a      	ldrb	r2, [r5, #1]
 8002ba8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8002bac:	2a58      	cmp	r2, #88	@ 0x58
 8002bae:	d16c      	bne.n	8002c8a <_strtod_l+0x122>
 8002bb0:	9302      	str	r3, [sp, #8]
 8002bb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002bb4:	4a8f      	ldr	r2, [pc, #572]	@ (8002df4 <_strtod_l+0x28c>)
 8002bb6:	9301      	str	r3, [sp, #4]
 8002bb8:	ab1a      	add	r3, sp, #104	@ 0x68
 8002bba:	9300      	str	r3, [sp, #0]
 8002bbc:	9805      	ldr	r0, [sp, #20]
 8002bbe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8002bc0:	a919      	add	r1, sp, #100	@ 0x64
 8002bc2:	f001 f82d 	bl	8003c20 <__gethex>
 8002bc6:	f010 060f 	ands.w	r6, r0, #15
 8002bca:	4604      	mov	r4, r0
 8002bcc:	d005      	beq.n	8002bda <_strtod_l+0x72>
 8002bce:	2e06      	cmp	r6, #6
 8002bd0:	d126      	bne.n	8002c20 <_strtod_l+0xb8>
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	3501      	adds	r5, #1
 8002bd6:	9519      	str	r5, [sp, #100]	@ 0x64
 8002bd8:	930e      	str	r3, [sp, #56]	@ 0x38
 8002bda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	f040 8582 	bne.w	80036e6 <_strtod_l+0xb7e>
 8002be2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002be4:	b1bb      	cbz	r3, 8002c16 <_strtod_l+0xae>
 8002be6:	4650      	mov	r0, sl
 8002be8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8002bec:	b01f      	add	sp, #124	@ 0x7c
 8002bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bf2:	2920      	cmp	r1, #32
 8002bf4:	d1d0      	bne.n	8002b98 <_strtod_l+0x30>
 8002bf6:	3201      	adds	r2, #1
 8002bf8:	e7c3      	b.n	8002b82 <_strtod_l+0x1a>
 8002bfa:	292d      	cmp	r1, #45	@ 0x2d
 8002bfc:	d1cc      	bne.n	8002b98 <_strtod_l+0x30>
 8002bfe:	2101      	movs	r1, #1
 8002c00:	910e      	str	r1, [sp, #56]	@ 0x38
 8002c02:	1c51      	adds	r1, r2, #1
 8002c04:	9119      	str	r1, [sp, #100]	@ 0x64
 8002c06:	7852      	ldrb	r2, [r2, #1]
 8002c08:	2a00      	cmp	r2, #0
 8002c0a:	d1c7      	bne.n	8002b9c <_strtod_l+0x34>
 8002c0c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8002c0e:	9419      	str	r4, [sp, #100]	@ 0x64
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	f040 8566 	bne.w	80036e2 <_strtod_l+0xb7a>
 8002c16:	4650      	mov	r0, sl
 8002c18:	4659      	mov	r1, fp
 8002c1a:	e7e7      	b.n	8002bec <_strtod_l+0x84>
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	e7ef      	b.n	8002c00 <_strtod_l+0x98>
 8002c20:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8002c22:	b13a      	cbz	r2, 8002c34 <_strtod_l+0xcc>
 8002c24:	2135      	movs	r1, #53	@ 0x35
 8002c26:	a81c      	add	r0, sp, #112	@ 0x70
 8002c28:	f001 ffe8 	bl	8004bfc <__copybits>
 8002c2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8002c2e:	9805      	ldr	r0, [sp, #20]
 8002c30:	f001 fbc8 	bl	80043c4 <_Bfree>
 8002c34:	3e01      	subs	r6, #1
 8002c36:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8002c38:	2e04      	cmp	r6, #4
 8002c3a:	d806      	bhi.n	8002c4a <_strtod_l+0xe2>
 8002c3c:	e8df f006 	tbb	[pc, r6]
 8002c40:	201d0314 	.word	0x201d0314
 8002c44:	14          	.byte	0x14
 8002c45:	00          	.byte	0x00
 8002c46:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8002c4a:	05e1      	lsls	r1, r4, #23
 8002c4c:	bf48      	it	mi
 8002c4e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8002c52:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8002c56:	0d1b      	lsrs	r3, r3, #20
 8002c58:	051b      	lsls	r3, r3, #20
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1bd      	bne.n	8002bda <_strtod_l+0x72>
 8002c5e:	f000 feed 	bl	8003a3c <__errno>
 8002c62:	2322      	movs	r3, #34	@ 0x22
 8002c64:	6003      	str	r3, [r0, #0]
 8002c66:	e7b8      	b.n	8002bda <_strtod_l+0x72>
 8002c68:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8002c6c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8002c70:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002c74:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8002c78:	e7e7      	b.n	8002c4a <_strtod_l+0xe2>
 8002c7a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8002df8 <_strtod_l+0x290>
 8002c7e:	e7e4      	b.n	8002c4a <_strtod_l+0xe2>
 8002c80:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8002c84:	f04f 3aff 	mov.w	sl, #4294967295
 8002c88:	e7df      	b.n	8002c4a <_strtod_l+0xe2>
 8002c8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8002c8c:	1c5a      	adds	r2, r3, #1
 8002c8e:	9219      	str	r2, [sp, #100]	@ 0x64
 8002c90:	785b      	ldrb	r3, [r3, #1]
 8002c92:	2b30      	cmp	r3, #48	@ 0x30
 8002c94:	d0f9      	beq.n	8002c8a <_strtod_l+0x122>
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d09f      	beq.n	8002bda <_strtod_l+0x72>
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	2700      	movs	r7, #0
 8002c9e:	220a      	movs	r2, #10
 8002ca0:	46b9      	mov	r9, r7
 8002ca2:	9308      	str	r3, [sp, #32]
 8002ca4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8002ca6:	970b      	str	r7, [sp, #44]	@ 0x2c
 8002ca8:	930c      	str	r3, [sp, #48]	@ 0x30
 8002caa:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8002cac:	7805      	ldrb	r5, [r0, #0]
 8002cae:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8002cb2:	b2d9      	uxtb	r1, r3
 8002cb4:	2909      	cmp	r1, #9
 8002cb6:	d928      	bls.n	8002d0a <_strtod_l+0x1a2>
 8002cb8:	2201      	movs	r2, #1
 8002cba:	4950      	ldr	r1, [pc, #320]	@ (8002dfc <_strtod_l+0x294>)
 8002cbc:	f000 fe52 	bl	8003964 <strncmp>
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	d032      	beq.n	8002d2a <_strtod_l+0x1c2>
 8002cc4:	2000      	movs	r0, #0
 8002cc6:	462a      	mov	r2, r5
 8002cc8:	4603      	mov	r3, r0
 8002cca:	464d      	mov	r5, r9
 8002ccc:	900a      	str	r0, [sp, #40]	@ 0x28
 8002cce:	2a65      	cmp	r2, #101	@ 0x65
 8002cd0:	d001      	beq.n	8002cd6 <_strtod_l+0x16e>
 8002cd2:	2a45      	cmp	r2, #69	@ 0x45
 8002cd4:	d114      	bne.n	8002d00 <_strtod_l+0x198>
 8002cd6:	b91d      	cbnz	r5, 8002ce0 <_strtod_l+0x178>
 8002cd8:	9a08      	ldr	r2, [sp, #32]
 8002cda:	4302      	orrs	r2, r0
 8002cdc:	d096      	beq.n	8002c0c <_strtod_l+0xa4>
 8002cde:	2500      	movs	r5, #0
 8002ce0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8002ce2:	1c62      	adds	r2, r4, #1
 8002ce4:	9219      	str	r2, [sp, #100]	@ 0x64
 8002ce6:	7862      	ldrb	r2, [r4, #1]
 8002ce8:	2a2b      	cmp	r2, #43	@ 0x2b
 8002cea:	d07a      	beq.n	8002de2 <_strtod_l+0x27a>
 8002cec:	2a2d      	cmp	r2, #45	@ 0x2d
 8002cee:	d07e      	beq.n	8002dee <_strtod_l+0x286>
 8002cf0:	f04f 0c00 	mov.w	ip, #0
 8002cf4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8002cf8:	2909      	cmp	r1, #9
 8002cfa:	f240 8085 	bls.w	8002e08 <_strtod_l+0x2a0>
 8002cfe:	9419      	str	r4, [sp, #100]	@ 0x64
 8002d00:	f04f 0800 	mov.w	r8, #0
 8002d04:	e0a5      	b.n	8002e52 <_strtod_l+0x2ea>
 8002d06:	2300      	movs	r3, #0
 8002d08:	e7c8      	b.n	8002c9c <_strtod_l+0x134>
 8002d0a:	f1b9 0f08 	cmp.w	r9, #8
 8002d0e:	bfd8      	it	le
 8002d10:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8002d12:	f100 0001 	add.w	r0, r0, #1
 8002d16:	bfd6      	itet	le
 8002d18:	fb02 3301 	mlale	r3, r2, r1, r3
 8002d1c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8002d20:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8002d22:	f109 0901 	add.w	r9, r9, #1
 8002d26:	9019      	str	r0, [sp, #100]	@ 0x64
 8002d28:	e7bf      	b.n	8002caa <_strtod_l+0x142>
 8002d2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8002d2c:	1c5a      	adds	r2, r3, #1
 8002d2e:	9219      	str	r2, [sp, #100]	@ 0x64
 8002d30:	785a      	ldrb	r2, [r3, #1]
 8002d32:	f1b9 0f00 	cmp.w	r9, #0
 8002d36:	d03b      	beq.n	8002db0 <_strtod_l+0x248>
 8002d38:	464d      	mov	r5, r9
 8002d3a:	900a      	str	r0, [sp, #40]	@ 0x28
 8002d3c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8002d40:	2b09      	cmp	r3, #9
 8002d42:	d912      	bls.n	8002d6a <_strtod_l+0x202>
 8002d44:	2301      	movs	r3, #1
 8002d46:	e7c2      	b.n	8002cce <_strtod_l+0x166>
 8002d48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8002d4a:	3001      	adds	r0, #1
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	9219      	str	r2, [sp, #100]	@ 0x64
 8002d50:	785a      	ldrb	r2, [r3, #1]
 8002d52:	2a30      	cmp	r2, #48	@ 0x30
 8002d54:	d0f8      	beq.n	8002d48 <_strtod_l+0x1e0>
 8002d56:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8002d5a:	2b08      	cmp	r3, #8
 8002d5c:	f200 84c8 	bhi.w	80036f0 <_strtod_l+0xb88>
 8002d60:	900a      	str	r0, [sp, #40]	@ 0x28
 8002d62:	2000      	movs	r0, #0
 8002d64:	4605      	mov	r5, r0
 8002d66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8002d68:	930c      	str	r3, [sp, #48]	@ 0x30
 8002d6a:	3a30      	subs	r2, #48	@ 0x30
 8002d6c:	f100 0301 	add.w	r3, r0, #1
 8002d70:	d018      	beq.n	8002da4 <_strtod_l+0x23c>
 8002d72:	462e      	mov	r6, r5
 8002d74:	f04f 0e0a 	mov.w	lr, #10
 8002d78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002d7a:	4419      	add	r1, r3
 8002d7c:	910a      	str	r1, [sp, #40]	@ 0x28
 8002d7e:	1c71      	adds	r1, r6, #1
 8002d80:	eba1 0c05 	sub.w	ip, r1, r5
 8002d84:	4563      	cmp	r3, ip
 8002d86:	dc15      	bgt.n	8002db4 <_strtod_l+0x24c>
 8002d88:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8002d8c:	182b      	adds	r3, r5, r0
 8002d8e:	2b08      	cmp	r3, #8
 8002d90:	f105 0501 	add.w	r5, r5, #1
 8002d94:	4405      	add	r5, r0
 8002d96:	dc1a      	bgt.n	8002dce <_strtod_l+0x266>
 8002d98:	230a      	movs	r3, #10
 8002d9a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002d9c:	fb03 2301 	mla	r3, r3, r1, r2
 8002da0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002da2:	2300      	movs	r3, #0
 8002da4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8002da6:	4618      	mov	r0, r3
 8002da8:	1c51      	adds	r1, r2, #1
 8002daa:	9119      	str	r1, [sp, #100]	@ 0x64
 8002dac:	7852      	ldrb	r2, [r2, #1]
 8002dae:	e7c5      	b.n	8002d3c <_strtod_l+0x1d4>
 8002db0:	4648      	mov	r0, r9
 8002db2:	e7ce      	b.n	8002d52 <_strtod_l+0x1ea>
 8002db4:	2e08      	cmp	r6, #8
 8002db6:	dc05      	bgt.n	8002dc4 <_strtod_l+0x25c>
 8002db8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8002dba:	fb0e f606 	mul.w	r6, lr, r6
 8002dbe:	960b      	str	r6, [sp, #44]	@ 0x2c
 8002dc0:	460e      	mov	r6, r1
 8002dc2:	e7dc      	b.n	8002d7e <_strtod_l+0x216>
 8002dc4:	2910      	cmp	r1, #16
 8002dc6:	bfd8      	it	le
 8002dc8:	fb0e f707 	mulle.w	r7, lr, r7
 8002dcc:	e7f8      	b.n	8002dc0 <_strtod_l+0x258>
 8002dce:	2b0f      	cmp	r3, #15
 8002dd0:	bfdc      	itt	le
 8002dd2:	230a      	movle	r3, #10
 8002dd4:	fb03 2707 	mlale	r7, r3, r7, r2
 8002dd8:	e7e3      	b.n	8002da2 <_strtod_l+0x23a>
 8002dda:	2300      	movs	r3, #0
 8002ddc:	930a      	str	r3, [sp, #40]	@ 0x28
 8002dde:	2301      	movs	r3, #1
 8002de0:	e77a      	b.n	8002cd8 <_strtod_l+0x170>
 8002de2:	f04f 0c00 	mov.w	ip, #0
 8002de6:	1ca2      	adds	r2, r4, #2
 8002de8:	9219      	str	r2, [sp, #100]	@ 0x64
 8002dea:	78a2      	ldrb	r2, [r4, #2]
 8002dec:	e782      	b.n	8002cf4 <_strtod_l+0x18c>
 8002dee:	f04f 0c01 	mov.w	ip, #1
 8002df2:	e7f8      	b.n	8002de6 <_strtod_l+0x27e>
 8002df4:	080058bc 	.word	0x080058bc
 8002df8:	7ff00000 	.word	0x7ff00000
 8002dfc:	08005740 	.word	0x08005740
 8002e00:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8002e02:	1c51      	adds	r1, r2, #1
 8002e04:	9119      	str	r1, [sp, #100]	@ 0x64
 8002e06:	7852      	ldrb	r2, [r2, #1]
 8002e08:	2a30      	cmp	r2, #48	@ 0x30
 8002e0a:	d0f9      	beq.n	8002e00 <_strtod_l+0x298>
 8002e0c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8002e10:	2908      	cmp	r1, #8
 8002e12:	f63f af75 	bhi.w	8002d00 <_strtod_l+0x198>
 8002e16:	f04f 080a 	mov.w	r8, #10
 8002e1a:	3a30      	subs	r2, #48	@ 0x30
 8002e1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8002e1e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8002e20:	920f      	str	r2, [sp, #60]	@ 0x3c
 8002e22:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8002e24:	1c56      	adds	r6, r2, #1
 8002e26:	9619      	str	r6, [sp, #100]	@ 0x64
 8002e28:	7852      	ldrb	r2, [r2, #1]
 8002e2a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8002e2e:	f1be 0f09 	cmp.w	lr, #9
 8002e32:	d939      	bls.n	8002ea8 <_strtod_l+0x340>
 8002e34:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8002e36:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8002e3a:	1a76      	subs	r6, r6, r1
 8002e3c:	2e08      	cmp	r6, #8
 8002e3e:	dc03      	bgt.n	8002e48 <_strtod_l+0x2e0>
 8002e40:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002e42:	4588      	cmp	r8, r1
 8002e44:	bfa8      	it	ge
 8002e46:	4688      	movge	r8, r1
 8002e48:	f1bc 0f00 	cmp.w	ip, #0
 8002e4c:	d001      	beq.n	8002e52 <_strtod_l+0x2ea>
 8002e4e:	f1c8 0800 	rsb	r8, r8, #0
 8002e52:	2d00      	cmp	r5, #0
 8002e54:	d14e      	bne.n	8002ef4 <_strtod_l+0x38c>
 8002e56:	9908      	ldr	r1, [sp, #32]
 8002e58:	4308      	orrs	r0, r1
 8002e5a:	f47f aebe 	bne.w	8002bda <_strtod_l+0x72>
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f47f aed4 	bne.w	8002c0c <_strtod_l+0xa4>
 8002e64:	2a69      	cmp	r2, #105	@ 0x69
 8002e66:	d028      	beq.n	8002eba <_strtod_l+0x352>
 8002e68:	dc25      	bgt.n	8002eb6 <_strtod_l+0x34e>
 8002e6a:	2a49      	cmp	r2, #73	@ 0x49
 8002e6c:	d025      	beq.n	8002eba <_strtod_l+0x352>
 8002e6e:	2a4e      	cmp	r2, #78	@ 0x4e
 8002e70:	f47f aecc 	bne.w	8002c0c <_strtod_l+0xa4>
 8002e74:	4999      	ldr	r1, [pc, #612]	@ (80030dc <_strtod_l+0x574>)
 8002e76:	a819      	add	r0, sp, #100	@ 0x64
 8002e78:	f001 f8f4 	bl	8004064 <__match>
 8002e7c:	2800      	cmp	r0, #0
 8002e7e:	f43f aec5 	beq.w	8002c0c <_strtod_l+0xa4>
 8002e82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	2b28      	cmp	r3, #40	@ 0x28
 8002e88:	d12e      	bne.n	8002ee8 <_strtod_l+0x380>
 8002e8a:	4995      	ldr	r1, [pc, #596]	@ (80030e0 <_strtod_l+0x578>)
 8002e8c:	aa1c      	add	r2, sp, #112	@ 0x70
 8002e8e:	a819      	add	r0, sp, #100	@ 0x64
 8002e90:	f001 f8fc 	bl	800408c <__hexnan>
 8002e94:	2805      	cmp	r0, #5
 8002e96:	d127      	bne.n	8002ee8 <_strtod_l+0x380>
 8002e98:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8002e9a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8002e9e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8002ea2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8002ea6:	e698      	b.n	8002bda <_strtod_l+0x72>
 8002ea8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002eaa:	fb08 2101 	mla	r1, r8, r1, r2
 8002eae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8002eb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8002eb4:	e7b5      	b.n	8002e22 <_strtod_l+0x2ba>
 8002eb6:	2a6e      	cmp	r2, #110	@ 0x6e
 8002eb8:	e7da      	b.n	8002e70 <_strtod_l+0x308>
 8002eba:	498a      	ldr	r1, [pc, #552]	@ (80030e4 <_strtod_l+0x57c>)
 8002ebc:	a819      	add	r0, sp, #100	@ 0x64
 8002ebe:	f001 f8d1 	bl	8004064 <__match>
 8002ec2:	2800      	cmp	r0, #0
 8002ec4:	f43f aea2 	beq.w	8002c0c <_strtod_l+0xa4>
 8002ec8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8002eca:	4987      	ldr	r1, [pc, #540]	@ (80030e8 <_strtod_l+0x580>)
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	a819      	add	r0, sp, #100	@ 0x64
 8002ed0:	9319      	str	r3, [sp, #100]	@ 0x64
 8002ed2:	f001 f8c7 	bl	8004064 <__match>
 8002ed6:	b910      	cbnz	r0, 8002ede <_strtod_l+0x376>
 8002ed8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8002eda:	3301      	adds	r3, #1
 8002edc:	9319      	str	r3, [sp, #100]	@ 0x64
 8002ede:	f04f 0a00 	mov.w	sl, #0
 8002ee2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 80030ec <_strtod_l+0x584>
 8002ee6:	e678      	b.n	8002bda <_strtod_l+0x72>
 8002ee8:	4881      	ldr	r0, [pc, #516]	@ (80030f0 <_strtod_l+0x588>)
 8002eea:	f000 fde3 	bl	8003ab4 <nan>
 8002eee:	4682      	mov	sl, r0
 8002ef0:	468b      	mov	fp, r1
 8002ef2:	e672      	b.n	8002bda <_strtod_l+0x72>
 8002ef4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002ef6:	f1b9 0f00 	cmp.w	r9, #0
 8002efa:	bf08      	it	eq
 8002efc:	46a9      	moveq	r9, r5
 8002efe:	eba8 0303 	sub.w	r3, r8, r3
 8002f02:	2d10      	cmp	r5, #16
 8002f04:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8002f06:	462c      	mov	r4, r5
 8002f08:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f0a:	bfa8      	it	ge
 8002f0c:	2410      	movge	r4, #16
 8002f0e:	f7fd fa61 	bl	80003d4 <__aeabi_ui2d>
 8002f12:	2d09      	cmp	r5, #9
 8002f14:	4682      	mov	sl, r0
 8002f16:	468b      	mov	fp, r1
 8002f18:	dc11      	bgt.n	8002f3e <_strtod_l+0x3d6>
 8002f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f43f ae5c 	beq.w	8002bda <_strtod_l+0x72>
 8002f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002f24:	dd76      	ble.n	8003014 <_strtod_l+0x4ac>
 8002f26:	2b16      	cmp	r3, #22
 8002f28:	dc5d      	bgt.n	8002fe6 <_strtod_l+0x47e>
 8002f2a:	4972      	ldr	r1, [pc, #456]	@ (80030f4 <_strtod_l+0x58c>)
 8002f2c:	4652      	mov	r2, sl
 8002f2e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8002f32:	465b      	mov	r3, fp
 8002f34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002f38:	f7fd fac6 	bl	80004c8 <__aeabi_dmul>
 8002f3c:	e7d7      	b.n	8002eee <_strtod_l+0x386>
 8002f3e:	4b6d      	ldr	r3, [pc, #436]	@ (80030f4 <_strtod_l+0x58c>)
 8002f40:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002f44:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8002f48:	f7fd fabe 	bl	80004c8 <__aeabi_dmul>
 8002f4c:	4682      	mov	sl, r0
 8002f4e:	4638      	mov	r0, r7
 8002f50:	468b      	mov	fp, r1
 8002f52:	f7fd fa3f 	bl	80003d4 <__aeabi_ui2d>
 8002f56:	4602      	mov	r2, r0
 8002f58:	460b      	mov	r3, r1
 8002f5a:	4650      	mov	r0, sl
 8002f5c:	4659      	mov	r1, fp
 8002f5e:	f7fd f8fd 	bl	800015c <__adddf3>
 8002f62:	2d0f      	cmp	r5, #15
 8002f64:	4682      	mov	sl, r0
 8002f66:	468b      	mov	fp, r1
 8002f68:	ddd7      	ble.n	8002f1a <_strtod_l+0x3b2>
 8002f6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002f6c:	1b2c      	subs	r4, r5, r4
 8002f6e:	441c      	add	r4, r3
 8002f70:	2c00      	cmp	r4, #0
 8002f72:	f340 8093 	ble.w	800309c <_strtod_l+0x534>
 8002f76:	f014 030f 	ands.w	r3, r4, #15
 8002f7a:	d00a      	beq.n	8002f92 <_strtod_l+0x42a>
 8002f7c:	495d      	ldr	r1, [pc, #372]	@ (80030f4 <_strtod_l+0x58c>)
 8002f7e:	4652      	mov	r2, sl
 8002f80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8002f84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002f88:	465b      	mov	r3, fp
 8002f8a:	f7fd fa9d 	bl	80004c8 <__aeabi_dmul>
 8002f8e:	4682      	mov	sl, r0
 8002f90:	468b      	mov	fp, r1
 8002f92:	f034 040f 	bics.w	r4, r4, #15
 8002f96:	d073      	beq.n	8003080 <_strtod_l+0x518>
 8002f98:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8002f9c:	dd49      	ble.n	8003032 <_strtod_l+0x4ca>
 8002f9e:	2400      	movs	r4, #0
 8002fa0:	46a0      	mov	r8, r4
 8002fa2:	46a1      	mov	r9, r4
 8002fa4:	940b      	str	r4, [sp, #44]	@ 0x2c
 8002fa6:	2322      	movs	r3, #34	@ 0x22
 8002fa8:	f04f 0a00 	mov.w	sl, #0
 8002fac:	9a05      	ldr	r2, [sp, #20]
 8002fae:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 80030ec <_strtod_l+0x584>
 8002fb2:	6013      	str	r3, [r2, #0]
 8002fb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	f43f ae0f 	beq.w	8002bda <_strtod_l+0x72>
 8002fbc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8002fbe:	9805      	ldr	r0, [sp, #20]
 8002fc0:	f001 fa00 	bl	80043c4 <_Bfree>
 8002fc4:	4649      	mov	r1, r9
 8002fc6:	9805      	ldr	r0, [sp, #20]
 8002fc8:	f001 f9fc 	bl	80043c4 <_Bfree>
 8002fcc:	4641      	mov	r1, r8
 8002fce:	9805      	ldr	r0, [sp, #20]
 8002fd0:	f001 f9f8 	bl	80043c4 <_Bfree>
 8002fd4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002fd6:	9805      	ldr	r0, [sp, #20]
 8002fd8:	f001 f9f4 	bl	80043c4 <_Bfree>
 8002fdc:	4621      	mov	r1, r4
 8002fde:	9805      	ldr	r0, [sp, #20]
 8002fe0:	f001 f9f0 	bl	80043c4 <_Bfree>
 8002fe4:	e5f9      	b.n	8002bda <_strtod_l+0x72>
 8002fe6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002fe8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8002fec:	4293      	cmp	r3, r2
 8002fee:	dbbc      	blt.n	8002f6a <_strtod_l+0x402>
 8002ff0:	4c40      	ldr	r4, [pc, #256]	@ (80030f4 <_strtod_l+0x58c>)
 8002ff2:	f1c5 050f 	rsb	r5, r5, #15
 8002ff6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8002ffa:	4652      	mov	r2, sl
 8002ffc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003000:	465b      	mov	r3, fp
 8003002:	f7fd fa61 	bl	80004c8 <__aeabi_dmul>
 8003006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003008:	1b5d      	subs	r5, r3, r5
 800300a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800300e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8003012:	e791      	b.n	8002f38 <_strtod_l+0x3d0>
 8003014:	3316      	adds	r3, #22
 8003016:	dba8      	blt.n	8002f6a <_strtod_l+0x402>
 8003018:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800301a:	4650      	mov	r0, sl
 800301c:	eba3 0808 	sub.w	r8, r3, r8
 8003020:	4b34      	ldr	r3, [pc, #208]	@ (80030f4 <_strtod_l+0x58c>)
 8003022:	4659      	mov	r1, fp
 8003024:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8003028:	e9d8 2300 	ldrd	r2, r3, [r8]
 800302c:	f7fd fb76 	bl	800071c <__aeabi_ddiv>
 8003030:	e75d      	b.n	8002eee <_strtod_l+0x386>
 8003032:	2300      	movs	r3, #0
 8003034:	4650      	mov	r0, sl
 8003036:	4659      	mov	r1, fp
 8003038:	461e      	mov	r6, r3
 800303a:	4f2f      	ldr	r7, [pc, #188]	@ (80030f8 <_strtod_l+0x590>)
 800303c:	1124      	asrs	r4, r4, #4
 800303e:	2c01      	cmp	r4, #1
 8003040:	dc21      	bgt.n	8003086 <_strtod_l+0x51e>
 8003042:	b10b      	cbz	r3, 8003048 <_strtod_l+0x4e0>
 8003044:	4682      	mov	sl, r0
 8003046:	468b      	mov	fp, r1
 8003048:	492b      	ldr	r1, [pc, #172]	@ (80030f8 <_strtod_l+0x590>)
 800304a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800304e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8003052:	4652      	mov	r2, sl
 8003054:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003058:	465b      	mov	r3, fp
 800305a:	f7fd fa35 	bl	80004c8 <__aeabi_dmul>
 800305e:	4b23      	ldr	r3, [pc, #140]	@ (80030ec <_strtod_l+0x584>)
 8003060:	460a      	mov	r2, r1
 8003062:	400b      	ands	r3, r1
 8003064:	4925      	ldr	r1, [pc, #148]	@ (80030fc <_strtod_l+0x594>)
 8003066:	4682      	mov	sl, r0
 8003068:	428b      	cmp	r3, r1
 800306a:	d898      	bhi.n	8002f9e <_strtod_l+0x436>
 800306c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8003070:	428b      	cmp	r3, r1
 8003072:	bf86      	itte	hi
 8003074:	f04f 3aff 	movhi.w	sl, #4294967295
 8003078:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8003100 <_strtod_l+0x598>
 800307c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8003080:	2300      	movs	r3, #0
 8003082:	9308      	str	r3, [sp, #32]
 8003084:	e076      	b.n	8003174 <_strtod_l+0x60c>
 8003086:	07e2      	lsls	r2, r4, #31
 8003088:	d504      	bpl.n	8003094 <_strtod_l+0x52c>
 800308a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800308e:	f7fd fa1b 	bl	80004c8 <__aeabi_dmul>
 8003092:	2301      	movs	r3, #1
 8003094:	3601      	adds	r6, #1
 8003096:	1064      	asrs	r4, r4, #1
 8003098:	3708      	adds	r7, #8
 800309a:	e7d0      	b.n	800303e <_strtod_l+0x4d6>
 800309c:	d0f0      	beq.n	8003080 <_strtod_l+0x518>
 800309e:	4264      	negs	r4, r4
 80030a0:	f014 020f 	ands.w	r2, r4, #15
 80030a4:	d00a      	beq.n	80030bc <_strtod_l+0x554>
 80030a6:	4b13      	ldr	r3, [pc, #76]	@ (80030f4 <_strtod_l+0x58c>)
 80030a8:	4650      	mov	r0, sl
 80030aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80030ae:	4659      	mov	r1, fp
 80030b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b4:	f7fd fb32 	bl	800071c <__aeabi_ddiv>
 80030b8:	4682      	mov	sl, r0
 80030ba:	468b      	mov	fp, r1
 80030bc:	1124      	asrs	r4, r4, #4
 80030be:	d0df      	beq.n	8003080 <_strtod_l+0x518>
 80030c0:	2c1f      	cmp	r4, #31
 80030c2:	dd1f      	ble.n	8003104 <_strtod_l+0x59c>
 80030c4:	2400      	movs	r4, #0
 80030c6:	46a0      	mov	r8, r4
 80030c8:	46a1      	mov	r9, r4
 80030ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80030cc:	2322      	movs	r3, #34	@ 0x22
 80030ce:	9a05      	ldr	r2, [sp, #20]
 80030d0:	f04f 0a00 	mov.w	sl, #0
 80030d4:	f04f 0b00 	mov.w	fp, #0
 80030d8:	6013      	str	r3, [r2, #0]
 80030da:	e76b      	b.n	8002fb4 <_strtod_l+0x44c>
 80030dc:	0800574b 	.word	0x0800574b
 80030e0:	080058a8 	.word	0x080058a8
 80030e4:	08005742 	.word	0x08005742
 80030e8:	08005745 	.word	0x08005745
 80030ec:	7ff00000 	.word	0x7ff00000
 80030f0:	08005872 	.word	0x08005872
 80030f4:	08005930 	.word	0x08005930
 80030f8:	08005908 	.word	0x08005908
 80030fc:	7ca00000 	.word	0x7ca00000
 8003100:	7fefffff 	.word	0x7fefffff
 8003104:	f014 0310 	ands.w	r3, r4, #16
 8003108:	bf18      	it	ne
 800310a:	236a      	movne	r3, #106	@ 0x6a
 800310c:	4650      	mov	r0, sl
 800310e:	9308      	str	r3, [sp, #32]
 8003110:	4659      	mov	r1, fp
 8003112:	2300      	movs	r3, #0
 8003114:	4e77      	ldr	r6, [pc, #476]	@ (80032f4 <_strtod_l+0x78c>)
 8003116:	07e7      	lsls	r7, r4, #31
 8003118:	d504      	bpl.n	8003124 <_strtod_l+0x5bc>
 800311a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800311e:	f7fd f9d3 	bl	80004c8 <__aeabi_dmul>
 8003122:	2301      	movs	r3, #1
 8003124:	1064      	asrs	r4, r4, #1
 8003126:	f106 0608 	add.w	r6, r6, #8
 800312a:	d1f4      	bne.n	8003116 <_strtod_l+0x5ae>
 800312c:	b10b      	cbz	r3, 8003132 <_strtod_l+0x5ca>
 800312e:	4682      	mov	sl, r0
 8003130:	468b      	mov	fp, r1
 8003132:	9b08      	ldr	r3, [sp, #32]
 8003134:	b1b3      	cbz	r3, 8003164 <_strtod_l+0x5fc>
 8003136:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800313a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800313e:	2b00      	cmp	r3, #0
 8003140:	4659      	mov	r1, fp
 8003142:	dd0f      	ble.n	8003164 <_strtod_l+0x5fc>
 8003144:	2b1f      	cmp	r3, #31
 8003146:	dd58      	ble.n	80031fa <_strtod_l+0x692>
 8003148:	2b34      	cmp	r3, #52	@ 0x34
 800314a:	bfd8      	it	le
 800314c:	f04f 33ff 	movle.w	r3, #4294967295
 8003150:	f04f 0a00 	mov.w	sl, #0
 8003154:	bfcf      	iteee	gt
 8003156:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800315a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800315e:	4093      	lslle	r3, r2
 8003160:	ea03 0b01 	andle.w	fp, r3, r1
 8003164:	2200      	movs	r2, #0
 8003166:	2300      	movs	r3, #0
 8003168:	4650      	mov	r0, sl
 800316a:	4659      	mov	r1, fp
 800316c:	f7fd fc14 	bl	8000998 <__aeabi_dcmpeq>
 8003170:	2800      	cmp	r0, #0
 8003172:	d1a7      	bne.n	80030c4 <_strtod_l+0x55c>
 8003174:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003176:	464a      	mov	r2, r9
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800317c:	462b      	mov	r3, r5
 800317e:	9805      	ldr	r0, [sp, #20]
 8003180:	f001 f988 	bl	8004494 <__s2b>
 8003184:	900b      	str	r0, [sp, #44]	@ 0x2c
 8003186:	2800      	cmp	r0, #0
 8003188:	f43f af09 	beq.w	8002f9e <_strtod_l+0x436>
 800318c:	2400      	movs	r4, #0
 800318e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003190:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003192:	2a00      	cmp	r2, #0
 8003194:	eba3 0308 	sub.w	r3, r3, r8
 8003198:	bfa8      	it	ge
 800319a:	2300      	movge	r3, #0
 800319c:	46a0      	mov	r8, r4
 800319e:	9312      	str	r3, [sp, #72]	@ 0x48
 80031a0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80031a4:	9316      	str	r3, [sp, #88]	@ 0x58
 80031a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80031a8:	9805      	ldr	r0, [sp, #20]
 80031aa:	6859      	ldr	r1, [r3, #4]
 80031ac:	f001 f8ca 	bl	8004344 <_Balloc>
 80031b0:	4681      	mov	r9, r0
 80031b2:	2800      	cmp	r0, #0
 80031b4:	f43f aef7 	beq.w	8002fa6 <_strtod_l+0x43e>
 80031b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80031ba:	300c      	adds	r0, #12
 80031bc:	691a      	ldr	r2, [r3, #16]
 80031be:	f103 010c 	add.w	r1, r3, #12
 80031c2:	3202      	adds	r2, #2
 80031c4:	0092      	lsls	r2, r2, #2
 80031c6:	f000 fc66 	bl	8003a96 <memcpy>
 80031ca:	ab1c      	add	r3, sp, #112	@ 0x70
 80031cc:	9301      	str	r3, [sp, #4]
 80031ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	4652      	mov	r2, sl
 80031d4:	465b      	mov	r3, fp
 80031d6:	9805      	ldr	r0, [sp, #20]
 80031d8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80031dc:	f001 fc86 	bl	8004aec <__d2b>
 80031e0:	901a      	str	r0, [sp, #104]	@ 0x68
 80031e2:	2800      	cmp	r0, #0
 80031e4:	f43f aedf 	beq.w	8002fa6 <_strtod_l+0x43e>
 80031e8:	2101      	movs	r1, #1
 80031ea:	9805      	ldr	r0, [sp, #20]
 80031ec:	f001 f9e8 	bl	80045c0 <__i2b>
 80031f0:	4680      	mov	r8, r0
 80031f2:	b948      	cbnz	r0, 8003208 <_strtod_l+0x6a0>
 80031f4:	f04f 0800 	mov.w	r8, #0
 80031f8:	e6d5      	b.n	8002fa6 <_strtod_l+0x43e>
 80031fa:	f04f 32ff 	mov.w	r2, #4294967295
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	ea03 0a0a 	and.w	sl, r3, sl
 8003206:	e7ad      	b.n	8003164 <_strtod_l+0x5fc>
 8003208:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800320a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800320c:	2d00      	cmp	r5, #0
 800320e:	bfab      	itete	ge
 8003210:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8003212:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8003214:	18ef      	addge	r7, r5, r3
 8003216:	1b5e      	sublt	r6, r3, r5
 8003218:	9b08      	ldr	r3, [sp, #32]
 800321a:	bfa8      	it	ge
 800321c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800321e:	eba5 0503 	sub.w	r5, r5, r3
 8003222:	4415      	add	r5, r2
 8003224:	4b34      	ldr	r3, [pc, #208]	@ (80032f8 <_strtod_l+0x790>)
 8003226:	f105 35ff 	add.w	r5, r5, #4294967295
 800322a:	bfb8      	it	lt
 800322c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800322e:	429d      	cmp	r5, r3
 8003230:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8003234:	da50      	bge.n	80032d8 <_strtod_l+0x770>
 8003236:	1b5b      	subs	r3, r3, r5
 8003238:	2b1f      	cmp	r3, #31
 800323a:	f04f 0101 	mov.w	r1, #1
 800323e:	eba2 0203 	sub.w	r2, r2, r3
 8003242:	dc3d      	bgt.n	80032c0 <_strtod_l+0x758>
 8003244:	fa01 f303 	lsl.w	r3, r1, r3
 8003248:	9313      	str	r3, [sp, #76]	@ 0x4c
 800324a:	2300      	movs	r3, #0
 800324c:	9310      	str	r3, [sp, #64]	@ 0x40
 800324e:	18bd      	adds	r5, r7, r2
 8003250:	9b08      	ldr	r3, [sp, #32]
 8003252:	42af      	cmp	r7, r5
 8003254:	4416      	add	r6, r2
 8003256:	441e      	add	r6, r3
 8003258:	463b      	mov	r3, r7
 800325a:	bfa8      	it	ge
 800325c:	462b      	movge	r3, r5
 800325e:	42b3      	cmp	r3, r6
 8003260:	bfa8      	it	ge
 8003262:	4633      	movge	r3, r6
 8003264:	2b00      	cmp	r3, #0
 8003266:	bfc2      	ittt	gt
 8003268:	1aed      	subgt	r5, r5, r3
 800326a:	1af6      	subgt	r6, r6, r3
 800326c:	1aff      	subgt	r7, r7, r3
 800326e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8003270:	2b00      	cmp	r3, #0
 8003272:	dd16      	ble.n	80032a2 <_strtod_l+0x73a>
 8003274:	4641      	mov	r1, r8
 8003276:	461a      	mov	r2, r3
 8003278:	9805      	ldr	r0, [sp, #20]
 800327a:	f001 fa59 	bl	8004730 <__pow5mult>
 800327e:	4680      	mov	r8, r0
 8003280:	2800      	cmp	r0, #0
 8003282:	d0b7      	beq.n	80031f4 <_strtod_l+0x68c>
 8003284:	4601      	mov	r1, r0
 8003286:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8003288:	9805      	ldr	r0, [sp, #20]
 800328a:	f001 f9af 	bl	80045ec <__multiply>
 800328e:	900a      	str	r0, [sp, #40]	@ 0x28
 8003290:	2800      	cmp	r0, #0
 8003292:	f43f ae88 	beq.w	8002fa6 <_strtod_l+0x43e>
 8003296:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8003298:	9805      	ldr	r0, [sp, #20]
 800329a:	f001 f893 	bl	80043c4 <_Bfree>
 800329e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80032a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80032a2:	2d00      	cmp	r5, #0
 80032a4:	dc1d      	bgt.n	80032e2 <_strtod_l+0x77a>
 80032a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	dd27      	ble.n	80032fc <_strtod_l+0x794>
 80032ac:	4649      	mov	r1, r9
 80032ae:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80032b0:	9805      	ldr	r0, [sp, #20]
 80032b2:	f001 fa3d 	bl	8004730 <__pow5mult>
 80032b6:	4681      	mov	r9, r0
 80032b8:	bb00      	cbnz	r0, 80032fc <_strtod_l+0x794>
 80032ba:	f04f 0900 	mov.w	r9, #0
 80032be:	e672      	b.n	8002fa6 <_strtod_l+0x43e>
 80032c0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80032c4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80032c8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80032cc:	35e2      	adds	r5, #226	@ 0xe2
 80032ce:	fa01 f305 	lsl.w	r3, r1, r5
 80032d2:	9310      	str	r3, [sp, #64]	@ 0x40
 80032d4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80032d6:	e7ba      	b.n	800324e <_strtod_l+0x6e6>
 80032d8:	2300      	movs	r3, #0
 80032da:	9310      	str	r3, [sp, #64]	@ 0x40
 80032dc:	2301      	movs	r3, #1
 80032de:	9313      	str	r3, [sp, #76]	@ 0x4c
 80032e0:	e7b5      	b.n	800324e <_strtod_l+0x6e6>
 80032e2:	462a      	mov	r2, r5
 80032e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80032e6:	9805      	ldr	r0, [sp, #20]
 80032e8:	f001 fa7c 	bl	80047e4 <__lshift>
 80032ec:	901a      	str	r0, [sp, #104]	@ 0x68
 80032ee:	2800      	cmp	r0, #0
 80032f0:	d1d9      	bne.n	80032a6 <_strtod_l+0x73e>
 80032f2:	e658      	b.n	8002fa6 <_strtod_l+0x43e>
 80032f4:	080058d0 	.word	0x080058d0
 80032f8:	fffffc02 	.word	0xfffffc02
 80032fc:	2e00      	cmp	r6, #0
 80032fe:	dd07      	ble.n	8003310 <_strtod_l+0x7a8>
 8003300:	4649      	mov	r1, r9
 8003302:	4632      	mov	r2, r6
 8003304:	9805      	ldr	r0, [sp, #20]
 8003306:	f001 fa6d 	bl	80047e4 <__lshift>
 800330a:	4681      	mov	r9, r0
 800330c:	2800      	cmp	r0, #0
 800330e:	d0d4      	beq.n	80032ba <_strtod_l+0x752>
 8003310:	2f00      	cmp	r7, #0
 8003312:	dd08      	ble.n	8003326 <_strtod_l+0x7be>
 8003314:	4641      	mov	r1, r8
 8003316:	463a      	mov	r2, r7
 8003318:	9805      	ldr	r0, [sp, #20]
 800331a:	f001 fa63 	bl	80047e4 <__lshift>
 800331e:	4680      	mov	r8, r0
 8003320:	2800      	cmp	r0, #0
 8003322:	f43f ae40 	beq.w	8002fa6 <_strtod_l+0x43e>
 8003326:	464a      	mov	r2, r9
 8003328:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800332a:	9805      	ldr	r0, [sp, #20]
 800332c:	f001 fae2 	bl	80048f4 <__mdiff>
 8003330:	4604      	mov	r4, r0
 8003332:	2800      	cmp	r0, #0
 8003334:	f43f ae37 	beq.w	8002fa6 <_strtod_l+0x43e>
 8003338:	68c3      	ldr	r3, [r0, #12]
 800333a:	4641      	mov	r1, r8
 800333c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800333e:	2300      	movs	r3, #0
 8003340:	60c3      	str	r3, [r0, #12]
 8003342:	f001 fabb 	bl	80048bc <__mcmp>
 8003346:	2800      	cmp	r0, #0
 8003348:	da3d      	bge.n	80033c6 <_strtod_l+0x85e>
 800334a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800334c:	ea53 030a 	orrs.w	r3, r3, sl
 8003350:	d163      	bne.n	800341a <_strtod_l+0x8b2>
 8003352:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003356:	2b00      	cmp	r3, #0
 8003358:	d15f      	bne.n	800341a <_strtod_l+0x8b2>
 800335a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800335e:	0d1b      	lsrs	r3, r3, #20
 8003360:	051b      	lsls	r3, r3, #20
 8003362:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8003366:	d958      	bls.n	800341a <_strtod_l+0x8b2>
 8003368:	6963      	ldr	r3, [r4, #20]
 800336a:	b913      	cbnz	r3, 8003372 <_strtod_l+0x80a>
 800336c:	6923      	ldr	r3, [r4, #16]
 800336e:	2b01      	cmp	r3, #1
 8003370:	dd53      	ble.n	800341a <_strtod_l+0x8b2>
 8003372:	4621      	mov	r1, r4
 8003374:	2201      	movs	r2, #1
 8003376:	9805      	ldr	r0, [sp, #20]
 8003378:	f001 fa34 	bl	80047e4 <__lshift>
 800337c:	4641      	mov	r1, r8
 800337e:	4604      	mov	r4, r0
 8003380:	f001 fa9c 	bl	80048bc <__mcmp>
 8003384:	2800      	cmp	r0, #0
 8003386:	dd48      	ble.n	800341a <_strtod_l+0x8b2>
 8003388:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800338c:	9a08      	ldr	r2, [sp, #32]
 800338e:	0d1b      	lsrs	r3, r3, #20
 8003390:	051b      	lsls	r3, r3, #20
 8003392:	2a00      	cmp	r2, #0
 8003394:	d062      	beq.n	800345c <_strtod_l+0x8f4>
 8003396:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800339a:	d85f      	bhi.n	800345c <_strtod_l+0x8f4>
 800339c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80033a0:	f67f ae94 	bls.w	80030cc <_strtod_l+0x564>
 80033a4:	4650      	mov	r0, sl
 80033a6:	4659      	mov	r1, fp
 80033a8:	4ba3      	ldr	r3, [pc, #652]	@ (8003638 <_strtod_l+0xad0>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	f7fd f88c 	bl	80004c8 <__aeabi_dmul>
 80033b0:	4ba2      	ldr	r3, [pc, #648]	@ (800363c <_strtod_l+0xad4>)
 80033b2:	4682      	mov	sl, r0
 80033b4:	400b      	ands	r3, r1
 80033b6:	468b      	mov	fp, r1
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f47f adff 	bne.w	8002fbc <_strtod_l+0x454>
 80033be:	2322      	movs	r3, #34	@ 0x22
 80033c0:	9a05      	ldr	r2, [sp, #20]
 80033c2:	6013      	str	r3, [r2, #0]
 80033c4:	e5fa      	b.n	8002fbc <_strtod_l+0x454>
 80033c6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80033ca:	d165      	bne.n	8003498 <_strtod_l+0x930>
 80033cc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80033ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80033d2:	b35a      	cbz	r2, 800342c <_strtod_l+0x8c4>
 80033d4:	4a9a      	ldr	r2, [pc, #616]	@ (8003640 <_strtod_l+0xad8>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d12b      	bne.n	8003432 <_strtod_l+0x8ca>
 80033da:	9b08      	ldr	r3, [sp, #32]
 80033dc:	4651      	mov	r1, sl
 80033de:	b303      	cbz	r3, 8003422 <_strtod_l+0x8ba>
 80033e0:	465a      	mov	r2, fp
 80033e2:	4b96      	ldr	r3, [pc, #600]	@ (800363c <_strtod_l+0xad4>)
 80033e4:	4013      	ands	r3, r2
 80033e6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80033ea:	f04f 32ff 	mov.w	r2, #4294967295
 80033ee:	d81b      	bhi.n	8003428 <_strtod_l+0x8c0>
 80033f0:	0d1b      	lsrs	r3, r3, #20
 80033f2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	4299      	cmp	r1, r3
 80033fc:	d119      	bne.n	8003432 <_strtod_l+0x8ca>
 80033fe:	4b91      	ldr	r3, [pc, #580]	@ (8003644 <_strtod_l+0xadc>)
 8003400:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003402:	429a      	cmp	r2, r3
 8003404:	d102      	bne.n	800340c <_strtod_l+0x8a4>
 8003406:	3101      	adds	r1, #1
 8003408:	f43f adcd 	beq.w	8002fa6 <_strtod_l+0x43e>
 800340c:	f04f 0a00 	mov.w	sl, #0
 8003410:	4b8a      	ldr	r3, [pc, #552]	@ (800363c <_strtod_l+0xad4>)
 8003412:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003414:	401a      	ands	r2, r3
 8003416:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800341a:	9b08      	ldr	r3, [sp, #32]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d1c1      	bne.n	80033a4 <_strtod_l+0x83c>
 8003420:	e5cc      	b.n	8002fbc <_strtod_l+0x454>
 8003422:	f04f 33ff 	mov.w	r3, #4294967295
 8003426:	e7e8      	b.n	80033fa <_strtod_l+0x892>
 8003428:	4613      	mov	r3, r2
 800342a:	e7e6      	b.n	80033fa <_strtod_l+0x892>
 800342c:	ea53 030a 	orrs.w	r3, r3, sl
 8003430:	d0aa      	beq.n	8003388 <_strtod_l+0x820>
 8003432:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003434:	b1db      	cbz	r3, 800346e <_strtod_l+0x906>
 8003436:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003438:	4213      	tst	r3, r2
 800343a:	d0ee      	beq.n	800341a <_strtod_l+0x8b2>
 800343c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800343e:	4650      	mov	r0, sl
 8003440:	4659      	mov	r1, fp
 8003442:	9a08      	ldr	r2, [sp, #32]
 8003444:	b1bb      	cbz	r3, 8003476 <_strtod_l+0x90e>
 8003446:	f7ff fb6c 	bl	8002b22 <sulp>
 800344a:	4602      	mov	r2, r0
 800344c:	460b      	mov	r3, r1
 800344e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003452:	f7fc fe83 	bl	800015c <__adddf3>
 8003456:	4682      	mov	sl, r0
 8003458:	468b      	mov	fp, r1
 800345a:	e7de      	b.n	800341a <_strtod_l+0x8b2>
 800345c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8003460:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8003464:	f04f 3aff 	mov.w	sl, #4294967295
 8003468:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800346c:	e7d5      	b.n	800341a <_strtod_l+0x8b2>
 800346e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003470:	ea13 0f0a 	tst.w	r3, sl
 8003474:	e7e1      	b.n	800343a <_strtod_l+0x8d2>
 8003476:	f7ff fb54 	bl	8002b22 <sulp>
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003482:	f7fc fe69 	bl	8000158 <__aeabi_dsub>
 8003486:	2200      	movs	r2, #0
 8003488:	2300      	movs	r3, #0
 800348a:	4682      	mov	sl, r0
 800348c:	468b      	mov	fp, r1
 800348e:	f7fd fa83 	bl	8000998 <__aeabi_dcmpeq>
 8003492:	2800      	cmp	r0, #0
 8003494:	d0c1      	beq.n	800341a <_strtod_l+0x8b2>
 8003496:	e619      	b.n	80030cc <_strtod_l+0x564>
 8003498:	4641      	mov	r1, r8
 800349a:	4620      	mov	r0, r4
 800349c:	f001 fb7e 	bl	8004b9c <__ratio>
 80034a0:	2200      	movs	r2, #0
 80034a2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80034a6:	4606      	mov	r6, r0
 80034a8:	460f      	mov	r7, r1
 80034aa:	f7fd fa89 	bl	80009c0 <__aeabi_dcmple>
 80034ae:	2800      	cmp	r0, #0
 80034b0:	d06d      	beq.n	800358e <_strtod_l+0xa26>
 80034b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d178      	bne.n	80035aa <_strtod_l+0xa42>
 80034b8:	f1ba 0f00 	cmp.w	sl, #0
 80034bc:	d156      	bne.n	800356c <_strtod_l+0xa04>
 80034be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80034c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d158      	bne.n	800357a <_strtod_l+0xa12>
 80034c8:	2200      	movs	r2, #0
 80034ca:	4630      	mov	r0, r6
 80034cc:	4639      	mov	r1, r7
 80034ce:	4b5e      	ldr	r3, [pc, #376]	@ (8003648 <_strtod_l+0xae0>)
 80034d0:	f7fd fa6c 	bl	80009ac <__aeabi_dcmplt>
 80034d4:	2800      	cmp	r0, #0
 80034d6:	d157      	bne.n	8003588 <_strtod_l+0xa20>
 80034d8:	4630      	mov	r0, r6
 80034da:	4639      	mov	r1, r7
 80034dc:	2200      	movs	r2, #0
 80034de:	4b5b      	ldr	r3, [pc, #364]	@ (800364c <_strtod_l+0xae4>)
 80034e0:	f7fc fff2 	bl	80004c8 <__aeabi_dmul>
 80034e4:	4606      	mov	r6, r0
 80034e6:	460f      	mov	r7, r1
 80034e8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80034ec:	9606      	str	r6, [sp, #24]
 80034ee:	9307      	str	r3, [sp, #28]
 80034f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80034f4:	4d51      	ldr	r5, [pc, #324]	@ (800363c <_strtod_l+0xad4>)
 80034f6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80034fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80034fc:	401d      	ands	r5, r3
 80034fe:	4b54      	ldr	r3, [pc, #336]	@ (8003650 <_strtod_l+0xae8>)
 8003500:	429d      	cmp	r5, r3
 8003502:	f040 80ab 	bne.w	800365c <_strtod_l+0xaf4>
 8003506:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003508:	4650      	mov	r0, sl
 800350a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800350e:	4659      	mov	r1, fp
 8003510:	f001 fa84 	bl	8004a1c <__ulp>
 8003514:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003518:	f7fc ffd6 	bl	80004c8 <__aeabi_dmul>
 800351c:	4652      	mov	r2, sl
 800351e:	465b      	mov	r3, fp
 8003520:	f7fc fe1c 	bl	800015c <__adddf3>
 8003524:	460b      	mov	r3, r1
 8003526:	4945      	ldr	r1, [pc, #276]	@ (800363c <_strtod_l+0xad4>)
 8003528:	4a4a      	ldr	r2, [pc, #296]	@ (8003654 <_strtod_l+0xaec>)
 800352a:	4019      	ands	r1, r3
 800352c:	4291      	cmp	r1, r2
 800352e:	4682      	mov	sl, r0
 8003530:	d942      	bls.n	80035b8 <_strtod_l+0xa50>
 8003532:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003534:	4b43      	ldr	r3, [pc, #268]	@ (8003644 <_strtod_l+0xadc>)
 8003536:	429a      	cmp	r2, r3
 8003538:	d103      	bne.n	8003542 <_strtod_l+0x9da>
 800353a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800353c:	3301      	adds	r3, #1
 800353e:	f43f ad32 	beq.w	8002fa6 <_strtod_l+0x43e>
 8003542:	f04f 3aff 	mov.w	sl, #4294967295
 8003546:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8003644 <_strtod_l+0xadc>
 800354a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800354c:	9805      	ldr	r0, [sp, #20]
 800354e:	f000 ff39 	bl	80043c4 <_Bfree>
 8003552:	4649      	mov	r1, r9
 8003554:	9805      	ldr	r0, [sp, #20]
 8003556:	f000 ff35 	bl	80043c4 <_Bfree>
 800355a:	4641      	mov	r1, r8
 800355c:	9805      	ldr	r0, [sp, #20]
 800355e:	f000 ff31 	bl	80043c4 <_Bfree>
 8003562:	4621      	mov	r1, r4
 8003564:	9805      	ldr	r0, [sp, #20]
 8003566:	f000 ff2d 	bl	80043c4 <_Bfree>
 800356a:	e61c      	b.n	80031a6 <_strtod_l+0x63e>
 800356c:	f1ba 0f01 	cmp.w	sl, #1
 8003570:	d103      	bne.n	800357a <_strtod_l+0xa12>
 8003572:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003574:	2b00      	cmp	r3, #0
 8003576:	f43f ada9 	beq.w	80030cc <_strtod_l+0x564>
 800357a:	2200      	movs	r2, #0
 800357c:	4b36      	ldr	r3, [pc, #216]	@ (8003658 <_strtod_l+0xaf0>)
 800357e:	2600      	movs	r6, #0
 8003580:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003584:	4f30      	ldr	r7, [pc, #192]	@ (8003648 <_strtod_l+0xae0>)
 8003586:	e7b3      	b.n	80034f0 <_strtod_l+0x988>
 8003588:	2600      	movs	r6, #0
 800358a:	4f30      	ldr	r7, [pc, #192]	@ (800364c <_strtod_l+0xae4>)
 800358c:	e7ac      	b.n	80034e8 <_strtod_l+0x980>
 800358e:	4630      	mov	r0, r6
 8003590:	4639      	mov	r1, r7
 8003592:	4b2e      	ldr	r3, [pc, #184]	@ (800364c <_strtod_l+0xae4>)
 8003594:	2200      	movs	r2, #0
 8003596:	f7fc ff97 	bl	80004c8 <__aeabi_dmul>
 800359a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800359c:	4606      	mov	r6, r0
 800359e:	460f      	mov	r7, r1
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d0a1      	beq.n	80034e8 <_strtod_l+0x980>
 80035a4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80035a8:	e7a2      	b.n	80034f0 <_strtod_l+0x988>
 80035aa:	2200      	movs	r2, #0
 80035ac:	4b26      	ldr	r3, [pc, #152]	@ (8003648 <_strtod_l+0xae0>)
 80035ae:	4616      	mov	r6, r2
 80035b0:	461f      	mov	r7, r3
 80035b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80035b6:	e79b      	b.n	80034f0 <_strtod_l+0x988>
 80035b8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80035bc:	9b08      	ldr	r3, [sp, #32]
 80035be:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1c1      	bne.n	800354a <_strtod_l+0x9e2>
 80035c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80035ca:	0d1b      	lsrs	r3, r3, #20
 80035cc:	051b      	lsls	r3, r3, #20
 80035ce:	429d      	cmp	r5, r3
 80035d0:	d1bb      	bne.n	800354a <_strtod_l+0x9e2>
 80035d2:	4630      	mov	r0, r6
 80035d4:	4639      	mov	r1, r7
 80035d6:	f7fd fd75 	bl	80010c4 <__aeabi_d2lz>
 80035da:	f7fc ff47 	bl	800046c <__aeabi_l2d>
 80035de:	4602      	mov	r2, r0
 80035e0:	460b      	mov	r3, r1
 80035e2:	4630      	mov	r0, r6
 80035e4:	4639      	mov	r1, r7
 80035e6:	f7fc fdb7 	bl	8000158 <__aeabi_dsub>
 80035ea:	460b      	mov	r3, r1
 80035ec:	4602      	mov	r2, r0
 80035ee:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80035f2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80035f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80035f8:	ea46 060a 	orr.w	r6, r6, sl
 80035fc:	431e      	orrs	r6, r3
 80035fe:	d06a      	beq.n	80036d6 <_strtod_l+0xb6e>
 8003600:	a309      	add	r3, pc, #36	@ (adr r3, 8003628 <_strtod_l+0xac0>)
 8003602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003606:	f7fd f9d1 	bl	80009ac <__aeabi_dcmplt>
 800360a:	2800      	cmp	r0, #0
 800360c:	f47f acd6 	bne.w	8002fbc <_strtod_l+0x454>
 8003610:	a307      	add	r3, pc, #28	@ (adr r3, 8003630 <_strtod_l+0xac8>)
 8003612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003616:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800361a:	f7fd f9e5 	bl	80009e8 <__aeabi_dcmpgt>
 800361e:	2800      	cmp	r0, #0
 8003620:	d093      	beq.n	800354a <_strtod_l+0x9e2>
 8003622:	e4cb      	b.n	8002fbc <_strtod_l+0x454>
 8003624:	f3af 8000 	nop.w
 8003628:	94a03595 	.word	0x94a03595
 800362c:	3fdfffff 	.word	0x3fdfffff
 8003630:	35afe535 	.word	0x35afe535
 8003634:	3fe00000 	.word	0x3fe00000
 8003638:	39500000 	.word	0x39500000
 800363c:	7ff00000 	.word	0x7ff00000
 8003640:	000fffff 	.word	0x000fffff
 8003644:	7fefffff 	.word	0x7fefffff
 8003648:	3ff00000 	.word	0x3ff00000
 800364c:	3fe00000 	.word	0x3fe00000
 8003650:	7fe00000 	.word	0x7fe00000
 8003654:	7c9fffff 	.word	0x7c9fffff
 8003658:	bff00000 	.word	0xbff00000
 800365c:	9b08      	ldr	r3, [sp, #32]
 800365e:	b323      	cbz	r3, 80036aa <_strtod_l+0xb42>
 8003660:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8003664:	d821      	bhi.n	80036aa <_strtod_l+0xb42>
 8003666:	a328      	add	r3, pc, #160	@ (adr r3, 8003708 <_strtod_l+0xba0>)
 8003668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366c:	4630      	mov	r0, r6
 800366e:	4639      	mov	r1, r7
 8003670:	f7fd f9a6 	bl	80009c0 <__aeabi_dcmple>
 8003674:	b1a0      	cbz	r0, 80036a0 <_strtod_l+0xb38>
 8003676:	4639      	mov	r1, r7
 8003678:	4630      	mov	r0, r6
 800367a:	f7fd f9bf 	bl	80009fc <__aeabi_d2uiz>
 800367e:	2801      	cmp	r0, #1
 8003680:	bf38      	it	cc
 8003682:	2001      	movcc	r0, #1
 8003684:	f7fc fea6 	bl	80003d4 <__aeabi_ui2d>
 8003688:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800368a:	4606      	mov	r6, r0
 800368c:	460f      	mov	r7, r1
 800368e:	b9fb      	cbnz	r3, 80036d0 <_strtod_l+0xb68>
 8003690:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003694:	9014      	str	r0, [sp, #80]	@ 0x50
 8003696:	9315      	str	r3, [sp, #84]	@ 0x54
 8003698:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800369c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80036a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80036a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80036a6:	1b5b      	subs	r3, r3, r5
 80036a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80036aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80036ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80036b2:	f001 f9b3 	bl	8004a1c <__ulp>
 80036b6:	4602      	mov	r2, r0
 80036b8:	460b      	mov	r3, r1
 80036ba:	4650      	mov	r0, sl
 80036bc:	4659      	mov	r1, fp
 80036be:	f7fc ff03 	bl	80004c8 <__aeabi_dmul>
 80036c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80036c6:	f7fc fd49 	bl	800015c <__adddf3>
 80036ca:	4682      	mov	sl, r0
 80036cc:	468b      	mov	fp, r1
 80036ce:	e775      	b.n	80035bc <_strtod_l+0xa54>
 80036d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80036d4:	e7e0      	b.n	8003698 <_strtod_l+0xb30>
 80036d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8003710 <_strtod_l+0xba8>)
 80036d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036dc:	f7fd f966 	bl	80009ac <__aeabi_dcmplt>
 80036e0:	e79d      	b.n	800361e <_strtod_l+0xab6>
 80036e2:	2300      	movs	r3, #0
 80036e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80036e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80036e8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80036ea:	6013      	str	r3, [r2, #0]
 80036ec:	f7ff ba79 	b.w	8002be2 <_strtod_l+0x7a>
 80036f0:	2a65      	cmp	r2, #101	@ 0x65
 80036f2:	f43f ab72 	beq.w	8002dda <_strtod_l+0x272>
 80036f6:	2a45      	cmp	r2, #69	@ 0x45
 80036f8:	f43f ab6f 	beq.w	8002dda <_strtod_l+0x272>
 80036fc:	2301      	movs	r3, #1
 80036fe:	f7ff bbaa 	b.w	8002e56 <_strtod_l+0x2ee>
 8003702:	bf00      	nop
 8003704:	f3af 8000 	nop.w
 8003708:	ffc00000 	.word	0xffc00000
 800370c:	41dfffff 	.word	0x41dfffff
 8003710:	94a03595 	.word	0x94a03595
 8003714:	3fcfffff 	.word	0x3fcfffff

08003718 <strtod>:
 8003718:	460a      	mov	r2, r1
 800371a:	4601      	mov	r1, r0
 800371c:	4802      	ldr	r0, [pc, #8]	@ (8003728 <strtod+0x10>)
 800371e:	4b03      	ldr	r3, [pc, #12]	@ (800372c <strtod+0x14>)
 8003720:	6800      	ldr	r0, [r0, #0]
 8003722:	f7ff ba21 	b.w	8002b68 <_strtod_l>
 8003726:	bf00      	nop
 8003728:	20000188 	.word	0x20000188
 800372c:	2000001c 	.word	0x2000001c

08003730 <std>:
 8003730:	2300      	movs	r3, #0
 8003732:	b510      	push	{r4, lr}
 8003734:	4604      	mov	r4, r0
 8003736:	e9c0 3300 	strd	r3, r3, [r0]
 800373a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800373e:	6083      	str	r3, [r0, #8]
 8003740:	8181      	strh	r1, [r0, #12]
 8003742:	6643      	str	r3, [r0, #100]	@ 0x64
 8003744:	81c2      	strh	r2, [r0, #14]
 8003746:	6183      	str	r3, [r0, #24]
 8003748:	4619      	mov	r1, r3
 800374a:	2208      	movs	r2, #8
 800374c:	305c      	adds	r0, #92	@ 0x5c
 800374e:	f000 f8f4 	bl	800393a <memset>
 8003752:	4b0d      	ldr	r3, [pc, #52]	@ (8003788 <std+0x58>)
 8003754:	6224      	str	r4, [r4, #32]
 8003756:	6263      	str	r3, [r4, #36]	@ 0x24
 8003758:	4b0c      	ldr	r3, [pc, #48]	@ (800378c <std+0x5c>)
 800375a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800375c:	4b0c      	ldr	r3, [pc, #48]	@ (8003790 <std+0x60>)
 800375e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003760:	4b0c      	ldr	r3, [pc, #48]	@ (8003794 <std+0x64>)
 8003762:	6323      	str	r3, [r4, #48]	@ 0x30
 8003764:	4b0c      	ldr	r3, [pc, #48]	@ (8003798 <std+0x68>)
 8003766:	429c      	cmp	r4, r3
 8003768:	d006      	beq.n	8003778 <std+0x48>
 800376a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800376e:	4294      	cmp	r4, r2
 8003770:	d002      	beq.n	8003778 <std+0x48>
 8003772:	33d0      	adds	r3, #208	@ 0xd0
 8003774:	429c      	cmp	r4, r3
 8003776:	d105      	bne.n	8003784 <std+0x54>
 8003778:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800377c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003780:	f000 b986 	b.w	8003a90 <__retarget_lock_init_recursive>
 8003784:	bd10      	pop	{r4, pc}
 8003786:	bf00      	nop
 8003788:	080038b5 	.word	0x080038b5
 800378c:	080038d7 	.word	0x080038d7
 8003790:	0800390f 	.word	0x0800390f
 8003794:	08003933 	.word	0x08003933
 8003798:	200003b4 	.word	0x200003b4

0800379c <stdio_exit_handler>:
 800379c:	4a02      	ldr	r2, [pc, #8]	@ (80037a8 <stdio_exit_handler+0xc>)
 800379e:	4903      	ldr	r1, [pc, #12]	@ (80037ac <stdio_exit_handler+0x10>)
 80037a0:	4803      	ldr	r0, [pc, #12]	@ (80037b0 <stdio_exit_handler+0x14>)
 80037a2:	f000 b869 	b.w	8003878 <_fwalk_sglue>
 80037a6:	bf00      	nop
 80037a8:	20000010 	.word	0x20000010
 80037ac:	08004da1 	.word	0x08004da1
 80037b0:	2000018c 	.word	0x2000018c

080037b4 <cleanup_stdio>:
 80037b4:	6841      	ldr	r1, [r0, #4]
 80037b6:	4b0c      	ldr	r3, [pc, #48]	@ (80037e8 <cleanup_stdio+0x34>)
 80037b8:	b510      	push	{r4, lr}
 80037ba:	4299      	cmp	r1, r3
 80037bc:	4604      	mov	r4, r0
 80037be:	d001      	beq.n	80037c4 <cleanup_stdio+0x10>
 80037c0:	f001 faee 	bl	8004da0 <_fflush_r>
 80037c4:	68a1      	ldr	r1, [r4, #8]
 80037c6:	4b09      	ldr	r3, [pc, #36]	@ (80037ec <cleanup_stdio+0x38>)
 80037c8:	4299      	cmp	r1, r3
 80037ca:	d002      	beq.n	80037d2 <cleanup_stdio+0x1e>
 80037cc:	4620      	mov	r0, r4
 80037ce:	f001 fae7 	bl	8004da0 <_fflush_r>
 80037d2:	68e1      	ldr	r1, [r4, #12]
 80037d4:	4b06      	ldr	r3, [pc, #24]	@ (80037f0 <cleanup_stdio+0x3c>)
 80037d6:	4299      	cmp	r1, r3
 80037d8:	d004      	beq.n	80037e4 <cleanup_stdio+0x30>
 80037da:	4620      	mov	r0, r4
 80037dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037e0:	f001 bade 	b.w	8004da0 <_fflush_r>
 80037e4:	bd10      	pop	{r4, pc}
 80037e6:	bf00      	nop
 80037e8:	200003b4 	.word	0x200003b4
 80037ec:	2000041c 	.word	0x2000041c
 80037f0:	20000484 	.word	0x20000484

080037f4 <global_stdio_init.part.0>:
 80037f4:	b510      	push	{r4, lr}
 80037f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003824 <global_stdio_init.part.0+0x30>)
 80037f8:	4c0b      	ldr	r4, [pc, #44]	@ (8003828 <global_stdio_init.part.0+0x34>)
 80037fa:	4a0c      	ldr	r2, [pc, #48]	@ (800382c <global_stdio_init.part.0+0x38>)
 80037fc:	4620      	mov	r0, r4
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	2104      	movs	r1, #4
 8003802:	2200      	movs	r2, #0
 8003804:	f7ff ff94 	bl	8003730 <std>
 8003808:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800380c:	2201      	movs	r2, #1
 800380e:	2109      	movs	r1, #9
 8003810:	f7ff ff8e 	bl	8003730 <std>
 8003814:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003818:	2202      	movs	r2, #2
 800381a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800381e:	2112      	movs	r1, #18
 8003820:	f7ff bf86 	b.w	8003730 <std>
 8003824:	200004ec 	.word	0x200004ec
 8003828:	200003b4 	.word	0x200003b4
 800382c:	0800379d 	.word	0x0800379d

08003830 <__sfp_lock_acquire>:
 8003830:	4801      	ldr	r0, [pc, #4]	@ (8003838 <__sfp_lock_acquire+0x8>)
 8003832:	f000 b92e 	b.w	8003a92 <__retarget_lock_acquire_recursive>
 8003836:	bf00      	nop
 8003838:	200004f5 	.word	0x200004f5

0800383c <__sfp_lock_release>:
 800383c:	4801      	ldr	r0, [pc, #4]	@ (8003844 <__sfp_lock_release+0x8>)
 800383e:	f000 b929 	b.w	8003a94 <__retarget_lock_release_recursive>
 8003842:	bf00      	nop
 8003844:	200004f5 	.word	0x200004f5

08003848 <__sinit>:
 8003848:	b510      	push	{r4, lr}
 800384a:	4604      	mov	r4, r0
 800384c:	f7ff fff0 	bl	8003830 <__sfp_lock_acquire>
 8003850:	6a23      	ldr	r3, [r4, #32]
 8003852:	b11b      	cbz	r3, 800385c <__sinit+0x14>
 8003854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003858:	f7ff bff0 	b.w	800383c <__sfp_lock_release>
 800385c:	4b04      	ldr	r3, [pc, #16]	@ (8003870 <__sinit+0x28>)
 800385e:	6223      	str	r3, [r4, #32]
 8003860:	4b04      	ldr	r3, [pc, #16]	@ (8003874 <__sinit+0x2c>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1f5      	bne.n	8003854 <__sinit+0xc>
 8003868:	f7ff ffc4 	bl	80037f4 <global_stdio_init.part.0>
 800386c:	e7f2      	b.n	8003854 <__sinit+0xc>
 800386e:	bf00      	nop
 8003870:	080037b5 	.word	0x080037b5
 8003874:	200004ec 	.word	0x200004ec

08003878 <_fwalk_sglue>:
 8003878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800387c:	4607      	mov	r7, r0
 800387e:	4688      	mov	r8, r1
 8003880:	4614      	mov	r4, r2
 8003882:	2600      	movs	r6, #0
 8003884:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003888:	f1b9 0901 	subs.w	r9, r9, #1
 800388c:	d505      	bpl.n	800389a <_fwalk_sglue+0x22>
 800388e:	6824      	ldr	r4, [r4, #0]
 8003890:	2c00      	cmp	r4, #0
 8003892:	d1f7      	bne.n	8003884 <_fwalk_sglue+0xc>
 8003894:	4630      	mov	r0, r6
 8003896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800389a:	89ab      	ldrh	r3, [r5, #12]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d907      	bls.n	80038b0 <_fwalk_sglue+0x38>
 80038a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80038a4:	3301      	adds	r3, #1
 80038a6:	d003      	beq.n	80038b0 <_fwalk_sglue+0x38>
 80038a8:	4629      	mov	r1, r5
 80038aa:	4638      	mov	r0, r7
 80038ac:	47c0      	blx	r8
 80038ae:	4306      	orrs	r6, r0
 80038b0:	3568      	adds	r5, #104	@ 0x68
 80038b2:	e7e9      	b.n	8003888 <_fwalk_sglue+0x10>

080038b4 <__sread>:
 80038b4:	b510      	push	{r4, lr}
 80038b6:	460c      	mov	r4, r1
 80038b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038bc:	f000 f89a 	bl	80039f4 <_read_r>
 80038c0:	2800      	cmp	r0, #0
 80038c2:	bfab      	itete	ge
 80038c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80038c6:	89a3      	ldrhlt	r3, [r4, #12]
 80038c8:	181b      	addge	r3, r3, r0
 80038ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80038ce:	bfac      	ite	ge
 80038d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80038d2:	81a3      	strhlt	r3, [r4, #12]
 80038d4:	bd10      	pop	{r4, pc}

080038d6 <__swrite>:
 80038d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038da:	461f      	mov	r7, r3
 80038dc:	898b      	ldrh	r3, [r1, #12]
 80038de:	4605      	mov	r5, r0
 80038e0:	05db      	lsls	r3, r3, #23
 80038e2:	460c      	mov	r4, r1
 80038e4:	4616      	mov	r6, r2
 80038e6:	d505      	bpl.n	80038f4 <__swrite+0x1e>
 80038e8:	2302      	movs	r3, #2
 80038ea:	2200      	movs	r2, #0
 80038ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038f0:	f000 f86e 	bl	80039d0 <_lseek_r>
 80038f4:	89a3      	ldrh	r3, [r4, #12]
 80038f6:	4632      	mov	r2, r6
 80038f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80038fc:	81a3      	strh	r3, [r4, #12]
 80038fe:	4628      	mov	r0, r5
 8003900:	463b      	mov	r3, r7
 8003902:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003906:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800390a:	f000 b885 	b.w	8003a18 <_write_r>

0800390e <__sseek>:
 800390e:	b510      	push	{r4, lr}
 8003910:	460c      	mov	r4, r1
 8003912:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003916:	f000 f85b 	bl	80039d0 <_lseek_r>
 800391a:	1c43      	adds	r3, r0, #1
 800391c:	89a3      	ldrh	r3, [r4, #12]
 800391e:	bf15      	itete	ne
 8003920:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003922:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003926:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800392a:	81a3      	strheq	r3, [r4, #12]
 800392c:	bf18      	it	ne
 800392e:	81a3      	strhne	r3, [r4, #12]
 8003930:	bd10      	pop	{r4, pc}

08003932 <__sclose>:
 8003932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003936:	f000 b83b 	b.w	80039b0 <_close_r>

0800393a <memset>:
 800393a:	4603      	mov	r3, r0
 800393c:	4402      	add	r2, r0
 800393e:	4293      	cmp	r3, r2
 8003940:	d100      	bne.n	8003944 <memset+0xa>
 8003942:	4770      	bx	lr
 8003944:	f803 1b01 	strb.w	r1, [r3], #1
 8003948:	e7f9      	b.n	800393e <memset+0x4>

0800394a <strchr>:
 800394a:	4603      	mov	r3, r0
 800394c:	b2c9      	uxtb	r1, r1
 800394e:	4618      	mov	r0, r3
 8003950:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003954:	b112      	cbz	r2, 800395c <strchr+0x12>
 8003956:	428a      	cmp	r2, r1
 8003958:	d1f9      	bne.n	800394e <strchr+0x4>
 800395a:	4770      	bx	lr
 800395c:	2900      	cmp	r1, #0
 800395e:	bf18      	it	ne
 8003960:	2000      	movne	r0, #0
 8003962:	4770      	bx	lr

08003964 <strncmp>:
 8003964:	b510      	push	{r4, lr}
 8003966:	b16a      	cbz	r2, 8003984 <strncmp+0x20>
 8003968:	3901      	subs	r1, #1
 800396a:	1884      	adds	r4, r0, r2
 800396c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003970:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8003974:	429a      	cmp	r2, r3
 8003976:	d103      	bne.n	8003980 <strncmp+0x1c>
 8003978:	42a0      	cmp	r0, r4
 800397a:	d001      	beq.n	8003980 <strncmp+0x1c>
 800397c:	2a00      	cmp	r2, #0
 800397e:	d1f5      	bne.n	800396c <strncmp+0x8>
 8003980:	1ad0      	subs	r0, r2, r3
 8003982:	bd10      	pop	{r4, pc}
 8003984:	4610      	mov	r0, r2
 8003986:	e7fc      	b.n	8003982 <strncmp+0x1e>

08003988 <strncpy>:
 8003988:	4603      	mov	r3, r0
 800398a:	b510      	push	{r4, lr}
 800398c:	3901      	subs	r1, #1
 800398e:	b132      	cbz	r2, 800399e <strncpy+0x16>
 8003990:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8003994:	3a01      	subs	r2, #1
 8003996:	f803 4b01 	strb.w	r4, [r3], #1
 800399a:	2c00      	cmp	r4, #0
 800399c:	d1f7      	bne.n	800398e <strncpy+0x6>
 800399e:	2100      	movs	r1, #0
 80039a0:	441a      	add	r2, r3
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d100      	bne.n	80039a8 <strncpy+0x20>
 80039a6:	bd10      	pop	{r4, pc}
 80039a8:	f803 1b01 	strb.w	r1, [r3], #1
 80039ac:	e7f9      	b.n	80039a2 <strncpy+0x1a>
	...

080039b0 <_close_r>:
 80039b0:	b538      	push	{r3, r4, r5, lr}
 80039b2:	2300      	movs	r3, #0
 80039b4:	4d05      	ldr	r5, [pc, #20]	@ (80039cc <_close_r+0x1c>)
 80039b6:	4604      	mov	r4, r0
 80039b8:	4608      	mov	r0, r1
 80039ba:	602b      	str	r3, [r5, #0]
 80039bc:	f7fd fdde 	bl	800157c <_close>
 80039c0:	1c43      	adds	r3, r0, #1
 80039c2:	d102      	bne.n	80039ca <_close_r+0x1a>
 80039c4:	682b      	ldr	r3, [r5, #0]
 80039c6:	b103      	cbz	r3, 80039ca <_close_r+0x1a>
 80039c8:	6023      	str	r3, [r4, #0]
 80039ca:	bd38      	pop	{r3, r4, r5, pc}
 80039cc:	200004f0 	.word	0x200004f0

080039d0 <_lseek_r>:
 80039d0:	b538      	push	{r3, r4, r5, lr}
 80039d2:	4604      	mov	r4, r0
 80039d4:	4608      	mov	r0, r1
 80039d6:	4611      	mov	r1, r2
 80039d8:	2200      	movs	r2, #0
 80039da:	4d05      	ldr	r5, [pc, #20]	@ (80039f0 <_lseek_r+0x20>)
 80039dc:	602a      	str	r2, [r5, #0]
 80039de:	461a      	mov	r2, r3
 80039e0:	f7fd fdf0 	bl	80015c4 <_lseek>
 80039e4:	1c43      	adds	r3, r0, #1
 80039e6:	d102      	bne.n	80039ee <_lseek_r+0x1e>
 80039e8:	682b      	ldr	r3, [r5, #0]
 80039ea:	b103      	cbz	r3, 80039ee <_lseek_r+0x1e>
 80039ec:	6023      	str	r3, [r4, #0]
 80039ee:	bd38      	pop	{r3, r4, r5, pc}
 80039f0:	200004f0 	.word	0x200004f0

080039f4 <_read_r>:
 80039f4:	b538      	push	{r3, r4, r5, lr}
 80039f6:	4604      	mov	r4, r0
 80039f8:	4608      	mov	r0, r1
 80039fa:	4611      	mov	r1, r2
 80039fc:	2200      	movs	r2, #0
 80039fe:	4d05      	ldr	r5, [pc, #20]	@ (8003a14 <_read_r+0x20>)
 8003a00:	602a      	str	r2, [r5, #0]
 8003a02:	461a      	mov	r2, r3
 8003a04:	f7fd fd81 	bl	800150a <_read>
 8003a08:	1c43      	adds	r3, r0, #1
 8003a0a:	d102      	bne.n	8003a12 <_read_r+0x1e>
 8003a0c:	682b      	ldr	r3, [r5, #0]
 8003a0e:	b103      	cbz	r3, 8003a12 <_read_r+0x1e>
 8003a10:	6023      	str	r3, [r4, #0]
 8003a12:	bd38      	pop	{r3, r4, r5, pc}
 8003a14:	200004f0 	.word	0x200004f0

08003a18 <_write_r>:
 8003a18:	b538      	push	{r3, r4, r5, lr}
 8003a1a:	4604      	mov	r4, r0
 8003a1c:	4608      	mov	r0, r1
 8003a1e:	4611      	mov	r1, r2
 8003a20:	2200      	movs	r2, #0
 8003a22:	4d05      	ldr	r5, [pc, #20]	@ (8003a38 <_write_r+0x20>)
 8003a24:	602a      	str	r2, [r5, #0]
 8003a26:	461a      	mov	r2, r3
 8003a28:	f7fd fd8c 	bl	8001544 <_write>
 8003a2c:	1c43      	adds	r3, r0, #1
 8003a2e:	d102      	bne.n	8003a36 <_write_r+0x1e>
 8003a30:	682b      	ldr	r3, [r5, #0]
 8003a32:	b103      	cbz	r3, 8003a36 <_write_r+0x1e>
 8003a34:	6023      	str	r3, [r4, #0]
 8003a36:	bd38      	pop	{r3, r4, r5, pc}
 8003a38:	200004f0 	.word	0x200004f0

08003a3c <__errno>:
 8003a3c:	4b01      	ldr	r3, [pc, #4]	@ (8003a44 <__errno+0x8>)
 8003a3e:	6818      	ldr	r0, [r3, #0]
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	20000188 	.word	0x20000188

08003a48 <__libc_init_array>:
 8003a48:	b570      	push	{r4, r5, r6, lr}
 8003a4a:	2600      	movs	r6, #0
 8003a4c:	4d0c      	ldr	r5, [pc, #48]	@ (8003a80 <__libc_init_array+0x38>)
 8003a4e:	4c0d      	ldr	r4, [pc, #52]	@ (8003a84 <__libc_init_array+0x3c>)
 8003a50:	1b64      	subs	r4, r4, r5
 8003a52:	10a4      	asrs	r4, r4, #2
 8003a54:	42a6      	cmp	r6, r4
 8003a56:	d109      	bne.n	8003a6c <__libc_init_array+0x24>
 8003a58:	f001 fe66 	bl	8005728 <_init>
 8003a5c:	2600      	movs	r6, #0
 8003a5e:	4d0a      	ldr	r5, [pc, #40]	@ (8003a88 <__libc_init_array+0x40>)
 8003a60:	4c0a      	ldr	r4, [pc, #40]	@ (8003a8c <__libc_init_array+0x44>)
 8003a62:	1b64      	subs	r4, r4, r5
 8003a64:	10a4      	asrs	r4, r4, #2
 8003a66:	42a6      	cmp	r6, r4
 8003a68:	d105      	bne.n	8003a76 <__libc_init_array+0x2e>
 8003a6a:	bd70      	pop	{r4, r5, r6, pc}
 8003a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a70:	4798      	blx	r3
 8003a72:	3601      	adds	r6, #1
 8003a74:	e7ee      	b.n	8003a54 <__libc_init_array+0xc>
 8003a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a7a:	4798      	blx	r3
 8003a7c:	3601      	adds	r6, #1
 8003a7e:	e7f2      	b.n	8003a66 <__libc_init_array+0x1e>
 8003a80:	08005afc 	.word	0x08005afc
 8003a84:	08005afc 	.word	0x08005afc
 8003a88:	08005afc 	.word	0x08005afc
 8003a8c:	08005b00 	.word	0x08005b00

08003a90 <__retarget_lock_init_recursive>:
 8003a90:	4770      	bx	lr

08003a92 <__retarget_lock_acquire_recursive>:
 8003a92:	4770      	bx	lr

08003a94 <__retarget_lock_release_recursive>:
 8003a94:	4770      	bx	lr

08003a96 <memcpy>:
 8003a96:	440a      	add	r2, r1
 8003a98:	4291      	cmp	r1, r2
 8003a9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a9e:	d100      	bne.n	8003aa2 <memcpy+0xc>
 8003aa0:	4770      	bx	lr
 8003aa2:	b510      	push	{r4, lr}
 8003aa4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003aa8:	4291      	cmp	r1, r2
 8003aaa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003aae:	d1f9      	bne.n	8003aa4 <memcpy+0xe>
 8003ab0:	bd10      	pop	{r4, pc}
	...

08003ab4 <nan>:
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	4901      	ldr	r1, [pc, #4]	@ (8003abc <nan+0x8>)
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	7ff80000 	.word	0x7ff80000

08003ac0 <_free_r>:
 8003ac0:	b538      	push	{r3, r4, r5, lr}
 8003ac2:	4605      	mov	r5, r0
 8003ac4:	2900      	cmp	r1, #0
 8003ac6:	d040      	beq.n	8003b4a <_free_r+0x8a>
 8003ac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003acc:	1f0c      	subs	r4, r1, #4
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	bfb8      	it	lt
 8003ad2:	18e4      	addlt	r4, r4, r3
 8003ad4:	f000 fc2a 	bl	800432c <__malloc_lock>
 8003ad8:	4a1c      	ldr	r2, [pc, #112]	@ (8003b4c <_free_r+0x8c>)
 8003ada:	6813      	ldr	r3, [r2, #0]
 8003adc:	b933      	cbnz	r3, 8003aec <_free_r+0x2c>
 8003ade:	6063      	str	r3, [r4, #4]
 8003ae0:	6014      	str	r4, [r2, #0]
 8003ae2:	4628      	mov	r0, r5
 8003ae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ae8:	f000 bc26 	b.w	8004338 <__malloc_unlock>
 8003aec:	42a3      	cmp	r3, r4
 8003aee:	d908      	bls.n	8003b02 <_free_r+0x42>
 8003af0:	6820      	ldr	r0, [r4, #0]
 8003af2:	1821      	adds	r1, r4, r0
 8003af4:	428b      	cmp	r3, r1
 8003af6:	bf01      	itttt	eq
 8003af8:	6819      	ldreq	r1, [r3, #0]
 8003afa:	685b      	ldreq	r3, [r3, #4]
 8003afc:	1809      	addeq	r1, r1, r0
 8003afe:	6021      	streq	r1, [r4, #0]
 8003b00:	e7ed      	b.n	8003ade <_free_r+0x1e>
 8003b02:	461a      	mov	r2, r3
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	b10b      	cbz	r3, 8003b0c <_free_r+0x4c>
 8003b08:	42a3      	cmp	r3, r4
 8003b0a:	d9fa      	bls.n	8003b02 <_free_r+0x42>
 8003b0c:	6811      	ldr	r1, [r2, #0]
 8003b0e:	1850      	adds	r0, r2, r1
 8003b10:	42a0      	cmp	r0, r4
 8003b12:	d10b      	bne.n	8003b2c <_free_r+0x6c>
 8003b14:	6820      	ldr	r0, [r4, #0]
 8003b16:	4401      	add	r1, r0
 8003b18:	1850      	adds	r0, r2, r1
 8003b1a:	4283      	cmp	r3, r0
 8003b1c:	6011      	str	r1, [r2, #0]
 8003b1e:	d1e0      	bne.n	8003ae2 <_free_r+0x22>
 8003b20:	6818      	ldr	r0, [r3, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	4408      	add	r0, r1
 8003b26:	6010      	str	r0, [r2, #0]
 8003b28:	6053      	str	r3, [r2, #4]
 8003b2a:	e7da      	b.n	8003ae2 <_free_r+0x22>
 8003b2c:	d902      	bls.n	8003b34 <_free_r+0x74>
 8003b2e:	230c      	movs	r3, #12
 8003b30:	602b      	str	r3, [r5, #0]
 8003b32:	e7d6      	b.n	8003ae2 <_free_r+0x22>
 8003b34:	6820      	ldr	r0, [r4, #0]
 8003b36:	1821      	adds	r1, r4, r0
 8003b38:	428b      	cmp	r3, r1
 8003b3a:	bf01      	itttt	eq
 8003b3c:	6819      	ldreq	r1, [r3, #0]
 8003b3e:	685b      	ldreq	r3, [r3, #4]
 8003b40:	1809      	addeq	r1, r1, r0
 8003b42:	6021      	streq	r1, [r4, #0]
 8003b44:	6063      	str	r3, [r4, #4]
 8003b46:	6054      	str	r4, [r2, #4]
 8003b48:	e7cb      	b.n	8003ae2 <_free_r+0x22>
 8003b4a:	bd38      	pop	{r3, r4, r5, pc}
 8003b4c:	200004fc 	.word	0x200004fc

08003b50 <rshift>:
 8003b50:	6903      	ldr	r3, [r0, #16]
 8003b52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b56:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8003b5a:	f100 0414 	add.w	r4, r0, #20
 8003b5e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8003b62:	dd46      	ble.n	8003bf2 <rshift+0xa2>
 8003b64:	f011 011f 	ands.w	r1, r1, #31
 8003b68:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8003b6c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8003b70:	d10c      	bne.n	8003b8c <rshift+0x3c>
 8003b72:	4629      	mov	r1, r5
 8003b74:	f100 0710 	add.w	r7, r0, #16
 8003b78:	42b1      	cmp	r1, r6
 8003b7a:	d335      	bcc.n	8003be8 <rshift+0x98>
 8003b7c:	1a9b      	subs	r3, r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	1eea      	subs	r2, r5, #3
 8003b82:	4296      	cmp	r6, r2
 8003b84:	bf38      	it	cc
 8003b86:	2300      	movcc	r3, #0
 8003b88:	4423      	add	r3, r4
 8003b8a:	e015      	b.n	8003bb8 <rshift+0x68>
 8003b8c:	46a1      	mov	r9, r4
 8003b8e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8003b92:	f1c1 0820 	rsb	r8, r1, #32
 8003b96:	40cf      	lsrs	r7, r1
 8003b98:	f105 0e04 	add.w	lr, r5, #4
 8003b9c:	4576      	cmp	r6, lr
 8003b9e:	46f4      	mov	ip, lr
 8003ba0:	d816      	bhi.n	8003bd0 <rshift+0x80>
 8003ba2:	1a9a      	subs	r2, r3, r2
 8003ba4:	0092      	lsls	r2, r2, #2
 8003ba6:	3a04      	subs	r2, #4
 8003ba8:	3501      	adds	r5, #1
 8003baa:	42ae      	cmp	r6, r5
 8003bac:	bf38      	it	cc
 8003bae:	2200      	movcc	r2, #0
 8003bb0:	18a3      	adds	r3, r4, r2
 8003bb2:	50a7      	str	r7, [r4, r2]
 8003bb4:	b107      	cbz	r7, 8003bb8 <rshift+0x68>
 8003bb6:	3304      	adds	r3, #4
 8003bb8:	42a3      	cmp	r3, r4
 8003bba:	eba3 0204 	sub.w	r2, r3, r4
 8003bbe:	bf08      	it	eq
 8003bc0:	2300      	moveq	r3, #0
 8003bc2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8003bc6:	6102      	str	r2, [r0, #16]
 8003bc8:	bf08      	it	eq
 8003bca:	6143      	streq	r3, [r0, #20]
 8003bcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003bd0:	f8dc c000 	ldr.w	ip, [ip]
 8003bd4:	fa0c fc08 	lsl.w	ip, ip, r8
 8003bd8:	ea4c 0707 	orr.w	r7, ip, r7
 8003bdc:	f849 7b04 	str.w	r7, [r9], #4
 8003be0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8003be4:	40cf      	lsrs	r7, r1
 8003be6:	e7d9      	b.n	8003b9c <rshift+0x4c>
 8003be8:	f851 cb04 	ldr.w	ip, [r1], #4
 8003bec:	f847 cf04 	str.w	ip, [r7, #4]!
 8003bf0:	e7c2      	b.n	8003b78 <rshift+0x28>
 8003bf2:	4623      	mov	r3, r4
 8003bf4:	e7e0      	b.n	8003bb8 <rshift+0x68>

08003bf6 <__hexdig_fun>:
 8003bf6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8003bfa:	2b09      	cmp	r3, #9
 8003bfc:	d802      	bhi.n	8003c04 <__hexdig_fun+0xe>
 8003bfe:	3820      	subs	r0, #32
 8003c00:	b2c0      	uxtb	r0, r0
 8003c02:	4770      	bx	lr
 8003c04:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8003c08:	2b05      	cmp	r3, #5
 8003c0a:	d801      	bhi.n	8003c10 <__hexdig_fun+0x1a>
 8003c0c:	3847      	subs	r0, #71	@ 0x47
 8003c0e:	e7f7      	b.n	8003c00 <__hexdig_fun+0xa>
 8003c10:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8003c14:	2b05      	cmp	r3, #5
 8003c16:	d801      	bhi.n	8003c1c <__hexdig_fun+0x26>
 8003c18:	3827      	subs	r0, #39	@ 0x27
 8003c1a:	e7f1      	b.n	8003c00 <__hexdig_fun+0xa>
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	4770      	bx	lr

08003c20 <__gethex>:
 8003c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c24:	468a      	mov	sl, r1
 8003c26:	4690      	mov	r8, r2
 8003c28:	b085      	sub	sp, #20
 8003c2a:	9302      	str	r3, [sp, #8]
 8003c2c:	680b      	ldr	r3, [r1, #0]
 8003c2e:	9001      	str	r0, [sp, #4]
 8003c30:	1c9c      	adds	r4, r3, #2
 8003c32:	46a1      	mov	r9, r4
 8003c34:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003c38:	2830      	cmp	r0, #48	@ 0x30
 8003c3a:	d0fa      	beq.n	8003c32 <__gethex+0x12>
 8003c3c:	eba9 0303 	sub.w	r3, r9, r3
 8003c40:	f1a3 0b02 	sub.w	fp, r3, #2
 8003c44:	f7ff ffd7 	bl	8003bf6 <__hexdig_fun>
 8003c48:	4605      	mov	r5, r0
 8003c4a:	2800      	cmp	r0, #0
 8003c4c:	d168      	bne.n	8003d20 <__gethex+0x100>
 8003c4e:	2201      	movs	r2, #1
 8003c50:	4648      	mov	r0, r9
 8003c52:	499f      	ldr	r1, [pc, #636]	@ (8003ed0 <__gethex+0x2b0>)
 8003c54:	f7ff fe86 	bl	8003964 <strncmp>
 8003c58:	4607      	mov	r7, r0
 8003c5a:	2800      	cmp	r0, #0
 8003c5c:	d167      	bne.n	8003d2e <__gethex+0x10e>
 8003c5e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8003c62:	4626      	mov	r6, r4
 8003c64:	f7ff ffc7 	bl	8003bf6 <__hexdig_fun>
 8003c68:	2800      	cmp	r0, #0
 8003c6a:	d062      	beq.n	8003d32 <__gethex+0x112>
 8003c6c:	4623      	mov	r3, r4
 8003c6e:	7818      	ldrb	r0, [r3, #0]
 8003c70:	4699      	mov	r9, r3
 8003c72:	2830      	cmp	r0, #48	@ 0x30
 8003c74:	f103 0301 	add.w	r3, r3, #1
 8003c78:	d0f9      	beq.n	8003c6e <__gethex+0x4e>
 8003c7a:	f7ff ffbc 	bl	8003bf6 <__hexdig_fun>
 8003c7e:	fab0 f580 	clz	r5, r0
 8003c82:	f04f 0b01 	mov.w	fp, #1
 8003c86:	096d      	lsrs	r5, r5, #5
 8003c88:	464a      	mov	r2, r9
 8003c8a:	4616      	mov	r6, r2
 8003c8c:	7830      	ldrb	r0, [r6, #0]
 8003c8e:	3201      	adds	r2, #1
 8003c90:	f7ff ffb1 	bl	8003bf6 <__hexdig_fun>
 8003c94:	2800      	cmp	r0, #0
 8003c96:	d1f8      	bne.n	8003c8a <__gethex+0x6a>
 8003c98:	2201      	movs	r2, #1
 8003c9a:	4630      	mov	r0, r6
 8003c9c:	498c      	ldr	r1, [pc, #560]	@ (8003ed0 <__gethex+0x2b0>)
 8003c9e:	f7ff fe61 	bl	8003964 <strncmp>
 8003ca2:	2800      	cmp	r0, #0
 8003ca4:	d13f      	bne.n	8003d26 <__gethex+0x106>
 8003ca6:	b944      	cbnz	r4, 8003cba <__gethex+0x9a>
 8003ca8:	1c74      	adds	r4, r6, #1
 8003caa:	4622      	mov	r2, r4
 8003cac:	4616      	mov	r6, r2
 8003cae:	7830      	ldrb	r0, [r6, #0]
 8003cb0:	3201      	adds	r2, #1
 8003cb2:	f7ff ffa0 	bl	8003bf6 <__hexdig_fun>
 8003cb6:	2800      	cmp	r0, #0
 8003cb8:	d1f8      	bne.n	8003cac <__gethex+0x8c>
 8003cba:	1ba4      	subs	r4, r4, r6
 8003cbc:	00a7      	lsls	r7, r4, #2
 8003cbe:	7833      	ldrb	r3, [r6, #0]
 8003cc0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8003cc4:	2b50      	cmp	r3, #80	@ 0x50
 8003cc6:	d13e      	bne.n	8003d46 <__gethex+0x126>
 8003cc8:	7873      	ldrb	r3, [r6, #1]
 8003cca:	2b2b      	cmp	r3, #43	@ 0x2b
 8003ccc:	d033      	beq.n	8003d36 <__gethex+0x116>
 8003cce:	2b2d      	cmp	r3, #45	@ 0x2d
 8003cd0:	d034      	beq.n	8003d3c <__gethex+0x11c>
 8003cd2:	2400      	movs	r4, #0
 8003cd4:	1c71      	adds	r1, r6, #1
 8003cd6:	7808      	ldrb	r0, [r1, #0]
 8003cd8:	f7ff ff8d 	bl	8003bf6 <__hexdig_fun>
 8003cdc:	1e43      	subs	r3, r0, #1
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b18      	cmp	r3, #24
 8003ce2:	d830      	bhi.n	8003d46 <__gethex+0x126>
 8003ce4:	f1a0 0210 	sub.w	r2, r0, #16
 8003ce8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8003cec:	f7ff ff83 	bl	8003bf6 <__hexdig_fun>
 8003cf0:	f100 3cff 	add.w	ip, r0, #4294967295
 8003cf4:	fa5f fc8c 	uxtb.w	ip, ip
 8003cf8:	f1bc 0f18 	cmp.w	ip, #24
 8003cfc:	f04f 030a 	mov.w	r3, #10
 8003d00:	d91e      	bls.n	8003d40 <__gethex+0x120>
 8003d02:	b104      	cbz	r4, 8003d06 <__gethex+0xe6>
 8003d04:	4252      	negs	r2, r2
 8003d06:	4417      	add	r7, r2
 8003d08:	f8ca 1000 	str.w	r1, [sl]
 8003d0c:	b1ed      	cbz	r5, 8003d4a <__gethex+0x12a>
 8003d0e:	f1bb 0f00 	cmp.w	fp, #0
 8003d12:	bf0c      	ite	eq
 8003d14:	2506      	moveq	r5, #6
 8003d16:	2500      	movne	r5, #0
 8003d18:	4628      	mov	r0, r5
 8003d1a:	b005      	add	sp, #20
 8003d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d20:	2500      	movs	r5, #0
 8003d22:	462c      	mov	r4, r5
 8003d24:	e7b0      	b.n	8003c88 <__gethex+0x68>
 8003d26:	2c00      	cmp	r4, #0
 8003d28:	d1c7      	bne.n	8003cba <__gethex+0x9a>
 8003d2a:	4627      	mov	r7, r4
 8003d2c:	e7c7      	b.n	8003cbe <__gethex+0x9e>
 8003d2e:	464e      	mov	r6, r9
 8003d30:	462f      	mov	r7, r5
 8003d32:	2501      	movs	r5, #1
 8003d34:	e7c3      	b.n	8003cbe <__gethex+0x9e>
 8003d36:	2400      	movs	r4, #0
 8003d38:	1cb1      	adds	r1, r6, #2
 8003d3a:	e7cc      	b.n	8003cd6 <__gethex+0xb6>
 8003d3c:	2401      	movs	r4, #1
 8003d3e:	e7fb      	b.n	8003d38 <__gethex+0x118>
 8003d40:	fb03 0002 	mla	r0, r3, r2, r0
 8003d44:	e7ce      	b.n	8003ce4 <__gethex+0xc4>
 8003d46:	4631      	mov	r1, r6
 8003d48:	e7de      	b.n	8003d08 <__gethex+0xe8>
 8003d4a:	4629      	mov	r1, r5
 8003d4c:	eba6 0309 	sub.w	r3, r6, r9
 8003d50:	3b01      	subs	r3, #1
 8003d52:	2b07      	cmp	r3, #7
 8003d54:	dc0a      	bgt.n	8003d6c <__gethex+0x14c>
 8003d56:	9801      	ldr	r0, [sp, #4]
 8003d58:	f000 faf4 	bl	8004344 <_Balloc>
 8003d5c:	4604      	mov	r4, r0
 8003d5e:	b940      	cbnz	r0, 8003d72 <__gethex+0x152>
 8003d60:	4602      	mov	r2, r0
 8003d62:	21e4      	movs	r1, #228	@ 0xe4
 8003d64:	4b5b      	ldr	r3, [pc, #364]	@ (8003ed4 <__gethex+0x2b4>)
 8003d66:	485c      	ldr	r0, [pc, #368]	@ (8003ed8 <__gethex+0x2b8>)
 8003d68:	f001 f852 	bl	8004e10 <__assert_func>
 8003d6c:	3101      	adds	r1, #1
 8003d6e:	105b      	asrs	r3, r3, #1
 8003d70:	e7ef      	b.n	8003d52 <__gethex+0x132>
 8003d72:	2300      	movs	r3, #0
 8003d74:	f100 0a14 	add.w	sl, r0, #20
 8003d78:	4655      	mov	r5, sl
 8003d7a:	469b      	mov	fp, r3
 8003d7c:	45b1      	cmp	r9, r6
 8003d7e:	d337      	bcc.n	8003df0 <__gethex+0x1d0>
 8003d80:	f845 bb04 	str.w	fp, [r5], #4
 8003d84:	eba5 050a 	sub.w	r5, r5, sl
 8003d88:	10ad      	asrs	r5, r5, #2
 8003d8a:	6125      	str	r5, [r4, #16]
 8003d8c:	4658      	mov	r0, fp
 8003d8e:	f000 fbcb 	bl	8004528 <__hi0bits>
 8003d92:	016d      	lsls	r5, r5, #5
 8003d94:	f8d8 6000 	ldr.w	r6, [r8]
 8003d98:	1a2d      	subs	r5, r5, r0
 8003d9a:	42b5      	cmp	r5, r6
 8003d9c:	dd54      	ble.n	8003e48 <__gethex+0x228>
 8003d9e:	1bad      	subs	r5, r5, r6
 8003da0:	4629      	mov	r1, r5
 8003da2:	4620      	mov	r0, r4
 8003da4:	f000 ff4d 	bl	8004c42 <__any_on>
 8003da8:	4681      	mov	r9, r0
 8003daa:	b178      	cbz	r0, 8003dcc <__gethex+0x1ac>
 8003dac:	f04f 0901 	mov.w	r9, #1
 8003db0:	1e6b      	subs	r3, r5, #1
 8003db2:	1159      	asrs	r1, r3, #5
 8003db4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8003db8:	f003 021f 	and.w	r2, r3, #31
 8003dbc:	fa09 f202 	lsl.w	r2, r9, r2
 8003dc0:	420a      	tst	r2, r1
 8003dc2:	d003      	beq.n	8003dcc <__gethex+0x1ac>
 8003dc4:	454b      	cmp	r3, r9
 8003dc6:	dc36      	bgt.n	8003e36 <__gethex+0x216>
 8003dc8:	f04f 0902 	mov.w	r9, #2
 8003dcc:	4629      	mov	r1, r5
 8003dce:	4620      	mov	r0, r4
 8003dd0:	f7ff febe 	bl	8003b50 <rshift>
 8003dd4:	442f      	add	r7, r5
 8003dd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003dda:	42bb      	cmp	r3, r7
 8003ddc:	da42      	bge.n	8003e64 <__gethex+0x244>
 8003dde:	4621      	mov	r1, r4
 8003de0:	9801      	ldr	r0, [sp, #4]
 8003de2:	f000 faef 	bl	80043c4 <_Bfree>
 8003de6:	2300      	movs	r3, #0
 8003de8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003dea:	25a3      	movs	r5, #163	@ 0xa3
 8003dec:	6013      	str	r3, [r2, #0]
 8003dee:	e793      	b.n	8003d18 <__gethex+0xf8>
 8003df0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8003df4:	2a2e      	cmp	r2, #46	@ 0x2e
 8003df6:	d012      	beq.n	8003e1e <__gethex+0x1fe>
 8003df8:	2b20      	cmp	r3, #32
 8003dfa:	d104      	bne.n	8003e06 <__gethex+0x1e6>
 8003dfc:	f845 bb04 	str.w	fp, [r5], #4
 8003e00:	f04f 0b00 	mov.w	fp, #0
 8003e04:	465b      	mov	r3, fp
 8003e06:	7830      	ldrb	r0, [r6, #0]
 8003e08:	9303      	str	r3, [sp, #12]
 8003e0a:	f7ff fef4 	bl	8003bf6 <__hexdig_fun>
 8003e0e:	9b03      	ldr	r3, [sp, #12]
 8003e10:	f000 000f 	and.w	r0, r0, #15
 8003e14:	4098      	lsls	r0, r3
 8003e16:	ea4b 0b00 	orr.w	fp, fp, r0
 8003e1a:	3304      	adds	r3, #4
 8003e1c:	e7ae      	b.n	8003d7c <__gethex+0x15c>
 8003e1e:	45b1      	cmp	r9, r6
 8003e20:	d8ea      	bhi.n	8003df8 <__gethex+0x1d8>
 8003e22:	2201      	movs	r2, #1
 8003e24:	4630      	mov	r0, r6
 8003e26:	492a      	ldr	r1, [pc, #168]	@ (8003ed0 <__gethex+0x2b0>)
 8003e28:	9303      	str	r3, [sp, #12]
 8003e2a:	f7ff fd9b 	bl	8003964 <strncmp>
 8003e2e:	9b03      	ldr	r3, [sp, #12]
 8003e30:	2800      	cmp	r0, #0
 8003e32:	d1e1      	bne.n	8003df8 <__gethex+0x1d8>
 8003e34:	e7a2      	b.n	8003d7c <__gethex+0x15c>
 8003e36:	4620      	mov	r0, r4
 8003e38:	1ea9      	subs	r1, r5, #2
 8003e3a:	f000 ff02 	bl	8004c42 <__any_on>
 8003e3e:	2800      	cmp	r0, #0
 8003e40:	d0c2      	beq.n	8003dc8 <__gethex+0x1a8>
 8003e42:	f04f 0903 	mov.w	r9, #3
 8003e46:	e7c1      	b.n	8003dcc <__gethex+0x1ac>
 8003e48:	da09      	bge.n	8003e5e <__gethex+0x23e>
 8003e4a:	1b75      	subs	r5, r6, r5
 8003e4c:	4621      	mov	r1, r4
 8003e4e:	462a      	mov	r2, r5
 8003e50:	9801      	ldr	r0, [sp, #4]
 8003e52:	f000 fcc7 	bl	80047e4 <__lshift>
 8003e56:	4604      	mov	r4, r0
 8003e58:	1b7f      	subs	r7, r7, r5
 8003e5a:	f100 0a14 	add.w	sl, r0, #20
 8003e5e:	f04f 0900 	mov.w	r9, #0
 8003e62:	e7b8      	b.n	8003dd6 <__gethex+0x1b6>
 8003e64:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8003e68:	42bd      	cmp	r5, r7
 8003e6a:	dd6f      	ble.n	8003f4c <__gethex+0x32c>
 8003e6c:	1bed      	subs	r5, r5, r7
 8003e6e:	42ae      	cmp	r6, r5
 8003e70:	dc34      	bgt.n	8003edc <__gethex+0x2bc>
 8003e72:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d022      	beq.n	8003ec0 <__gethex+0x2a0>
 8003e7a:	2b03      	cmp	r3, #3
 8003e7c:	d024      	beq.n	8003ec8 <__gethex+0x2a8>
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d115      	bne.n	8003eae <__gethex+0x28e>
 8003e82:	42ae      	cmp	r6, r5
 8003e84:	d113      	bne.n	8003eae <__gethex+0x28e>
 8003e86:	2e01      	cmp	r6, #1
 8003e88:	d10b      	bne.n	8003ea2 <__gethex+0x282>
 8003e8a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8003e8e:	9a02      	ldr	r2, [sp, #8]
 8003e90:	2562      	movs	r5, #98	@ 0x62
 8003e92:	6013      	str	r3, [r2, #0]
 8003e94:	2301      	movs	r3, #1
 8003e96:	6123      	str	r3, [r4, #16]
 8003e98:	f8ca 3000 	str.w	r3, [sl]
 8003e9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003e9e:	601c      	str	r4, [r3, #0]
 8003ea0:	e73a      	b.n	8003d18 <__gethex+0xf8>
 8003ea2:	4620      	mov	r0, r4
 8003ea4:	1e71      	subs	r1, r6, #1
 8003ea6:	f000 fecc 	bl	8004c42 <__any_on>
 8003eaa:	2800      	cmp	r0, #0
 8003eac:	d1ed      	bne.n	8003e8a <__gethex+0x26a>
 8003eae:	4621      	mov	r1, r4
 8003eb0:	9801      	ldr	r0, [sp, #4]
 8003eb2:	f000 fa87 	bl	80043c4 <_Bfree>
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003eba:	2550      	movs	r5, #80	@ 0x50
 8003ebc:	6013      	str	r3, [r2, #0]
 8003ebe:	e72b      	b.n	8003d18 <__gethex+0xf8>
 8003ec0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d1f3      	bne.n	8003eae <__gethex+0x28e>
 8003ec6:	e7e0      	b.n	8003e8a <__gethex+0x26a>
 8003ec8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1dd      	bne.n	8003e8a <__gethex+0x26a>
 8003ece:	e7ee      	b.n	8003eae <__gethex+0x28e>
 8003ed0:	08005740 	.word	0x08005740
 8003ed4:	08005756 	.word	0x08005756
 8003ed8:	08005767 	.word	0x08005767
 8003edc:	1e6f      	subs	r7, r5, #1
 8003ede:	f1b9 0f00 	cmp.w	r9, #0
 8003ee2:	d130      	bne.n	8003f46 <__gethex+0x326>
 8003ee4:	b127      	cbz	r7, 8003ef0 <__gethex+0x2d0>
 8003ee6:	4639      	mov	r1, r7
 8003ee8:	4620      	mov	r0, r4
 8003eea:	f000 feaa 	bl	8004c42 <__any_on>
 8003eee:	4681      	mov	r9, r0
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	4629      	mov	r1, r5
 8003ef4:	1b76      	subs	r6, r6, r5
 8003ef6:	2502      	movs	r5, #2
 8003ef8:	117a      	asrs	r2, r7, #5
 8003efa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8003efe:	f007 071f 	and.w	r7, r7, #31
 8003f02:	40bb      	lsls	r3, r7
 8003f04:	4213      	tst	r3, r2
 8003f06:	4620      	mov	r0, r4
 8003f08:	bf18      	it	ne
 8003f0a:	f049 0902 	orrne.w	r9, r9, #2
 8003f0e:	f7ff fe1f 	bl	8003b50 <rshift>
 8003f12:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8003f16:	f1b9 0f00 	cmp.w	r9, #0
 8003f1a:	d047      	beq.n	8003fac <__gethex+0x38c>
 8003f1c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d015      	beq.n	8003f50 <__gethex+0x330>
 8003f24:	2b03      	cmp	r3, #3
 8003f26:	d017      	beq.n	8003f58 <__gethex+0x338>
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d109      	bne.n	8003f40 <__gethex+0x320>
 8003f2c:	f019 0f02 	tst.w	r9, #2
 8003f30:	d006      	beq.n	8003f40 <__gethex+0x320>
 8003f32:	f8da 3000 	ldr.w	r3, [sl]
 8003f36:	ea49 0903 	orr.w	r9, r9, r3
 8003f3a:	f019 0f01 	tst.w	r9, #1
 8003f3e:	d10e      	bne.n	8003f5e <__gethex+0x33e>
 8003f40:	f045 0510 	orr.w	r5, r5, #16
 8003f44:	e032      	b.n	8003fac <__gethex+0x38c>
 8003f46:	f04f 0901 	mov.w	r9, #1
 8003f4a:	e7d1      	b.n	8003ef0 <__gethex+0x2d0>
 8003f4c:	2501      	movs	r5, #1
 8003f4e:	e7e2      	b.n	8003f16 <__gethex+0x2f6>
 8003f50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003f52:	f1c3 0301 	rsb	r3, r3, #1
 8003f56:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003f58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0f0      	beq.n	8003f40 <__gethex+0x320>
 8003f5e:	f04f 0c00 	mov.w	ip, #0
 8003f62:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8003f66:	f104 0314 	add.w	r3, r4, #20
 8003f6a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8003f6e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8003f72:	4618      	mov	r0, r3
 8003f74:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f78:	f1b2 3fff 	cmp.w	r2, #4294967295
 8003f7c:	d01b      	beq.n	8003fb6 <__gethex+0x396>
 8003f7e:	3201      	adds	r2, #1
 8003f80:	6002      	str	r2, [r0, #0]
 8003f82:	2d02      	cmp	r5, #2
 8003f84:	f104 0314 	add.w	r3, r4, #20
 8003f88:	d13c      	bne.n	8004004 <__gethex+0x3e4>
 8003f8a:	f8d8 2000 	ldr.w	r2, [r8]
 8003f8e:	3a01      	subs	r2, #1
 8003f90:	42b2      	cmp	r2, r6
 8003f92:	d109      	bne.n	8003fa8 <__gethex+0x388>
 8003f94:	2201      	movs	r2, #1
 8003f96:	1171      	asrs	r1, r6, #5
 8003f98:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003f9c:	f006 061f 	and.w	r6, r6, #31
 8003fa0:	fa02 f606 	lsl.w	r6, r2, r6
 8003fa4:	421e      	tst	r6, r3
 8003fa6:	d13a      	bne.n	800401e <__gethex+0x3fe>
 8003fa8:	f045 0520 	orr.w	r5, r5, #32
 8003fac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003fae:	601c      	str	r4, [r3, #0]
 8003fb0:	9b02      	ldr	r3, [sp, #8]
 8003fb2:	601f      	str	r7, [r3, #0]
 8003fb4:	e6b0      	b.n	8003d18 <__gethex+0xf8>
 8003fb6:	4299      	cmp	r1, r3
 8003fb8:	f843 cc04 	str.w	ip, [r3, #-4]
 8003fbc:	d8d9      	bhi.n	8003f72 <__gethex+0x352>
 8003fbe:	68a3      	ldr	r3, [r4, #8]
 8003fc0:	459b      	cmp	fp, r3
 8003fc2:	db17      	blt.n	8003ff4 <__gethex+0x3d4>
 8003fc4:	6861      	ldr	r1, [r4, #4]
 8003fc6:	9801      	ldr	r0, [sp, #4]
 8003fc8:	3101      	adds	r1, #1
 8003fca:	f000 f9bb 	bl	8004344 <_Balloc>
 8003fce:	4681      	mov	r9, r0
 8003fd0:	b918      	cbnz	r0, 8003fda <__gethex+0x3ba>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	2184      	movs	r1, #132	@ 0x84
 8003fd6:	4b19      	ldr	r3, [pc, #100]	@ (800403c <__gethex+0x41c>)
 8003fd8:	e6c5      	b.n	8003d66 <__gethex+0x146>
 8003fda:	6922      	ldr	r2, [r4, #16]
 8003fdc:	f104 010c 	add.w	r1, r4, #12
 8003fe0:	3202      	adds	r2, #2
 8003fe2:	0092      	lsls	r2, r2, #2
 8003fe4:	300c      	adds	r0, #12
 8003fe6:	f7ff fd56 	bl	8003a96 <memcpy>
 8003fea:	4621      	mov	r1, r4
 8003fec:	9801      	ldr	r0, [sp, #4]
 8003fee:	f000 f9e9 	bl	80043c4 <_Bfree>
 8003ff2:	464c      	mov	r4, r9
 8003ff4:	6923      	ldr	r3, [r4, #16]
 8003ff6:	1c5a      	adds	r2, r3, #1
 8003ff8:	6122      	str	r2, [r4, #16]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004000:	615a      	str	r2, [r3, #20]
 8004002:	e7be      	b.n	8003f82 <__gethex+0x362>
 8004004:	6922      	ldr	r2, [r4, #16]
 8004006:	455a      	cmp	r2, fp
 8004008:	dd0b      	ble.n	8004022 <__gethex+0x402>
 800400a:	2101      	movs	r1, #1
 800400c:	4620      	mov	r0, r4
 800400e:	f7ff fd9f 	bl	8003b50 <rshift>
 8004012:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004016:	3701      	adds	r7, #1
 8004018:	42bb      	cmp	r3, r7
 800401a:	f6ff aee0 	blt.w	8003dde <__gethex+0x1be>
 800401e:	2501      	movs	r5, #1
 8004020:	e7c2      	b.n	8003fa8 <__gethex+0x388>
 8004022:	f016 061f 	ands.w	r6, r6, #31
 8004026:	d0fa      	beq.n	800401e <__gethex+0x3fe>
 8004028:	4453      	add	r3, sl
 800402a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800402e:	f000 fa7b 	bl	8004528 <__hi0bits>
 8004032:	f1c6 0620 	rsb	r6, r6, #32
 8004036:	42b0      	cmp	r0, r6
 8004038:	dbe7      	blt.n	800400a <__gethex+0x3ea>
 800403a:	e7f0      	b.n	800401e <__gethex+0x3fe>
 800403c:	08005756 	.word	0x08005756

08004040 <L_shift>:
 8004040:	f1c2 0208 	rsb	r2, r2, #8
 8004044:	0092      	lsls	r2, r2, #2
 8004046:	b570      	push	{r4, r5, r6, lr}
 8004048:	f1c2 0620 	rsb	r6, r2, #32
 800404c:	6843      	ldr	r3, [r0, #4]
 800404e:	6804      	ldr	r4, [r0, #0]
 8004050:	fa03 f506 	lsl.w	r5, r3, r6
 8004054:	432c      	orrs	r4, r5
 8004056:	40d3      	lsrs	r3, r2
 8004058:	6004      	str	r4, [r0, #0]
 800405a:	f840 3f04 	str.w	r3, [r0, #4]!
 800405e:	4288      	cmp	r0, r1
 8004060:	d3f4      	bcc.n	800404c <L_shift+0xc>
 8004062:	bd70      	pop	{r4, r5, r6, pc}

08004064 <__match>:
 8004064:	b530      	push	{r4, r5, lr}
 8004066:	6803      	ldr	r3, [r0, #0]
 8004068:	3301      	adds	r3, #1
 800406a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800406e:	b914      	cbnz	r4, 8004076 <__match+0x12>
 8004070:	6003      	str	r3, [r0, #0]
 8004072:	2001      	movs	r0, #1
 8004074:	bd30      	pop	{r4, r5, pc}
 8004076:	f813 2b01 	ldrb.w	r2, [r3], #1
 800407a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800407e:	2d19      	cmp	r5, #25
 8004080:	bf98      	it	ls
 8004082:	3220      	addls	r2, #32
 8004084:	42a2      	cmp	r2, r4
 8004086:	d0f0      	beq.n	800406a <__match+0x6>
 8004088:	2000      	movs	r0, #0
 800408a:	e7f3      	b.n	8004074 <__match+0x10>

0800408c <__hexnan>:
 800408c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004090:	2500      	movs	r5, #0
 8004092:	680b      	ldr	r3, [r1, #0]
 8004094:	4682      	mov	sl, r0
 8004096:	115e      	asrs	r6, r3, #5
 8004098:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800409c:	f013 031f 	ands.w	r3, r3, #31
 80040a0:	bf18      	it	ne
 80040a2:	3604      	addne	r6, #4
 80040a4:	1f37      	subs	r7, r6, #4
 80040a6:	4690      	mov	r8, r2
 80040a8:	46b9      	mov	r9, r7
 80040aa:	463c      	mov	r4, r7
 80040ac:	46ab      	mov	fp, r5
 80040ae:	b087      	sub	sp, #28
 80040b0:	6801      	ldr	r1, [r0, #0]
 80040b2:	9301      	str	r3, [sp, #4]
 80040b4:	f846 5c04 	str.w	r5, [r6, #-4]
 80040b8:	9502      	str	r5, [sp, #8]
 80040ba:	784a      	ldrb	r2, [r1, #1]
 80040bc:	1c4b      	adds	r3, r1, #1
 80040be:	9303      	str	r3, [sp, #12]
 80040c0:	b342      	cbz	r2, 8004114 <__hexnan+0x88>
 80040c2:	4610      	mov	r0, r2
 80040c4:	9105      	str	r1, [sp, #20]
 80040c6:	9204      	str	r2, [sp, #16]
 80040c8:	f7ff fd95 	bl	8003bf6 <__hexdig_fun>
 80040cc:	2800      	cmp	r0, #0
 80040ce:	d151      	bne.n	8004174 <__hexnan+0xe8>
 80040d0:	9a04      	ldr	r2, [sp, #16]
 80040d2:	9905      	ldr	r1, [sp, #20]
 80040d4:	2a20      	cmp	r2, #32
 80040d6:	d818      	bhi.n	800410a <__hexnan+0x7e>
 80040d8:	9b02      	ldr	r3, [sp, #8]
 80040da:	459b      	cmp	fp, r3
 80040dc:	dd13      	ble.n	8004106 <__hexnan+0x7a>
 80040de:	454c      	cmp	r4, r9
 80040e0:	d206      	bcs.n	80040f0 <__hexnan+0x64>
 80040e2:	2d07      	cmp	r5, #7
 80040e4:	dc04      	bgt.n	80040f0 <__hexnan+0x64>
 80040e6:	462a      	mov	r2, r5
 80040e8:	4649      	mov	r1, r9
 80040ea:	4620      	mov	r0, r4
 80040ec:	f7ff ffa8 	bl	8004040 <L_shift>
 80040f0:	4544      	cmp	r4, r8
 80040f2:	d952      	bls.n	800419a <__hexnan+0x10e>
 80040f4:	2300      	movs	r3, #0
 80040f6:	f1a4 0904 	sub.w	r9, r4, #4
 80040fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80040fe:	461d      	mov	r5, r3
 8004100:	464c      	mov	r4, r9
 8004102:	f8cd b008 	str.w	fp, [sp, #8]
 8004106:	9903      	ldr	r1, [sp, #12]
 8004108:	e7d7      	b.n	80040ba <__hexnan+0x2e>
 800410a:	2a29      	cmp	r2, #41	@ 0x29
 800410c:	d157      	bne.n	80041be <__hexnan+0x132>
 800410e:	3102      	adds	r1, #2
 8004110:	f8ca 1000 	str.w	r1, [sl]
 8004114:	f1bb 0f00 	cmp.w	fp, #0
 8004118:	d051      	beq.n	80041be <__hexnan+0x132>
 800411a:	454c      	cmp	r4, r9
 800411c:	d206      	bcs.n	800412c <__hexnan+0xa0>
 800411e:	2d07      	cmp	r5, #7
 8004120:	dc04      	bgt.n	800412c <__hexnan+0xa0>
 8004122:	462a      	mov	r2, r5
 8004124:	4649      	mov	r1, r9
 8004126:	4620      	mov	r0, r4
 8004128:	f7ff ff8a 	bl	8004040 <L_shift>
 800412c:	4544      	cmp	r4, r8
 800412e:	d936      	bls.n	800419e <__hexnan+0x112>
 8004130:	4623      	mov	r3, r4
 8004132:	f1a8 0204 	sub.w	r2, r8, #4
 8004136:	f853 1b04 	ldr.w	r1, [r3], #4
 800413a:	429f      	cmp	r7, r3
 800413c:	f842 1f04 	str.w	r1, [r2, #4]!
 8004140:	d2f9      	bcs.n	8004136 <__hexnan+0xaa>
 8004142:	1b3b      	subs	r3, r7, r4
 8004144:	f023 0303 	bic.w	r3, r3, #3
 8004148:	3304      	adds	r3, #4
 800414a:	3401      	adds	r4, #1
 800414c:	3e03      	subs	r6, #3
 800414e:	42b4      	cmp	r4, r6
 8004150:	bf88      	it	hi
 8004152:	2304      	movhi	r3, #4
 8004154:	2200      	movs	r2, #0
 8004156:	4443      	add	r3, r8
 8004158:	f843 2b04 	str.w	r2, [r3], #4
 800415c:	429f      	cmp	r7, r3
 800415e:	d2fb      	bcs.n	8004158 <__hexnan+0xcc>
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	b91b      	cbnz	r3, 800416c <__hexnan+0xe0>
 8004164:	4547      	cmp	r7, r8
 8004166:	d128      	bne.n	80041ba <__hexnan+0x12e>
 8004168:	2301      	movs	r3, #1
 800416a:	603b      	str	r3, [r7, #0]
 800416c:	2005      	movs	r0, #5
 800416e:	b007      	add	sp, #28
 8004170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004174:	3501      	adds	r5, #1
 8004176:	2d08      	cmp	r5, #8
 8004178:	f10b 0b01 	add.w	fp, fp, #1
 800417c:	dd06      	ble.n	800418c <__hexnan+0x100>
 800417e:	4544      	cmp	r4, r8
 8004180:	d9c1      	bls.n	8004106 <__hexnan+0x7a>
 8004182:	2300      	movs	r3, #0
 8004184:	2501      	movs	r5, #1
 8004186:	f844 3c04 	str.w	r3, [r4, #-4]
 800418a:	3c04      	subs	r4, #4
 800418c:	6822      	ldr	r2, [r4, #0]
 800418e:	f000 000f 	and.w	r0, r0, #15
 8004192:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8004196:	6020      	str	r0, [r4, #0]
 8004198:	e7b5      	b.n	8004106 <__hexnan+0x7a>
 800419a:	2508      	movs	r5, #8
 800419c:	e7b3      	b.n	8004106 <__hexnan+0x7a>
 800419e:	9b01      	ldr	r3, [sp, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0dd      	beq.n	8004160 <__hexnan+0xd4>
 80041a4:	f04f 32ff 	mov.w	r2, #4294967295
 80041a8:	f1c3 0320 	rsb	r3, r3, #32
 80041ac:	40da      	lsrs	r2, r3
 80041ae:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80041b2:	4013      	ands	r3, r2
 80041b4:	f846 3c04 	str.w	r3, [r6, #-4]
 80041b8:	e7d2      	b.n	8004160 <__hexnan+0xd4>
 80041ba:	3f04      	subs	r7, #4
 80041bc:	e7d0      	b.n	8004160 <__hexnan+0xd4>
 80041be:	2004      	movs	r0, #4
 80041c0:	e7d5      	b.n	800416e <__hexnan+0xe2>
	...

080041c4 <sbrk_aligned>:
 80041c4:	b570      	push	{r4, r5, r6, lr}
 80041c6:	4e0f      	ldr	r6, [pc, #60]	@ (8004204 <sbrk_aligned+0x40>)
 80041c8:	460c      	mov	r4, r1
 80041ca:	6831      	ldr	r1, [r6, #0]
 80041cc:	4605      	mov	r5, r0
 80041ce:	b911      	cbnz	r1, 80041d6 <sbrk_aligned+0x12>
 80041d0:	f000 fe0e 	bl	8004df0 <_sbrk_r>
 80041d4:	6030      	str	r0, [r6, #0]
 80041d6:	4621      	mov	r1, r4
 80041d8:	4628      	mov	r0, r5
 80041da:	f000 fe09 	bl	8004df0 <_sbrk_r>
 80041de:	1c43      	adds	r3, r0, #1
 80041e0:	d103      	bne.n	80041ea <sbrk_aligned+0x26>
 80041e2:	f04f 34ff 	mov.w	r4, #4294967295
 80041e6:	4620      	mov	r0, r4
 80041e8:	bd70      	pop	{r4, r5, r6, pc}
 80041ea:	1cc4      	adds	r4, r0, #3
 80041ec:	f024 0403 	bic.w	r4, r4, #3
 80041f0:	42a0      	cmp	r0, r4
 80041f2:	d0f8      	beq.n	80041e6 <sbrk_aligned+0x22>
 80041f4:	1a21      	subs	r1, r4, r0
 80041f6:	4628      	mov	r0, r5
 80041f8:	f000 fdfa 	bl	8004df0 <_sbrk_r>
 80041fc:	3001      	adds	r0, #1
 80041fe:	d1f2      	bne.n	80041e6 <sbrk_aligned+0x22>
 8004200:	e7ef      	b.n	80041e2 <sbrk_aligned+0x1e>
 8004202:	bf00      	nop
 8004204:	200004f8 	.word	0x200004f8

08004208 <_malloc_r>:
 8004208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800420c:	1ccd      	adds	r5, r1, #3
 800420e:	f025 0503 	bic.w	r5, r5, #3
 8004212:	3508      	adds	r5, #8
 8004214:	2d0c      	cmp	r5, #12
 8004216:	bf38      	it	cc
 8004218:	250c      	movcc	r5, #12
 800421a:	2d00      	cmp	r5, #0
 800421c:	4606      	mov	r6, r0
 800421e:	db01      	blt.n	8004224 <_malloc_r+0x1c>
 8004220:	42a9      	cmp	r1, r5
 8004222:	d904      	bls.n	800422e <_malloc_r+0x26>
 8004224:	230c      	movs	r3, #12
 8004226:	6033      	str	r3, [r6, #0]
 8004228:	2000      	movs	r0, #0
 800422a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800422e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004304 <_malloc_r+0xfc>
 8004232:	f000 f87b 	bl	800432c <__malloc_lock>
 8004236:	f8d8 3000 	ldr.w	r3, [r8]
 800423a:	461c      	mov	r4, r3
 800423c:	bb44      	cbnz	r4, 8004290 <_malloc_r+0x88>
 800423e:	4629      	mov	r1, r5
 8004240:	4630      	mov	r0, r6
 8004242:	f7ff ffbf 	bl	80041c4 <sbrk_aligned>
 8004246:	1c43      	adds	r3, r0, #1
 8004248:	4604      	mov	r4, r0
 800424a:	d158      	bne.n	80042fe <_malloc_r+0xf6>
 800424c:	f8d8 4000 	ldr.w	r4, [r8]
 8004250:	4627      	mov	r7, r4
 8004252:	2f00      	cmp	r7, #0
 8004254:	d143      	bne.n	80042de <_malloc_r+0xd6>
 8004256:	2c00      	cmp	r4, #0
 8004258:	d04b      	beq.n	80042f2 <_malloc_r+0xea>
 800425a:	6823      	ldr	r3, [r4, #0]
 800425c:	4639      	mov	r1, r7
 800425e:	4630      	mov	r0, r6
 8004260:	eb04 0903 	add.w	r9, r4, r3
 8004264:	f000 fdc4 	bl	8004df0 <_sbrk_r>
 8004268:	4581      	cmp	r9, r0
 800426a:	d142      	bne.n	80042f2 <_malloc_r+0xea>
 800426c:	6821      	ldr	r1, [r4, #0]
 800426e:	4630      	mov	r0, r6
 8004270:	1a6d      	subs	r5, r5, r1
 8004272:	4629      	mov	r1, r5
 8004274:	f7ff ffa6 	bl	80041c4 <sbrk_aligned>
 8004278:	3001      	adds	r0, #1
 800427a:	d03a      	beq.n	80042f2 <_malloc_r+0xea>
 800427c:	6823      	ldr	r3, [r4, #0]
 800427e:	442b      	add	r3, r5
 8004280:	6023      	str	r3, [r4, #0]
 8004282:	f8d8 3000 	ldr.w	r3, [r8]
 8004286:	685a      	ldr	r2, [r3, #4]
 8004288:	bb62      	cbnz	r2, 80042e4 <_malloc_r+0xdc>
 800428a:	f8c8 7000 	str.w	r7, [r8]
 800428e:	e00f      	b.n	80042b0 <_malloc_r+0xa8>
 8004290:	6822      	ldr	r2, [r4, #0]
 8004292:	1b52      	subs	r2, r2, r5
 8004294:	d420      	bmi.n	80042d8 <_malloc_r+0xd0>
 8004296:	2a0b      	cmp	r2, #11
 8004298:	d917      	bls.n	80042ca <_malloc_r+0xc2>
 800429a:	1961      	adds	r1, r4, r5
 800429c:	42a3      	cmp	r3, r4
 800429e:	6025      	str	r5, [r4, #0]
 80042a0:	bf18      	it	ne
 80042a2:	6059      	strne	r1, [r3, #4]
 80042a4:	6863      	ldr	r3, [r4, #4]
 80042a6:	bf08      	it	eq
 80042a8:	f8c8 1000 	streq.w	r1, [r8]
 80042ac:	5162      	str	r2, [r4, r5]
 80042ae:	604b      	str	r3, [r1, #4]
 80042b0:	4630      	mov	r0, r6
 80042b2:	f000 f841 	bl	8004338 <__malloc_unlock>
 80042b6:	f104 000b 	add.w	r0, r4, #11
 80042ba:	1d23      	adds	r3, r4, #4
 80042bc:	f020 0007 	bic.w	r0, r0, #7
 80042c0:	1ac2      	subs	r2, r0, r3
 80042c2:	bf1c      	itt	ne
 80042c4:	1a1b      	subne	r3, r3, r0
 80042c6:	50a3      	strne	r3, [r4, r2]
 80042c8:	e7af      	b.n	800422a <_malloc_r+0x22>
 80042ca:	6862      	ldr	r2, [r4, #4]
 80042cc:	42a3      	cmp	r3, r4
 80042ce:	bf0c      	ite	eq
 80042d0:	f8c8 2000 	streq.w	r2, [r8]
 80042d4:	605a      	strne	r2, [r3, #4]
 80042d6:	e7eb      	b.n	80042b0 <_malloc_r+0xa8>
 80042d8:	4623      	mov	r3, r4
 80042da:	6864      	ldr	r4, [r4, #4]
 80042dc:	e7ae      	b.n	800423c <_malloc_r+0x34>
 80042de:	463c      	mov	r4, r7
 80042e0:	687f      	ldr	r7, [r7, #4]
 80042e2:	e7b6      	b.n	8004252 <_malloc_r+0x4a>
 80042e4:	461a      	mov	r2, r3
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	42a3      	cmp	r3, r4
 80042ea:	d1fb      	bne.n	80042e4 <_malloc_r+0xdc>
 80042ec:	2300      	movs	r3, #0
 80042ee:	6053      	str	r3, [r2, #4]
 80042f0:	e7de      	b.n	80042b0 <_malloc_r+0xa8>
 80042f2:	230c      	movs	r3, #12
 80042f4:	4630      	mov	r0, r6
 80042f6:	6033      	str	r3, [r6, #0]
 80042f8:	f000 f81e 	bl	8004338 <__malloc_unlock>
 80042fc:	e794      	b.n	8004228 <_malloc_r+0x20>
 80042fe:	6005      	str	r5, [r0, #0]
 8004300:	e7d6      	b.n	80042b0 <_malloc_r+0xa8>
 8004302:	bf00      	nop
 8004304:	200004fc 	.word	0x200004fc

08004308 <__ascii_mbtowc>:
 8004308:	b082      	sub	sp, #8
 800430a:	b901      	cbnz	r1, 800430e <__ascii_mbtowc+0x6>
 800430c:	a901      	add	r1, sp, #4
 800430e:	b142      	cbz	r2, 8004322 <__ascii_mbtowc+0x1a>
 8004310:	b14b      	cbz	r3, 8004326 <__ascii_mbtowc+0x1e>
 8004312:	7813      	ldrb	r3, [r2, #0]
 8004314:	600b      	str	r3, [r1, #0]
 8004316:	7812      	ldrb	r2, [r2, #0]
 8004318:	1e10      	subs	r0, r2, #0
 800431a:	bf18      	it	ne
 800431c:	2001      	movne	r0, #1
 800431e:	b002      	add	sp, #8
 8004320:	4770      	bx	lr
 8004322:	4610      	mov	r0, r2
 8004324:	e7fb      	b.n	800431e <__ascii_mbtowc+0x16>
 8004326:	f06f 0001 	mvn.w	r0, #1
 800432a:	e7f8      	b.n	800431e <__ascii_mbtowc+0x16>

0800432c <__malloc_lock>:
 800432c:	4801      	ldr	r0, [pc, #4]	@ (8004334 <__malloc_lock+0x8>)
 800432e:	f7ff bbb0 	b.w	8003a92 <__retarget_lock_acquire_recursive>
 8004332:	bf00      	nop
 8004334:	200004f4 	.word	0x200004f4

08004338 <__malloc_unlock>:
 8004338:	4801      	ldr	r0, [pc, #4]	@ (8004340 <__malloc_unlock+0x8>)
 800433a:	f7ff bbab 	b.w	8003a94 <__retarget_lock_release_recursive>
 800433e:	bf00      	nop
 8004340:	200004f4 	.word	0x200004f4

08004344 <_Balloc>:
 8004344:	b570      	push	{r4, r5, r6, lr}
 8004346:	69c6      	ldr	r6, [r0, #28]
 8004348:	4604      	mov	r4, r0
 800434a:	460d      	mov	r5, r1
 800434c:	b976      	cbnz	r6, 800436c <_Balloc+0x28>
 800434e:	2010      	movs	r0, #16
 8004350:	f000 fd90 	bl	8004e74 <malloc>
 8004354:	4602      	mov	r2, r0
 8004356:	61e0      	str	r0, [r4, #28]
 8004358:	b920      	cbnz	r0, 8004364 <_Balloc+0x20>
 800435a:	216b      	movs	r1, #107	@ 0x6b
 800435c:	4b17      	ldr	r3, [pc, #92]	@ (80043bc <_Balloc+0x78>)
 800435e:	4818      	ldr	r0, [pc, #96]	@ (80043c0 <_Balloc+0x7c>)
 8004360:	f000 fd56 	bl	8004e10 <__assert_func>
 8004364:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004368:	6006      	str	r6, [r0, #0]
 800436a:	60c6      	str	r6, [r0, #12]
 800436c:	69e6      	ldr	r6, [r4, #28]
 800436e:	68f3      	ldr	r3, [r6, #12]
 8004370:	b183      	cbz	r3, 8004394 <_Balloc+0x50>
 8004372:	69e3      	ldr	r3, [r4, #28]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800437a:	b9b8      	cbnz	r0, 80043ac <_Balloc+0x68>
 800437c:	2101      	movs	r1, #1
 800437e:	fa01 f605 	lsl.w	r6, r1, r5
 8004382:	1d72      	adds	r2, r6, #5
 8004384:	4620      	mov	r0, r4
 8004386:	0092      	lsls	r2, r2, #2
 8004388:	f000 fd60 	bl	8004e4c <_calloc_r>
 800438c:	b160      	cbz	r0, 80043a8 <_Balloc+0x64>
 800438e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004392:	e00e      	b.n	80043b2 <_Balloc+0x6e>
 8004394:	2221      	movs	r2, #33	@ 0x21
 8004396:	2104      	movs	r1, #4
 8004398:	4620      	mov	r0, r4
 800439a:	f000 fd57 	bl	8004e4c <_calloc_r>
 800439e:	69e3      	ldr	r3, [r4, #28]
 80043a0:	60f0      	str	r0, [r6, #12]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1e4      	bne.n	8004372 <_Balloc+0x2e>
 80043a8:	2000      	movs	r0, #0
 80043aa:	bd70      	pop	{r4, r5, r6, pc}
 80043ac:	6802      	ldr	r2, [r0, #0]
 80043ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80043b2:	2300      	movs	r3, #0
 80043b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80043b8:	e7f7      	b.n	80043aa <_Balloc+0x66>
 80043ba:	bf00      	nop
 80043bc:	080057c7 	.word	0x080057c7
 80043c0:	080057de 	.word	0x080057de

080043c4 <_Bfree>:
 80043c4:	b570      	push	{r4, r5, r6, lr}
 80043c6:	69c6      	ldr	r6, [r0, #28]
 80043c8:	4605      	mov	r5, r0
 80043ca:	460c      	mov	r4, r1
 80043cc:	b976      	cbnz	r6, 80043ec <_Bfree+0x28>
 80043ce:	2010      	movs	r0, #16
 80043d0:	f000 fd50 	bl	8004e74 <malloc>
 80043d4:	4602      	mov	r2, r0
 80043d6:	61e8      	str	r0, [r5, #28]
 80043d8:	b920      	cbnz	r0, 80043e4 <_Bfree+0x20>
 80043da:	218f      	movs	r1, #143	@ 0x8f
 80043dc:	4b08      	ldr	r3, [pc, #32]	@ (8004400 <_Bfree+0x3c>)
 80043de:	4809      	ldr	r0, [pc, #36]	@ (8004404 <_Bfree+0x40>)
 80043e0:	f000 fd16 	bl	8004e10 <__assert_func>
 80043e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80043e8:	6006      	str	r6, [r0, #0]
 80043ea:	60c6      	str	r6, [r0, #12]
 80043ec:	b13c      	cbz	r4, 80043fe <_Bfree+0x3a>
 80043ee:	69eb      	ldr	r3, [r5, #28]
 80043f0:	6862      	ldr	r2, [r4, #4]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043f8:	6021      	str	r1, [r4, #0]
 80043fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80043fe:	bd70      	pop	{r4, r5, r6, pc}
 8004400:	080057c7 	.word	0x080057c7
 8004404:	080057de 	.word	0x080057de

08004408 <__multadd>:
 8004408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800440c:	4607      	mov	r7, r0
 800440e:	460c      	mov	r4, r1
 8004410:	461e      	mov	r6, r3
 8004412:	2000      	movs	r0, #0
 8004414:	690d      	ldr	r5, [r1, #16]
 8004416:	f101 0c14 	add.w	ip, r1, #20
 800441a:	f8dc 3000 	ldr.w	r3, [ip]
 800441e:	3001      	adds	r0, #1
 8004420:	b299      	uxth	r1, r3
 8004422:	fb02 6101 	mla	r1, r2, r1, r6
 8004426:	0c1e      	lsrs	r6, r3, #16
 8004428:	0c0b      	lsrs	r3, r1, #16
 800442a:	fb02 3306 	mla	r3, r2, r6, r3
 800442e:	b289      	uxth	r1, r1
 8004430:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004434:	4285      	cmp	r5, r0
 8004436:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800443a:	f84c 1b04 	str.w	r1, [ip], #4
 800443e:	dcec      	bgt.n	800441a <__multadd+0x12>
 8004440:	b30e      	cbz	r6, 8004486 <__multadd+0x7e>
 8004442:	68a3      	ldr	r3, [r4, #8]
 8004444:	42ab      	cmp	r3, r5
 8004446:	dc19      	bgt.n	800447c <__multadd+0x74>
 8004448:	6861      	ldr	r1, [r4, #4]
 800444a:	4638      	mov	r0, r7
 800444c:	3101      	adds	r1, #1
 800444e:	f7ff ff79 	bl	8004344 <_Balloc>
 8004452:	4680      	mov	r8, r0
 8004454:	b928      	cbnz	r0, 8004462 <__multadd+0x5a>
 8004456:	4602      	mov	r2, r0
 8004458:	21ba      	movs	r1, #186	@ 0xba
 800445a:	4b0c      	ldr	r3, [pc, #48]	@ (800448c <__multadd+0x84>)
 800445c:	480c      	ldr	r0, [pc, #48]	@ (8004490 <__multadd+0x88>)
 800445e:	f000 fcd7 	bl	8004e10 <__assert_func>
 8004462:	6922      	ldr	r2, [r4, #16]
 8004464:	f104 010c 	add.w	r1, r4, #12
 8004468:	3202      	adds	r2, #2
 800446a:	0092      	lsls	r2, r2, #2
 800446c:	300c      	adds	r0, #12
 800446e:	f7ff fb12 	bl	8003a96 <memcpy>
 8004472:	4621      	mov	r1, r4
 8004474:	4638      	mov	r0, r7
 8004476:	f7ff ffa5 	bl	80043c4 <_Bfree>
 800447a:	4644      	mov	r4, r8
 800447c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004480:	3501      	adds	r5, #1
 8004482:	615e      	str	r6, [r3, #20]
 8004484:	6125      	str	r5, [r4, #16]
 8004486:	4620      	mov	r0, r4
 8004488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800448c:	08005756 	.word	0x08005756
 8004490:	080057de 	.word	0x080057de

08004494 <__s2b>:
 8004494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004498:	4615      	mov	r5, r2
 800449a:	2209      	movs	r2, #9
 800449c:	461f      	mov	r7, r3
 800449e:	3308      	adds	r3, #8
 80044a0:	460c      	mov	r4, r1
 80044a2:	fb93 f3f2 	sdiv	r3, r3, r2
 80044a6:	4606      	mov	r6, r0
 80044a8:	2201      	movs	r2, #1
 80044aa:	2100      	movs	r1, #0
 80044ac:	429a      	cmp	r2, r3
 80044ae:	db09      	blt.n	80044c4 <__s2b+0x30>
 80044b0:	4630      	mov	r0, r6
 80044b2:	f7ff ff47 	bl	8004344 <_Balloc>
 80044b6:	b940      	cbnz	r0, 80044ca <__s2b+0x36>
 80044b8:	4602      	mov	r2, r0
 80044ba:	21d3      	movs	r1, #211	@ 0xd3
 80044bc:	4b18      	ldr	r3, [pc, #96]	@ (8004520 <__s2b+0x8c>)
 80044be:	4819      	ldr	r0, [pc, #100]	@ (8004524 <__s2b+0x90>)
 80044c0:	f000 fca6 	bl	8004e10 <__assert_func>
 80044c4:	0052      	lsls	r2, r2, #1
 80044c6:	3101      	adds	r1, #1
 80044c8:	e7f0      	b.n	80044ac <__s2b+0x18>
 80044ca:	9b08      	ldr	r3, [sp, #32]
 80044cc:	2d09      	cmp	r5, #9
 80044ce:	6143      	str	r3, [r0, #20]
 80044d0:	f04f 0301 	mov.w	r3, #1
 80044d4:	6103      	str	r3, [r0, #16]
 80044d6:	dd16      	ble.n	8004506 <__s2b+0x72>
 80044d8:	f104 0909 	add.w	r9, r4, #9
 80044dc:	46c8      	mov	r8, r9
 80044de:	442c      	add	r4, r5
 80044e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80044e4:	4601      	mov	r1, r0
 80044e6:	220a      	movs	r2, #10
 80044e8:	4630      	mov	r0, r6
 80044ea:	3b30      	subs	r3, #48	@ 0x30
 80044ec:	f7ff ff8c 	bl	8004408 <__multadd>
 80044f0:	45a0      	cmp	r8, r4
 80044f2:	d1f5      	bne.n	80044e0 <__s2b+0x4c>
 80044f4:	f1a5 0408 	sub.w	r4, r5, #8
 80044f8:	444c      	add	r4, r9
 80044fa:	1b2d      	subs	r5, r5, r4
 80044fc:	1963      	adds	r3, r4, r5
 80044fe:	42bb      	cmp	r3, r7
 8004500:	db04      	blt.n	800450c <__s2b+0x78>
 8004502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004506:	2509      	movs	r5, #9
 8004508:	340a      	adds	r4, #10
 800450a:	e7f6      	b.n	80044fa <__s2b+0x66>
 800450c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004510:	4601      	mov	r1, r0
 8004512:	220a      	movs	r2, #10
 8004514:	4630      	mov	r0, r6
 8004516:	3b30      	subs	r3, #48	@ 0x30
 8004518:	f7ff ff76 	bl	8004408 <__multadd>
 800451c:	e7ee      	b.n	80044fc <__s2b+0x68>
 800451e:	bf00      	nop
 8004520:	08005756 	.word	0x08005756
 8004524:	080057de 	.word	0x080057de

08004528 <__hi0bits>:
 8004528:	4603      	mov	r3, r0
 800452a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800452e:	bf3a      	itte	cc
 8004530:	0403      	lslcc	r3, r0, #16
 8004532:	2010      	movcc	r0, #16
 8004534:	2000      	movcs	r0, #0
 8004536:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800453a:	bf3c      	itt	cc
 800453c:	021b      	lslcc	r3, r3, #8
 800453e:	3008      	addcc	r0, #8
 8004540:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004544:	bf3c      	itt	cc
 8004546:	011b      	lslcc	r3, r3, #4
 8004548:	3004      	addcc	r0, #4
 800454a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800454e:	bf3c      	itt	cc
 8004550:	009b      	lslcc	r3, r3, #2
 8004552:	3002      	addcc	r0, #2
 8004554:	2b00      	cmp	r3, #0
 8004556:	db05      	blt.n	8004564 <__hi0bits+0x3c>
 8004558:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800455c:	f100 0001 	add.w	r0, r0, #1
 8004560:	bf08      	it	eq
 8004562:	2020      	moveq	r0, #32
 8004564:	4770      	bx	lr

08004566 <__lo0bits>:
 8004566:	6803      	ldr	r3, [r0, #0]
 8004568:	4602      	mov	r2, r0
 800456a:	f013 0007 	ands.w	r0, r3, #7
 800456e:	d00b      	beq.n	8004588 <__lo0bits+0x22>
 8004570:	07d9      	lsls	r1, r3, #31
 8004572:	d421      	bmi.n	80045b8 <__lo0bits+0x52>
 8004574:	0798      	lsls	r0, r3, #30
 8004576:	bf49      	itett	mi
 8004578:	085b      	lsrmi	r3, r3, #1
 800457a:	089b      	lsrpl	r3, r3, #2
 800457c:	2001      	movmi	r0, #1
 800457e:	6013      	strmi	r3, [r2, #0]
 8004580:	bf5c      	itt	pl
 8004582:	2002      	movpl	r0, #2
 8004584:	6013      	strpl	r3, [r2, #0]
 8004586:	4770      	bx	lr
 8004588:	b299      	uxth	r1, r3
 800458a:	b909      	cbnz	r1, 8004590 <__lo0bits+0x2a>
 800458c:	2010      	movs	r0, #16
 800458e:	0c1b      	lsrs	r3, r3, #16
 8004590:	b2d9      	uxtb	r1, r3
 8004592:	b909      	cbnz	r1, 8004598 <__lo0bits+0x32>
 8004594:	3008      	adds	r0, #8
 8004596:	0a1b      	lsrs	r3, r3, #8
 8004598:	0719      	lsls	r1, r3, #28
 800459a:	bf04      	itt	eq
 800459c:	091b      	lsreq	r3, r3, #4
 800459e:	3004      	addeq	r0, #4
 80045a0:	0799      	lsls	r1, r3, #30
 80045a2:	bf04      	itt	eq
 80045a4:	089b      	lsreq	r3, r3, #2
 80045a6:	3002      	addeq	r0, #2
 80045a8:	07d9      	lsls	r1, r3, #31
 80045aa:	d403      	bmi.n	80045b4 <__lo0bits+0x4e>
 80045ac:	085b      	lsrs	r3, r3, #1
 80045ae:	f100 0001 	add.w	r0, r0, #1
 80045b2:	d003      	beq.n	80045bc <__lo0bits+0x56>
 80045b4:	6013      	str	r3, [r2, #0]
 80045b6:	4770      	bx	lr
 80045b8:	2000      	movs	r0, #0
 80045ba:	4770      	bx	lr
 80045bc:	2020      	movs	r0, #32
 80045be:	4770      	bx	lr

080045c0 <__i2b>:
 80045c0:	b510      	push	{r4, lr}
 80045c2:	460c      	mov	r4, r1
 80045c4:	2101      	movs	r1, #1
 80045c6:	f7ff febd 	bl	8004344 <_Balloc>
 80045ca:	4602      	mov	r2, r0
 80045cc:	b928      	cbnz	r0, 80045da <__i2b+0x1a>
 80045ce:	f240 1145 	movw	r1, #325	@ 0x145
 80045d2:	4b04      	ldr	r3, [pc, #16]	@ (80045e4 <__i2b+0x24>)
 80045d4:	4804      	ldr	r0, [pc, #16]	@ (80045e8 <__i2b+0x28>)
 80045d6:	f000 fc1b 	bl	8004e10 <__assert_func>
 80045da:	2301      	movs	r3, #1
 80045dc:	6144      	str	r4, [r0, #20]
 80045de:	6103      	str	r3, [r0, #16]
 80045e0:	bd10      	pop	{r4, pc}
 80045e2:	bf00      	nop
 80045e4:	08005756 	.word	0x08005756
 80045e8:	080057de 	.word	0x080057de

080045ec <__multiply>:
 80045ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045f0:	4617      	mov	r7, r2
 80045f2:	690a      	ldr	r2, [r1, #16]
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	4689      	mov	r9, r1
 80045f8:	429a      	cmp	r2, r3
 80045fa:	bfa2      	ittt	ge
 80045fc:	463b      	movge	r3, r7
 80045fe:	460f      	movge	r7, r1
 8004600:	4699      	movge	r9, r3
 8004602:	693d      	ldr	r5, [r7, #16]
 8004604:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	6879      	ldr	r1, [r7, #4]
 800460c:	eb05 060a 	add.w	r6, r5, sl
 8004610:	42b3      	cmp	r3, r6
 8004612:	b085      	sub	sp, #20
 8004614:	bfb8      	it	lt
 8004616:	3101      	addlt	r1, #1
 8004618:	f7ff fe94 	bl	8004344 <_Balloc>
 800461c:	b930      	cbnz	r0, 800462c <__multiply+0x40>
 800461e:	4602      	mov	r2, r0
 8004620:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004624:	4b40      	ldr	r3, [pc, #256]	@ (8004728 <__multiply+0x13c>)
 8004626:	4841      	ldr	r0, [pc, #260]	@ (800472c <__multiply+0x140>)
 8004628:	f000 fbf2 	bl	8004e10 <__assert_func>
 800462c:	f100 0414 	add.w	r4, r0, #20
 8004630:	4623      	mov	r3, r4
 8004632:	2200      	movs	r2, #0
 8004634:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8004638:	4573      	cmp	r3, lr
 800463a:	d320      	bcc.n	800467e <__multiply+0x92>
 800463c:	f107 0814 	add.w	r8, r7, #20
 8004640:	f109 0114 	add.w	r1, r9, #20
 8004644:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004648:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800464c:	9302      	str	r3, [sp, #8]
 800464e:	1beb      	subs	r3, r5, r7
 8004650:	3b15      	subs	r3, #21
 8004652:	f023 0303 	bic.w	r3, r3, #3
 8004656:	3304      	adds	r3, #4
 8004658:	3715      	adds	r7, #21
 800465a:	42bd      	cmp	r5, r7
 800465c:	bf38      	it	cc
 800465e:	2304      	movcc	r3, #4
 8004660:	9301      	str	r3, [sp, #4]
 8004662:	9b02      	ldr	r3, [sp, #8]
 8004664:	9103      	str	r1, [sp, #12]
 8004666:	428b      	cmp	r3, r1
 8004668:	d80c      	bhi.n	8004684 <__multiply+0x98>
 800466a:	2e00      	cmp	r6, #0
 800466c:	dd03      	ble.n	8004676 <__multiply+0x8a>
 800466e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004672:	2b00      	cmp	r3, #0
 8004674:	d055      	beq.n	8004722 <__multiply+0x136>
 8004676:	6106      	str	r6, [r0, #16]
 8004678:	b005      	add	sp, #20
 800467a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800467e:	f843 2b04 	str.w	r2, [r3], #4
 8004682:	e7d9      	b.n	8004638 <__multiply+0x4c>
 8004684:	f8b1 a000 	ldrh.w	sl, [r1]
 8004688:	f1ba 0f00 	cmp.w	sl, #0
 800468c:	d01f      	beq.n	80046ce <__multiply+0xe2>
 800468e:	46c4      	mov	ip, r8
 8004690:	46a1      	mov	r9, r4
 8004692:	2700      	movs	r7, #0
 8004694:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004698:	f8d9 3000 	ldr.w	r3, [r9]
 800469c:	fa1f fb82 	uxth.w	fp, r2
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	fb0a 330b 	mla	r3, sl, fp, r3
 80046a6:	443b      	add	r3, r7
 80046a8:	f8d9 7000 	ldr.w	r7, [r9]
 80046ac:	0c12      	lsrs	r2, r2, #16
 80046ae:	0c3f      	lsrs	r7, r7, #16
 80046b0:	fb0a 7202 	mla	r2, sl, r2, r7
 80046b4:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046be:	4565      	cmp	r5, ip
 80046c0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80046c4:	f849 3b04 	str.w	r3, [r9], #4
 80046c8:	d8e4      	bhi.n	8004694 <__multiply+0xa8>
 80046ca:	9b01      	ldr	r3, [sp, #4]
 80046cc:	50e7      	str	r7, [r4, r3]
 80046ce:	9b03      	ldr	r3, [sp, #12]
 80046d0:	3104      	adds	r1, #4
 80046d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80046d6:	f1b9 0f00 	cmp.w	r9, #0
 80046da:	d020      	beq.n	800471e <__multiply+0x132>
 80046dc:	4647      	mov	r7, r8
 80046de:	46a4      	mov	ip, r4
 80046e0:	f04f 0a00 	mov.w	sl, #0
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	f8b7 b000 	ldrh.w	fp, [r7]
 80046ea:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	fb09 220b 	mla	r2, r9, fp, r2
 80046f4:	4452      	add	r2, sl
 80046f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046fa:	f84c 3b04 	str.w	r3, [ip], #4
 80046fe:	f857 3b04 	ldr.w	r3, [r7], #4
 8004702:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004706:	f8bc 3000 	ldrh.w	r3, [ip]
 800470a:	42bd      	cmp	r5, r7
 800470c:	fb09 330a 	mla	r3, r9, sl, r3
 8004710:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8004714:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004718:	d8e5      	bhi.n	80046e6 <__multiply+0xfa>
 800471a:	9a01      	ldr	r2, [sp, #4]
 800471c:	50a3      	str	r3, [r4, r2]
 800471e:	3404      	adds	r4, #4
 8004720:	e79f      	b.n	8004662 <__multiply+0x76>
 8004722:	3e01      	subs	r6, #1
 8004724:	e7a1      	b.n	800466a <__multiply+0x7e>
 8004726:	bf00      	nop
 8004728:	08005756 	.word	0x08005756
 800472c:	080057de 	.word	0x080057de

08004730 <__pow5mult>:
 8004730:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004734:	4615      	mov	r5, r2
 8004736:	f012 0203 	ands.w	r2, r2, #3
 800473a:	4607      	mov	r7, r0
 800473c:	460e      	mov	r6, r1
 800473e:	d007      	beq.n	8004750 <__pow5mult+0x20>
 8004740:	4c25      	ldr	r4, [pc, #148]	@ (80047d8 <__pow5mult+0xa8>)
 8004742:	3a01      	subs	r2, #1
 8004744:	2300      	movs	r3, #0
 8004746:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800474a:	f7ff fe5d 	bl	8004408 <__multadd>
 800474e:	4606      	mov	r6, r0
 8004750:	10ad      	asrs	r5, r5, #2
 8004752:	d03d      	beq.n	80047d0 <__pow5mult+0xa0>
 8004754:	69fc      	ldr	r4, [r7, #28]
 8004756:	b97c      	cbnz	r4, 8004778 <__pow5mult+0x48>
 8004758:	2010      	movs	r0, #16
 800475a:	f000 fb8b 	bl	8004e74 <malloc>
 800475e:	4602      	mov	r2, r0
 8004760:	61f8      	str	r0, [r7, #28]
 8004762:	b928      	cbnz	r0, 8004770 <__pow5mult+0x40>
 8004764:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004768:	4b1c      	ldr	r3, [pc, #112]	@ (80047dc <__pow5mult+0xac>)
 800476a:	481d      	ldr	r0, [pc, #116]	@ (80047e0 <__pow5mult+0xb0>)
 800476c:	f000 fb50 	bl	8004e10 <__assert_func>
 8004770:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004774:	6004      	str	r4, [r0, #0]
 8004776:	60c4      	str	r4, [r0, #12]
 8004778:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800477c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004780:	b94c      	cbnz	r4, 8004796 <__pow5mult+0x66>
 8004782:	f240 2171 	movw	r1, #625	@ 0x271
 8004786:	4638      	mov	r0, r7
 8004788:	f7ff ff1a 	bl	80045c0 <__i2b>
 800478c:	2300      	movs	r3, #0
 800478e:	4604      	mov	r4, r0
 8004790:	f8c8 0008 	str.w	r0, [r8, #8]
 8004794:	6003      	str	r3, [r0, #0]
 8004796:	f04f 0900 	mov.w	r9, #0
 800479a:	07eb      	lsls	r3, r5, #31
 800479c:	d50a      	bpl.n	80047b4 <__pow5mult+0x84>
 800479e:	4631      	mov	r1, r6
 80047a0:	4622      	mov	r2, r4
 80047a2:	4638      	mov	r0, r7
 80047a4:	f7ff ff22 	bl	80045ec <__multiply>
 80047a8:	4680      	mov	r8, r0
 80047aa:	4631      	mov	r1, r6
 80047ac:	4638      	mov	r0, r7
 80047ae:	f7ff fe09 	bl	80043c4 <_Bfree>
 80047b2:	4646      	mov	r6, r8
 80047b4:	106d      	asrs	r5, r5, #1
 80047b6:	d00b      	beq.n	80047d0 <__pow5mult+0xa0>
 80047b8:	6820      	ldr	r0, [r4, #0]
 80047ba:	b938      	cbnz	r0, 80047cc <__pow5mult+0x9c>
 80047bc:	4622      	mov	r2, r4
 80047be:	4621      	mov	r1, r4
 80047c0:	4638      	mov	r0, r7
 80047c2:	f7ff ff13 	bl	80045ec <__multiply>
 80047c6:	6020      	str	r0, [r4, #0]
 80047c8:	f8c0 9000 	str.w	r9, [r0]
 80047cc:	4604      	mov	r4, r0
 80047ce:	e7e4      	b.n	800479a <__pow5mult+0x6a>
 80047d0:	4630      	mov	r0, r6
 80047d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047d6:	bf00      	nop
 80047d8:	080058f8 	.word	0x080058f8
 80047dc:	080057c7 	.word	0x080057c7
 80047e0:	080057de 	.word	0x080057de

080047e4 <__lshift>:
 80047e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047e8:	460c      	mov	r4, r1
 80047ea:	4607      	mov	r7, r0
 80047ec:	4691      	mov	r9, r2
 80047ee:	6923      	ldr	r3, [r4, #16]
 80047f0:	6849      	ldr	r1, [r1, #4]
 80047f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80047f6:	68a3      	ldr	r3, [r4, #8]
 80047f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80047fc:	f108 0601 	add.w	r6, r8, #1
 8004800:	42b3      	cmp	r3, r6
 8004802:	db0b      	blt.n	800481c <__lshift+0x38>
 8004804:	4638      	mov	r0, r7
 8004806:	f7ff fd9d 	bl	8004344 <_Balloc>
 800480a:	4605      	mov	r5, r0
 800480c:	b948      	cbnz	r0, 8004822 <__lshift+0x3e>
 800480e:	4602      	mov	r2, r0
 8004810:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004814:	4b27      	ldr	r3, [pc, #156]	@ (80048b4 <__lshift+0xd0>)
 8004816:	4828      	ldr	r0, [pc, #160]	@ (80048b8 <__lshift+0xd4>)
 8004818:	f000 fafa 	bl	8004e10 <__assert_func>
 800481c:	3101      	adds	r1, #1
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	e7ee      	b.n	8004800 <__lshift+0x1c>
 8004822:	2300      	movs	r3, #0
 8004824:	f100 0114 	add.w	r1, r0, #20
 8004828:	f100 0210 	add.w	r2, r0, #16
 800482c:	4618      	mov	r0, r3
 800482e:	4553      	cmp	r3, sl
 8004830:	db33      	blt.n	800489a <__lshift+0xb6>
 8004832:	6920      	ldr	r0, [r4, #16]
 8004834:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004838:	f104 0314 	add.w	r3, r4, #20
 800483c:	f019 091f 	ands.w	r9, r9, #31
 8004840:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004844:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004848:	d02b      	beq.n	80048a2 <__lshift+0xbe>
 800484a:	468a      	mov	sl, r1
 800484c:	2200      	movs	r2, #0
 800484e:	f1c9 0e20 	rsb	lr, r9, #32
 8004852:	6818      	ldr	r0, [r3, #0]
 8004854:	fa00 f009 	lsl.w	r0, r0, r9
 8004858:	4310      	orrs	r0, r2
 800485a:	f84a 0b04 	str.w	r0, [sl], #4
 800485e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004862:	459c      	cmp	ip, r3
 8004864:	fa22 f20e 	lsr.w	r2, r2, lr
 8004868:	d8f3      	bhi.n	8004852 <__lshift+0x6e>
 800486a:	ebac 0304 	sub.w	r3, ip, r4
 800486e:	3b15      	subs	r3, #21
 8004870:	f023 0303 	bic.w	r3, r3, #3
 8004874:	3304      	adds	r3, #4
 8004876:	f104 0015 	add.w	r0, r4, #21
 800487a:	4560      	cmp	r0, ip
 800487c:	bf88      	it	hi
 800487e:	2304      	movhi	r3, #4
 8004880:	50ca      	str	r2, [r1, r3]
 8004882:	b10a      	cbz	r2, 8004888 <__lshift+0xa4>
 8004884:	f108 0602 	add.w	r6, r8, #2
 8004888:	3e01      	subs	r6, #1
 800488a:	4638      	mov	r0, r7
 800488c:	4621      	mov	r1, r4
 800488e:	612e      	str	r6, [r5, #16]
 8004890:	f7ff fd98 	bl	80043c4 <_Bfree>
 8004894:	4628      	mov	r0, r5
 8004896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800489a:	f842 0f04 	str.w	r0, [r2, #4]!
 800489e:	3301      	adds	r3, #1
 80048a0:	e7c5      	b.n	800482e <__lshift+0x4a>
 80048a2:	3904      	subs	r1, #4
 80048a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80048a8:	459c      	cmp	ip, r3
 80048aa:	f841 2f04 	str.w	r2, [r1, #4]!
 80048ae:	d8f9      	bhi.n	80048a4 <__lshift+0xc0>
 80048b0:	e7ea      	b.n	8004888 <__lshift+0xa4>
 80048b2:	bf00      	nop
 80048b4:	08005756 	.word	0x08005756
 80048b8:	080057de 	.word	0x080057de

080048bc <__mcmp>:
 80048bc:	4603      	mov	r3, r0
 80048be:	690a      	ldr	r2, [r1, #16]
 80048c0:	6900      	ldr	r0, [r0, #16]
 80048c2:	b530      	push	{r4, r5, lr}
 80048c4:	1a80      	subs	r0, r0, r2
 80048c6:	d10e      	bne.n	80048e6 <__mcmp+0x2a>
 80048c8:	3314      	adds	r3, #20
 80048ca:	3114      	adds	r1, #20
 80048cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80048d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80048d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80048d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80048dc:	4295      	cmp	r5, r2
 80048de:	d003      	beq.n	80048e8 <__mcmp+0x2c>
 80048e0:	d205      	bcs.n	80048ee <__mcmp+0x32>
 80048e2:	f04f 30ff 	mov.w	r0, #4294967295
 80048e6:	bd30      	pop	{r4, r5, pc}
 80048e8:	42a3      	cmp	r3, r4
 80048ea:	d3f3      	bcc.n	80048d4 <__mcmp+0x18>
 80048ec:	e7fb      	b.n	80048e6 <__mcmp+0x2a>
 80048ee:	2001      	movs	r0, #1
 80048f0:	e7f9      	b.n	80048e6 <__mcmp+0x2a>
	...

080048f4 <__mdiff>:
 80048f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048f8:	4689      	mov	r9, r1
 80048fa:	4606      	mov	r6, r0
 80048fc:	4611      	mov	r1, r2
 80048fe:	4648      	mov	r0, r9
 8004900:	4614      	mov	r4, r2
 8004902:	f7ff ffdb 	bl	80048bc <__mcmp>
 8004906:	1e05      	subs	r5, r0, #0
 8004908:	d112      	bne.n	8004930 <__mdiff+0x3c>
 800490a:	4629      	mov	r1, r5
 800490c:	4630      	mov	r0, r6
 800490e:	f7ff fd19 	bl	8004344 <_Balloc>
 8004912:	4602      	mov	r2, r0
 8004914:	b928      	cbnz	r0, 8004922 <__mdiff+0x2e>
 8004916:	f240 2137 	movw	r1, #567	@ 0x237
 800491a:	4b3e      	ldr	r3, [pc, #248]	@ (8004a14 <__mdiff+0x120>)
 800491c:	483e      	ldr	r0, [pc, #248]	@ (8004a18 <__mdiff+0x124>)
 800491e:	f000 fa77 	bl	8004e10 <__assert_func>
 8004922:	2301      	movs	r3, #1
 8004924:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004928:	4610      	mov	r0, r2
 800492a:	b003      	add	sp, #12
 800492c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004930:	bfbc      	itt	lt
 8004932:	464b      	movlt	r3, r9
 8004934:	46a1      	movlt	r9, r4
 8004936:	4630      	mov	r0, r6
 8004938:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800493c:	bfba      	itte	lt
 800493e:	461c      	movlt	r4, r3
 8004940:	2501      	movlt	r5, #1
 8004942:	2500      	movge	r5, #0
 8004944:	f7ff fcfe 	bl	8004344 <_Balloc>
 8004948:	4602      	mov	r2, r0
 800494a:	b918      	cbnz	r0, 8004954 <__mdiff+0x60>
 800494c:	f240 2145 	movw	r1, #581	@ 0x245
 8004950:	4b30      	ldr	r3, [pc, #192]	@ (8004a14 <__mdiff+0x120>)
 8004952:	e7e3      	b.n	800491c <__mdiff+0x28>
 8004954:	f100 0b14 	add.w	fp, r0, #20
 8004958:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800495c:	f109 0310 	add.w	r3, r9, #16
 8004960:	60c5      	str	r5, [r0, #12]
 8004962:	f04f 0c00 	mov.w	ip, #0
 8004966:	f109 0514 	add.w	r5, r9, #20
 800496a:	46d9      	mov	r9, fp
 800496c:	6926      	ldr	r6, [r4, #16]
 800496e:	f104 0e14 	add.w	lr, r4, #20
 8004972:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004976:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800497a:	9301      	str	r3, [sp, #4]
 800497c:	9b01      	ldr	r3, [sp, #4]
 800497e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004982:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004986:	b281      	uxth	r1, r0
 8004988:	9301      	str	r3, [sp, #4]
 800498a:	fa1f f38a 	uxth.w	r3, sl
 800498e:	1a5b      	subs	r3, r3, r1
 8004990:	0c00      	lsrs	r0, r0, #16
 8004992:	4463      	add	r3, ip
 8004994:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004998:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800499c:	b29b      	uxth	r3, r3
 800499e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80049a2:	4576      	cmp	r6, lr
 80049a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80049a8:	f849 3b04 	str.w	r3, [r9], #4
 80049ac:	d8e6      	bhi.n	800497c <__mdiff+0x88>
 80049ae:	1b33      	subs	r3, r6, r4
 80049b0:	3b15      	subs	r3, #21
 80049b2:	f023 0303 	bic.w	r3, r3, #3
 80049b6:	3415      	adds	r4, #21
 80049b8:	3304      	adds	r3, #4
 80049ba:	42a6      	cmp	r6, r4
 80049bc:	bf38      	it	cc
 80049be:	2304      	movcc	r3, #4
 80049c0:	441d      	add	r5, r3
 80049c2:	445b      	add	r3, fp
 80049c4:	461e      	mov	r6, r3
 80049c6:	462c      	mov	r4, r5
 80049c8:	4544      	cmp	r4, r8
 80049ca:	d30e      	bcc.n	80049ea <__mdiff+0xf6>
 80049cc:	f108 0103 	add.w	r1, r8, #3
 80049d0:	1b49      	subs	r1, r1, r5
 80049d2:	f021 0103 	bic.w	r1, r1, #3
 80049d6:	3d03      	subs	r5, #3
 80049d8:	45a8      	cmp	r8, r5
 80049da:	bf38      	it	cc
 80049dc:	2100      	movcc	r1, #0
 80049de:	440b      	add	r3, r1
 80049e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80049e4:	b199      	cbz	r1, 8004a0e <__mdiff+0x11a>
 80049e6:	6117      	str	r7, [r2, #16]
 80049e8:	e79e      	b.n	8004928 <__mdiff+0x34>
 80049ea:	46e6      	mov	lr, ip
 80049ec:	f854 1b04 	ldr.w	r1, [r4], #4
 80049f0:	fa1f fc81 	uxth.w	ip, r1
 80049f4:	44f4      	add	ip, lr
 80049f6:	0c08      	lsrs	r0, r1, #16
 80049f8:	4471      	add	r1, lr
 80049fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80049fe:	b289      	uxth	r1, r1
 8004a00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004a04:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004a08:	f846 1b04 	str.w	r1, [r6], #4
 8004a0c:	e7dc      	b.n	80049c8 <__mdiff+0xd4>
 8004a0e:	3f01      	subs	r7, #1
 8004a10:	e7e6      	b.n	80049e0 <__mdiff+0xec>
 8004a12:	bf00      	nop
 8004a14:	08005756 	.word	0x08005756
 8004a18:	080057de 	.word	0x080057de

08004a1c <__ulp>:
 8004a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8004a58 <__ulp+0x3c>)
 8004a1e:	400b      	ands	r3, r1
 8004a20:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	dc08      	bgt.n	8004a3a <__ulp+0x1e>
 8004a28:	425b      	negs	r3, r3
 8004a2a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8004a2e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8004a32:	da04      	bge.n	8004a3e <__ulp+0x22>
 8004a34:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004a38:	4113      	asrs	r3, r2
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	e008      	b.n	8004a50 <__ulp+0x34>
 8004a3e:	f1a2 0314 	sub.w	r3, r2, #20
 8004a42:	2b1e      	cmp	r3, #30
 8004a44:	bfd6      	itet	le
 8004a46:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8004a4a:	2201      	movgt	r2, #1
 8004a4c:	40da      	lsrle	r2, r3
 8004a4e:	2300      	movs	r3, #0
 8004a50:	4619      	mov	r1, r3
 8004a52:	4610      	mov	r0, r2
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	7ff00000 	.word	0x7ff00000

08004a5c <__b2d>:
 8004a5c:	6902      	ldr	r2, [r0, #16]
 8004a5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a60:	f100 0614 	add.w	r6, r0, #20
 8004a64:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8004a68:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8004a6c:	4f1e      	ldr	r7, [pc, #120]	@ (8004ae8 <__b2d+0x8c>)
 8004a6e:	4620      	mov	r0, r4
 8004a70:	f7ff fd5a 	bl	8004528 <__hi0bits>
 8004a74:	4603      	mov	r3, r0
 8004a76:	f1c0 0020 	rsb	r0, r0, #32
 8004a7a:	2b0a      	cmp	r3, #10
 8004a7c:	f1a2 0504 	sub.w	r5, r2, #4
 8004a80:	6008      	str	r0, [r1, #0]
 8004a82:	dc12      	bgt.n	8004aaa <__b2d+0x4e>
 8004a84:	42ae      	cmp	r6, r5
 8004a86:	bf2c      	ite	cs
 8004a88:	2200      	movcs	r2, #0
 8004a8a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8004a8e:	f1c3 0c0b 	rsb	ip, r3, #11
 8004a92:	3315      	adds	r3, #21
 8004a94:	fa24 fe0c 	lsr.w	lr, r4, ip
 8004a98:	fa04 f303 	lsl.w	r3, r4, r3
 8004a9c:	fa22 f20c 	lsr.w	r2, r2, ip
 8004aa0:	ea4e 0107 	orr.w	r1, lr, r7
 8004aa4:	431a      	orrs	r2, r3
 8004aa6:	4610      	mov	r0, r2
 8004aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004aaa:	42ae      	cmp	r6, r5
 8004aac:	bf36      	itet	cc
 8004aae:	f1a2 0508 	subcc.w	r5, r2, #8
 8004ab2:	2200      	movcs	r2, #0
 8004ab4:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8004ab8:	3b0b      	subs	r3, #11
 8004aba:	d012      	beq.n	8004ae2 <__b2d+0x86>
 8004abc:	f1c3 0720 	rsb	r7, r3, #32
 8004ac0:	fa22 f107 	lsr.w	r1, r2, r7
 8004ac4:	409c      	lsls	r4, r3
 8004ac6:	430c      	orrs	r4, r1
 8004ac8:	42b5      	cmp	r5, r6
 8004aca:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8004ace:	bf94      	ite	ls
 8004ad0:	2400      	movls	r4, #0
 8004ad2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8004ad6:	409a      	lsls	r2, r3
 8004ad8:	40fc      	lsrs	r4, r7
 8004ada:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8004ade:	4322      	orrs	r2, r4
 8004ae0:	e7e1      	b.n	8004aa6 <__b2d+0x4a>
 8004ae2:	ea44 0107 	orr.w	r1, r4, r7
 8004ae6:	e7de      	b.n	8004aa6 <__b2d+0x4a>
 8004ae8:	3ff00000 	.word	0x3ff00000

08004aec <__d2b>:
 8004aec:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8004af0:	2101      	movs	r1, #1
 8004af2:	4690      	mov	r8, r2
 8004af4:	4699      	mov	r9, r3
 8004af6:	9e08      	ldr	r6, [sp, #32]
 8004af8:	f7ff fc24 	bl	8004344 <_Balloc>
 8004afc:	4604      	mov	r4, r0
 8004afe:	b930      	cbnz	r0, 8004b0e <__d2b+0x22>
 8004b00:	4602      	mov	r2, r0
 8004b02:	f240 310f 	movw	r1, #783	@ 0x30f
 8004b06:	4b23      	ldr	r3, [pc, #140]	@ (8004b94 <__d2b+0xa8>)
 8004b08:	4823      	ldr	r0, [pc, #140]	@ (8004b98 <__d2b+0xac>)
 8004b0a:	f000 f981 	bl	8004e10 <__assert_func>
 8004b0e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004b12:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004b16:	b10d      	cbz	r5, 8004b1c <__d2b+0x30>
 8004b18:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b1c:	9301      	str	r3, [sp, #4]
 8004b1e:	f1b8 0300 	subs.w	r3, r8, #0
 8004b22:	d024      	beq.n	8004b6e <__d2b+0x82>
 8004b24:	4668      	mov	r0, sp
 8004b26:	9300      	str	r3, [sp, #0]
 8004b28:	f7ff fd1d 	bl	8004566 <__lo0bits>
 8004b2c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004b30:	b1d8      	cbz	r0, 8004b6a <__d2b+0x7e>
 8004b32:	f1c0 0320 	rsb	r3, r0, #32
 8004b36:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3a:	430b      	orrs	r3, r1
 8004b3c:	40c2      	lsrs	r2, r0
 8004b3e:	6163      	str	r3, [r4, #20]
 8004b40:	9201      	str	r2, [sp, #4]
 8004b42:	9b01      	ldr	r3, [sp, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	bf0c      	ite	eq
 8004b48:	2201      	moveq	r2, #1
 8004b4a:	2202      	movne	r2, #2
 8004b4c:	61a3      	str	r3, [r4, #24]
 8004b4e:	6122      	str	r2, [r4, #16]
 8004b50:	b1ad      	cbz	r5, 8004b7e <__d2b+0x92>
 8004b52:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004b56:	4405      	add	r5, r0
 8004b58:	6035      	str	r5, [r6, #0]
 8004b5a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b60:	6018      	str	r0, [r3, #0]
 8004b62:	4620      	mov	r0, r4
 8004b64:	b002      	add	sp, #8
 8004b66:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8004b6a:	6161      	str	r1, [r4, #20]
 8004b6c:	e7e9      	b.n	8004b42 <__d2b+0x56>
 8004b6e:	a801      	add	r0, sp, #4
 8004b70:	f7ff fcf9 	bl	8004566 <__lo0bits>
 8004b74:	9b01      	ldr	r3, [sp, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	6163      	str	r3, [r4, #20]
 8004b7a:	3020      	adds	r0, #32
 8004b7c:	e7e7      	b.n	8004b4e <__d2b+0x62>
 8004b7e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004b82:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004b86:	6030      	str	r0, [r6, #0]
 8004b88:	6918      	ldr	r0, [r3, #16]
 8004b8a:	f7ff fccd 	bl	8004528 <__hi0bits>
 8004b8e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004b92:	e7e4      	b.n	8004b5e <__d2b+0x72>
 8004b94:	08005756 	.word	0x08005756
 8004b98:	080057de 	.word	0x080057de

08004b9c <__ratio>:
 8004b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ba0:	b085      	sub	sp, #20
 8004ba2:	e9cd 1000 	strd	r1, r0, [sp]
 8004ba6:	a902      	add	r1, sp, #8
 8004ba8:	f7ff ff58 	bl	8004a5c <__b2d>
 8004bac:	468b      	mov	fp, r1
 8004bae:	4606      	mov	r6, r0
 8004bb0:	460f      	mov	r7, r1
 8004bb2:	9800      	ldr	r0, [sp, #0]
 8004bb4:	a903      	add	r1, sp, #12
 8004bb6:	f7ff ff51 	bl	8004a5c <__b2d>
 8004bba:	460d      	mov	r5, r1
 8004bbc:	9b01      	ldr	r3, [sp, #4]
 8004bbe:	4689      	mov	r9, r1
 8004bc0:	6919      	ldr	r1, [r3, #16]
 8004bc2:	9b00      	ldr	r3, [sp, #0]
 8004bc4:	4604      	mov	r4, r0
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	4630      	mov	r0, r6
 8004bca:	1ac9      	subs	r1, r1, r3
 8004bcc:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004bd0:	1a9b      	subs	r3, r3, r2
 8004bd2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	bfcd      	iteet	gt
 8004bda:	463a      	movgt	r2, r7
 8004bdc:	462a      	movle	r2, r5
 8004bde:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8004be2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8004be6:	bfd8      	it	le
 8004be8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8004bec:	464b      	mov	r3, r9
 8004bee:	4622      	mov	r2, r4
 8004bf0:	4659      	mov	r1, fp
 8004bf2:	f7fb fd93 	bl	800071c <__aeabi_ddiv>
 8004bf6:	b005      	add	sp, #20
 8004bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004bfc <__copybits>:
 8004bfc:	3901      	subs	r1, #1
 8004bfe:	b570      	push	{r4, r5, r6, lr}
 8004c00:	1149      	asrs	r1, r1, #5
 8004c02:	6914      	ldr	r4, [r2, #16]
 8004c04:	3101      	adds	r1, #1
 8004c06:	f102 0314 	add.w	r3, r2, #20
 8004c0a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8004c0e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8004c12:	1f05      	subs	r5, r0, #4
 8004c14:	42a3      	cmp	r3, r4
 8004c16:	d30c      	bcc.n	8004c32 <__copybits+0x36>
 8004c18:	1aa3      	subs	r3, r4, r2
 8004c1a:	3b11      	subs	r3, #17
 8004c1c:	f023 0303 	bic.w	r3, r3, #3
 8004c20:	3211      	adds	r2, #17
 8004c22:	42a2      	cmp	r2, r4
 8004c24:	bf88      	it	hi
 8004c26:	2300      	movhi	r3, #0
 8004c28:	4418      	add	r0, r3
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	4288      	cmp	r0, r1
 8004c2e:	d305      	bcc.n	8004c3c <__copybits+0x40>
 8004c30:	bd70      	pop	{r4, r5, r6, pc}
 8004c32:	f853 6b04 	ldr.w	r6, [r3], #4
 8004c36:	f845 6f04 	str.w	r6, [r5, #4]!
 8004c3a:	e7eb      	b.n	8004c14 <__copybits+0x18>
 8004c3c:	f840 3b04 	str.w	r3, [r0], #4
 8004c40:	e7f4      	b.n	8004c2c <__copybits+0x30>

08004c42 <__any_on>:
 8004c42:	f100 0214 	add.w	r2, r0, #20
 8004c46:	6900      	ldr	r0, [r0, #16]
 8004c48:	114b      	asrs	r3, r1, #5
 8004c4a:	4298      	cmp	r0, r3
 8004c4c:	b510      	push	{r4, lr}
 8004c4e:	db11      	blt.n	8004c74 <__any_on+0x32>
 8004c50:	dd0a      	ble.n	8004c68 <__any_on+0x26>
 8004c52:	f011 011f 	ands.w	r1, r1, #31
 8004c56:	d007      	beq.n	8004c68 <__any_on+0x26>
 8004c58:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8004c5c:	fa24 f001 	lsr.w	r0, r4, r1
 8004c60:	fa00 f101 	lsl.w	r1, r0, r1
 8004c64:	428c      	cmp	r4, r1
 8004c66:	d10b      	bne.n	8004c80 <__any_on+0x3e>
 8004c68:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d803      	bhi.n	8004c78 <__any_on+0x36>
 8004c70:	2000      	movs	r0, #0
 8004c72:	bd10      	pop	{r4, pc}
 8004c74:	4603      	mov	r3, r0
 8004c76:	e7f7      	b.n	8004c68 <__any_on+0x26>
 8004c78:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004c7c:	2900      	cmp	r1, #0
 8004c7e:	d0f5      	beq.n	8004c6c <__any_on+0x2a>
 8004c80:	2001      	movs	r0, #1
 8004c82:	e7f6      	b.n	8004c72 <__any_on+0x30>

08004c84 <__ascii_wctomb>:
 8004c84:	4603      	mov	r3, r0
 8004c86:	4608      	mov	r0, r1
 8004c88:	b141      	cbz	r1, 8004c9c <__ascii_wctomb+0x18>
 8004c8a:	2aff      	cmp	r2, #255	@ 0xff
 8004c8c:	d904      	bls.n	8004c98 <__ascii_wctomb+0x14>
 8004c8e:	228a      	movs	r2, #138	@ 0x8a
 8004c90:	f04f 30ff 	mov.w	r0, #4294967295
 8004c94:	601a      	str	r2, [r3, #0]
 8004c96:	4770      	bx	lr
 8004c98:	2001      	movs	r0, #1
 8004c9a:	700a      	strb	r2, [r1, #0]
 8004c9c:	4770      	bx	lr
	...

08004ca0 <__sflush_r>:
 8004ca0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca6:	0716      	lsls	r6, r2, #28
 8004ca8:	4605      	mov	r5, r0
 8004caa:	460c      	mov	r4, r1
 8004cac:	d454      	bmi.n	8004d58 <__sflush_r+0xb8>
 8004cae:	684b      	ldr	r3, [r1, #4]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	dc02      	bgt.n	8004cba <__sflush_r+0x1a>
 8004cb4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	dd48      	ble.n	8004d4c <__sflush_r+0xac>
 8004cba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004cbc:	2e00      	cmp	r6, #0
 8004cbe:	d045      	beq.n	8004d4c <__sflush_r+0xac>
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004cc6:	682f      	ldr	r7, [r5, #0]
 8004cc8:	6a21      	ldr	r1, [r4, #32]
 8004cca:	602b      	str	r3, [r5, #0]
 8004ccc:	d030      	beq.n	8004d30 <__sflush_r+0x90>
 8004cce:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004cd0:	89a3      	ldrh	r3, [r4, #12]
 8004cd2:	0759      	lsls	r1, r3, #29
 8004cd4:	d505      	bpl.n	8004ce2 <__sflush_r+0x42>
 8004cd6:	6863      	ldr	r3, [r4, #4]
 8004cd8:	1ad2      	subs	r2, r2, r3
 8004cda:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004cdc:	b10b      	cbz	r3, 8004ce2 <__sflush_r+0x42>
 8004cde:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ce0:	1ad2      	subs	r2, r2, r3
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	4628      	mov	r0, r5
 8004ce6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ce8:	6a21      	ldr	r1, [r4, #32]
 8004cea:	47b0      	blx	r6
 8004cec:	1c43      	adds	r3, r0, #1
 8004cee:	89a3      	ldrh	r3, [r4, #12]
 8004cf0:	d106      	bne.n	8004d00 <__sflush_r+0x60>
 8004cf2:	6829      	ldr	r1, [r5, #0]
 8004cf4:	291d      	cmp	r1, #29
 8004cf6:	d82b      	bhi.n	8004d50 <__sflush_r+0xb0>
 8004cf8:	4a28      	ldr	r2, [pc, #160]	@ (8004d9c <__sflush_r+0xfc>)
 8004cfa:	40ca      	lsrs	r2, r1
 8004cfc:	07d6      	lsls	r6, r2, #31
 8004cfe:	d527      	bpl.n	8004d50 <__sflush_r+0xb0>
 8004d00:	2200      	movs	r2, #0
 8004d02:	6062      	str	r2, [r4, #4]
 8004d04:	6922      	ldr	r2, [r4, #16]
 8004d06:	04d9      	lsls	r1, r3, #19
 8004d08:	6022      	str	r2, [r4, #0]
 8004d0a:	d504      	bpl.n	8004d16 <__sflush_r+0x76>
 8004d0c:	1c42      	adds	r2, r0, #1
 8004d0e:	d101      	bne.n	8004d14 <__sflush_r+0x74>
 8004d10:	682b      	ldr	r3, [r5, #0]
 8004d12:	b903      	cbnz	r3, 8004d16 <__sflush_r+0x76>
 8004d14:	6560      	str	r0, [r4, #84]	@ 0x54
 8004d16:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d18:	602f      	str	r7, [r5, #0]
 8004d1a:	b1b9      	cbz	r1, 8004d4c <__sflush_r+0xac>
 8004d1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d20:	4299      	cmp	r1, r3
 8004d22:	d002      	beq.n	8004d2a <__sflush_r+0x8a>
 8004d24:	4628      	mov	r0, r5
 8004d26:	f7fe fecb 	bl	8003ac0 <_free_r>
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d2e:	e00d      	b.n	8004d4c <__sflush_r+0xac>
 8004d30:	2301      	movs	r3, #1
 8004d32:	4628      	mov	r0, r5
 8004d34:	47b0      	blx	r6
 8004d36:	4602      	mov	r2, r0
 8004d38:	1c50      	adds	r0, r2, #1
 8004d3a:	d1c9      	bne.n	8004cd0 <__sflush_r+0x30>
 8004d3c:	682b      	ldr	r3, [r5, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d0c6      	beq.n	8004cd0 <__sflush_r+0x30>
 8004d42:	2b1d      	cmp	r3, #29
 8004d44:	d001      	beq.n	8004d4a <__sflush_r+0xaa>
 8004d46:	2b16      	cmp	r3, #22
 8004d48:	d11d      	bne.n	8004d86 <__sflush_r+0xe6>
 8004d4a:	602f      	str	r7, [r5, #0]
 8004d4c:	2000      	movs	r0, #0
 8004d4e:	e021      	b.n	8004d94 <__sflush_r+0xf4>
 8004d50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d54:	b21b      	sxth	r3, r3
 8004d56:	e01a      	b.n	8004d8e <__sflush_r+0xee>
 8004d58:	690f      	ldr	r7, [r1, #16]
 8004d5a:	2f00      	cmp	r7, #0
 8004d5c:	d0f6      	beq.n	8004d4c <__sflush_r+0xac>
 8004d5e:	0793      	lsls	r3, r2, #30
 8004d60:	bf18      	it	ne
 8004d62:	2300      	movne	r3, #0
 8004d64:	680e      	ldr	r6, [r1, #0]
 8004d66:	bf08      	it	eq
 8004d68:	694b      	ldreq	r3, [r1, #20]
 8004d6a:	1bf6      	subs	r6, r6, r7
 8004d6c:	600f      	str	r7, [r1, #0]
 8004d6e:	608b      	str	r3, [r1, #8]
 8004d70:	2e00      	cmp	r6, #0
 8004d72:	ddeb      	ble.n	8004d4c <__sflush_r+0xac>
 8004d74:	4633      	mov	r3, r6
 8004d76:	463a      	mov	r2, r7
 8004d78:	4628      	mov	r0, r5
 8004d7a:	6a21      	ldr	r1, [r4, #32]
 8004d7c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004d80:	47e0      	blx	ip
 8004d82:	2800      	cmp	r0, #0
 8004d84:	dc07      	bgt.n	8004d96 <__sflush_r+0xf6>
 8004d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8004d92:	81a3      	strh	r3, [r4, #12]
 8004d94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d96:	4407      	add	r7, r0
 8004d98:	1a36      	subs	r6, r6, r0
 8004d9a:	e7e9      	b.n	8004d70 <__sflush_r+0xd0>
 8004d9c:	20400001 	.word	0x20400001

08004da0 <_fflush_r>:
 8004da0:	b538      	push	{r3, r4, r5, lr}
 8004da2:	690b      	ldr	r3, [r1, #16]
 8004da4:	4605      	mov	r5, r0
 8004da6:	460c      	mov	r4, r1
 8004da8:	b913      	cbnz	r3, 8004db0 <_fflush_r+0x10>
 8004daa:	2500      	movs	r5, #0
 8004dac:	4628      	mov	r0, r5
 8004dae:	bd38      	pop	{r3, r4, r5, pc}
 8004db0:	b118      	cbz	r0, 8004dba <_fflush_r+0x1a>
 8004db2:	6a03      	ldr	r3, [r0, #32]
 8004db4:	b90b      	cbnz	r3, 8004dba <_fflush_r+0x1a>
 8004db6:	f7fe fd47 	bl	8003848 <__sinit>
 8004dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d0f3      	beq.n	8004daa <_fflush_r+0xa>
 8004dc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004dc4:	07d0      	lsls	r0, r2, #31
 8004dc6:	d404      	bmi.n	8004dd2 <_fflush_r+0x32>
 8004dc8:	0599      	lsls	r1, r3, #22
 8004dca:	d402      	bmi.n	8004dd2 <_fflush_r+0x32>
 8004dcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dce:	f7fe fe60 	bl	8003a92 <__retarget_lock_acquire_recursive>
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	4621      	mov	r1, r4
 8004dd6:	f7ff ff63 	bl	8004ca0 <__sflush_r>
 8004dda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ddc:	4605      	mov	r5, r0
 8004dde:	07da      	lsls	r2, r3, #31
 8004de0:	d4e4      	bmi.n	8004dac <_fflush_r+0xc>
 8004de2:	89a3      	ldrh	r3, [r4, #12]
 8004de4:	059b      	lsls	r3, r3, #22
 8004de6:	d4e1      	bmi.n	8004dac <_fflush_r+0xc>
 8004de8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dea:	f7fe fe53 	bl	8003a94 <__retarget_lock_release_recursive>
 8004dee:	e7dd      	b.n	8004dac <_fflush_r+0xc>

08004df0 <_sbrk_r>:
 8004df0:	b538      	push	{r3, r4, r5, lr}
 8004df2:	2300      	movs	r3, #0
 8004df4:	4d05      	ldr	r5, [pc, #20]	@ (8004e0c <_sbrk_r+0x1c>)
 8004df6:	4604      	mov	r4, r0
 8004df8:	4608      	mov	r0, r1
 8004dfa:	602b      	str	r3, [r5, #0]
 8004dfc:	f7fc fbee 	bl	80015dc <_sbrk>
 8004e00:	1c43      	adds	r3, r0, #1
 8004e02:	d102      	bne.n	8004e0a <_sbrk_r+0x1a>
 8004e04:	682b      	ldr	r3, [r5, #0]
 8004e06:	b103      	cbz	r3, 8004e0a <_sbrk_r+0x1a>
 8004e08:	6023      	str	r3, [r4, #0]
 8004e0a:	bd38      	pop	{r3, r4, r5, pc}
 8004e0c:	200004f0 	.word	0x200004f0

08004e10 <__assert_func>:
 8004e10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004e12:	4614      	mov	r4, r2
 8004e14:	461a      	mov	r2, r3
 8004e16:	4b09      	ldr	r3, [pc, #36]	@ (8004e3c <__assert_func+0x2c>)
 8004e18:	4605      	mov	r5, r0
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68d8      	ldr	r0, [r3, #12]
 8004e1e:	b14c      	cbz	r4, 8004e34 <__assert_func+0x24>
 8004e20:	4b07      	ldr	r3, [pc, #28]	@ (8004e40 <__assert_func+0x30>)
 8004e22:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004e26:	9100      	str	r1, [sp, #0]
 8004e28:	462b      	mov	r3, r5
 8004e2a:	4906      	ldr	r1, [pc, #24]	@ (8004e44 <__assert_func+0x34>)
 8004e2c:	f000 f82a 	bl	8004e84 <fiprintf>
 8004e30:	f000 f83a 	bl	8004ea8 <abort>
 8004e34:	4b04      	ldr	r3, [pc, #16]	@ (8004e48 <__assert_func+0x38>)
 8004e36:	461c      	mov	r4, r3
 8004e38:	e7f3      	b.n	8004e22 <__assert_func+0x12>
 8004e3a:	bf00      	nop
 8004e3c:	20000188 	.word	0x20000188
 8004e40:	08005837 	.word	0x08005837
 8004e44:	08005844 	.word	0x08005844
 8004e48:	08005872 	.word	0x08005872

08004e4c <_calloc_r>:
 8004e4c:	b570      	push	{r4, r5, r6, lr}
 8004e4e:	fba1 5402 	umull	r5, r4, r1, r2
 8004e52:	b934      	cbnz	r4, 8004e62 <_calloc_r+0x16>
 8004e54:	4629      	mov	r1, r5
 8004e56:	f7ff f9d7 	bl	8004208 <_malloc_r>
 8004e5a:	4606      	mov	r6, r0
 8004e5c:	b928      	cbnz	r0, 8004e6a <_calloc_r+0x1e>
 8004e5e:	4630      	mov	r0, r6
 8004e60:	bd70      	pop	{r4, r5, r6, pc}
 8004e62:	220c      	movs	r2, #12
 8004e64:	2600      	movs	r6, #0
 8004e66:	6002      	str	r2, [r0, #0]
 8004e68:	e7f9      	b.n	8004e5e <_calloc_r+0x12>
 8004e6a:	462a      	mov	r2, r5
 8004e6c:	4621      	mov	r1, r4
 8004e6e:	f7fe fd64 	bl	800393a <memset>
 8004e72:	e7f4      	b.n	8004e5e <_calloc_r+0x12>

08004e74 <malloc>:
 8004e74:	4b02      	ldr	r3, [pc, #8]	@ (8004e80 <malloc+0xc>)
 8004e76:	4601      	mov	r1, r0
 8004e78:	6818      	ldr	r0, [r3, #0]
 8004e7a:	f7ff b9c5 	b.w	8004208 <_malloc_r>
 8004e7e:	bf00      	nop
 8004e80:	20000188 	.word	0x20000188

08004e84 <fiprintf>:
 8004e84:	b40e      	push	{r1, r2, r3}
 8004e86:	b503      	push	{r0, r1, lr}
 8004e88:	4601      	mov	r1, r0
 8004e8a:	ab03      	add	r3, sp, #12
 8004e8c:	4805      	ldr	r0, [pc, #20]	@ (8004ea4 <fiprintf+0x20>)
 8004e8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e92:	6800      	ldr	r0, [r0, #0]
 8004e94:	9301      	str	r3, [sp, #4]
 8004e96:	f000 f835 	bl	8004f04 <_vfiprintf_r>
 8004e9a:	b002      	add	sp, #8
 8004e9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ea0:	b003      	add	sp, #12
 8004ea2:	4770      	bx	lr
 8004ea4:	20000188 	.word	0x20000188

08004ea8 <abort>:
 8004ea8:	2006      	movs	r0, #6
 8004eaa:	b508      	push	{r3, lr}
 8004eac:	f000 fb8e 	bl	80055cc <raise>
 8004eb0:	2001      	movs	r0, #1
 8004eb2:	f7fc fb1f 	bl	80014f4 <_exit>

08004eb6 <__sfputc_r>:
 8004eb6:	6893      	ldr	r3, [r2, #8]
 8004eb8:	b410      	push	{r4}
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	6093      	str	r3, [r2, #8]
 8004ec0:	da07      	bge.n	8004ed2 <__sfputc_r+0x1c>
 8004ec2:	6994      	ldr	r4, [r2, #24]
 8004ec4:	42a3      	cmp	r3, r4
 8004ec6:	db01      	blt.n	8004ecc <__sfputc_r+0x16>
 8004ec8:	290a      	cmp	r1, #10
 8004eca:	d102      	bne.n	8004ed2 <__sfputc_r+0x1c>
 8004ecc:	bc10      	pop	{r4}
 8004ece:	f000 bac1 	b.w	8005454 <__swbuf_r>
 8004ed2:	6813      	ldr	r3, [r2, #0]
 8004ed4:	1c58      	adds	r0, r3, #1
 8004ed6:	6010      	str	r0, [r2, #0]
 8004ed8:	7019      	strb	r1, [r3, #0]
 8004eda:	4608      	mov	r0, r1
 8004edc:	bc10      	pop	{r4}
 8004ede:	4770      	bx	lr

08004ee0 <__sfputs_r>:
 8004ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ee2:	4606      	mov	r6, r0
 8004ee4:	460f      	mov	r7, r1
 8004ee6:	4614      	mov	r4, r2
 8004ee8:	18d5      	adds	r5, r2, r3
 8004eea:	42ac      	cmp	r4, r5
 8004eec:	d101      	bne.n	8004ef2 <__sfputs_r+0x12>
 8004eee:	2000      	movs	r0, #0
 8004ef0:	e007      	b.n	8004f02 <__sfputs_r+0x22>
 8004ef2:	463a      	mov	r2, r7
 8004ef4:	4630      	mov	r0, r6
 8004ef6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004efa:	f7ff ffdc 	bl	8004eb6 <__sfputc_r>
 8004efe:	1c43      	adds	r3, r0, #1
 8004f00:	d1f3      	bne.n	8004eea <__sfputs_r+0xa>
 8004f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004f04 <_vfiprintf_r>:
 8004f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f08:	460d      	mov	r5, r1
 8004f0a:	4614      	mov	r4, r2
 8004f0c:	4698      	mov	r8, r3
 8004f0e:	4606      	mov	r6, r0
 8004f10:	b09d      	sub	sp, #116	@ 0x74
 8004f12:	b118      	cbz	r0, 8004f1c <_vfiprintf_r+0x18>
 8004f14:	6a03      	ldr	r3, [r0, #32]
 8004f16:	b90b      	cbnz	r3, 8004f1c <_vfiprintf_r+0x18>
 8004f18:	f7fe fc96 	bl	8003848 <__sinit>
 8004f1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f1e:	07d9      	lsls	r1, r3, #31
 8004f20:	d405      	bmi.n	8004f2e <_vfiprintf_r+0x2a>
 8004f22:	89ab      	ldrh	r3, [r5, #12]
 8004f24:	059a      	lsls	r2, r3, #22
 8004f26:	d402      	bmi.n	8004f2e <_vfiprintf_r+0x2a>
 8004f28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f2a:	f7fe fdb2 	bl	8003a92 <__retarget_lock_acquire_recursive>
 8004f2e:	89ab      	ldrh	r3, [r5, #12]
 8004f30:	071b      	lsls	r3, r3, #28
 8004f32:	d501      	bpl.n	8004f38 <_vfiprintf_r+0x34>
 8004f34:	692b      	ldr	r3, [r5, #16]
 8004f36:	b99b      	cbnz	r3, 8004f60 <_vfiprintf_r+0x5c>
 8004f38:	4629      	mov	r1, r5
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	f000 fac8 	bl	80054d0 <__swsetup_r>
 8004f40:	b170      	cbz	r0, 8004f60 <_vfiprintf_r+0x5c>
 8004f42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f44:	07dc      	lsls	r4, r3, #31
 8004f46:	d504      	bpl.n	8004f52 <_vfiprintf_r+0x4e>
 8004f48:	f04f 30ff 	mov.w	r0, #4294967295
 8004f4c:	b01d      	add	sp, #116	@ 0x74
 8004f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f52:	89ab      	ldrh	r3, [r5, #12]
 8004f54:	0598      	lsls	r0, r3, #22
 8004f56:	d4f7      	bmi.n	8004f48 <_vfiprintf_r+0x44>
 8004f58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f5a:	f7fe fd9b 	bl	8003a94 <__retarget_lock_release_recursive>
 8004f5e:	e7f3      	b.n	8004f48 <_vfiprintf_r+0x44>
 8004f60:	2300      	movs	r3, #0
 8004f62:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f64:	2320      	movs	r3, #32
 8004f66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004f6a:	2330      	movs	r3, #48	@ 0x30
 8004f6c:	f04f 0901 	mov.w	r9, #1
 8004f70:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f74:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005120 <_vfiprintf_r+0x21c>
 8004f78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004f7c:	4623      	mov	r3, r4
 8004f7e:	469a      	mov	sl, r3
 8004f80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f84:	b10a      	cbz	r2, 8004f8a <_vfiprintf_r+0x86>
 8004f86:	2a25      	cmp	r2, #37	@ 0x25
 8004f88:	d1f9      	bne.n	8004f7e <_vfiprintf_r+0x7a>
 8004f8a:	ebba 0b04 	subs.w	fp, sl, r4
 8004f8e:	d00b      	beq.n	8004fa8 <_vfiprintf_r+0xa4>
 8004f90:	465b      	mov	r3, fp
 8004f92:	4622      	mov	r2, r4
 8004f94:	4629      	mov	r1, r5
 8004f96:	4630      	mov	r0, r6
 8004f98:	f7ff ffa2 	bl	8004ee0 <__sfputs_r>
 8004f9c:	3001      	adds	r0, #1
 8004f9e:	f000 80a7 	beq.w	80050f0 <_vfiprintf_r+0x1ec>
 8004fa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004fa4:	445a      	add	r2, fp
 8004fa6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004fa8:	f89a 3000 	ldrb.w	r3, [sl]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 809f 	beq.w	80050f0 <_vfiprintf_r+0x1ec>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fbc:	f10a 0a01 	add.w	sl, sl, #1
 8004fc0:	9304      	str	r3, [sp, #16]
 8004fc2:	9307      	str	r3, [sp, #28]
 8004fc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004fc8:	931a      	str	r3, [sp, #104]	@ 0x68
 8004fca:	4654      	mov	r4, sl
 8004fcc:	2205      	movs	r2, #5
 8004fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fd2:	4853      	ldr	r0, [pc, #332]	@ (8005120 <_vfiprintf_r+0x21c>)
 8004fd4:	f000 fb16 	bl	8005604 <memchr>
 8004fd8:	9a04      	ldr	r2, [sp, #16]
 8004fda:	b9d8      	cbnz	r0, 8005014 <_vfiprintf_r+0x110>
 8004fdc:	06d1      	lsls	r1, r2, #27
 8004fde:	bf44      	itt	mi
 8004fe0:	2320      	movmi	r3, #32
 8004fe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004fe6:	0713      	lsls	r3, r2, #28
 8004fe8:	bf44      	itt	mi
 8004fea:	232b      	movmi	r3, #43	@ 0x2b
 8004fec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8004ff4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ff6:	d015      	beq.n	8005024 <_vfiprintf_r+0x120>
 8004ff8:	4654      	mov	r4, sl
 8004ffa:	2000      	movs	r0, #0
 8004ffc:	f04f 0c0a 	mov.w	ip, #10
 8005000:	9a07      	ldr	r2, [sp, #28]
 8005002:	4621      	mov	r1, r4
 8005004:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005008:	3b30      	subs	r3, #48	@ 0x30
 800500a:	2b09      	cmp	r3, #9
 800500c:	d94b      	bls.n	80050a6 <_vfiprintf_r+0x1a2>
 800500e:	b1b0      	cbz	r0, 800503e <_vfiprintf_r+0x13a>
 8005010:	9207      	str	r2, [sp, #28]
 8005012:	e014      	b.n	800503e <_vfiprintf_r+0x13a>
 8005014:	eba0 0308 	sub.w	r3, r0, r8
 8005018:	fa09 f303 	lsl.w	r3, r9, r3
 800501c:	4313      	orrs	r3, r2
 800501e:	46a2      	mov	sl, r4
 8005020:	9304      	str	r3, [sp, #16]
 8005022:	e7d2      	b.n	8004fca <_vfiprintf_r+0xc6>
 8005024:	9b03      	ldr	r3, [sp, #12]
 8005026:	1d19      	adds	r1, r3, #4
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	9103      	str	r1, [sp, #12]
 800502c:	2b00      	cmp	r3, #0
 800502e:	bfbb      	ittet	lt
 8005030:	425b      	neglt	r3, r3
 8005032:	f042 0202 	orrlt.w	r2, r2, #2
 8005036:	9307      	strge	r3, [sp, #28]
 8005038:	9307      	strlt	r3, [sp, #28]
 800503a:	bfb8      	it	lt
 800503c:	9204      	strlt	r2, [sp, #16]
 800503e:	7823      	ldrb	r3, [r4, #0]
 8005040:	2b2e      	cmp	r3, #46	@ 0x2e
 8005042:	d10a      	bne.n	800505a <_vfiprintf_r+0x156>
 8005044:	7863      	ldrb	r3, [r4, #1]
 8005046:	2b2a      	cmp	r3, #42	@ 0x2a
 8005048:	d132      	bne.n	80050b0 <_vfiprintf_r+0x1ac>
 800504a:	9b03      	ldr	r3, [sp, #12]
 800504c:	3402      	adds	r4, #2
 800504e:	1d1a      	adds	r2, r3, #4
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	9203      	str	r2, [sp, #12]
 8005054:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005058:	9305      	str	r3, [sp, #20]
 800505a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005124 <_vfiprintf_r+0x220>
 800505e:	2203      	movs	r2, #3
 8005060:	4650      	mov	r0, sl
 8005062:	7821      	ldrb	r1, [r4, #0]
 8005064:	f000 face 	bl	8005604 <memchr>
 8005068:	b138      	cbz	r0, 800507a <_vfiprintf_r+0x176>
 800506a:	2240      	movs	r2, #64	@ 0x40
 800506c:	9b04      	ldr	r3, [sp, #16]
 800506e:	eba0 000a 	sub.w	r0, r0, sl
 8005072:	4082      	lsls	r2, r0
 8005074:	4313      	orrs	r3, r2
 8005076:	3401      	adds	r4, #1
 8005078:	9304      	str	r3, [sp, #16]
 800507a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800507e:	2206      	movs	r2, #6
 8005080:	4829      	ldr	r0, [pc, #164]	@ (8005128 <_vfiprintf_r+0x224>)
 8005082:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005086:	f000 fabd 	bl	8005604 <memchr>
 800508a:	2800      	cmp	r0, #0
 800508c:	d03f      	beq.n	800510e <_vfiprintf_r+0x20a>
 800508e:	4b27      	ldr	r3, [pc, #156]	@ (800512c <_vfiprintf_r+0x228>)
 8005090:	bb1b      	cbnz	r3, 80050da <_vfiprintf_r+0x1d6>
 8005092:	9b03      	ldr	r3, [sp, #12]
 8005094:	3307      	adds	r3, #7
 8005096:	f023 0307 	bic.w	r3, r3, #7
 800509a:	3308      	adds	r3, #8
 800509c:	9303      	str	r3, [sp, #12]
 800509e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050a0:	443b      	add	r3, r7
 80050a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80050a4:	e76a      	b.n	8004f7c <_vfiprintf_r+0x78>
 80050a6:	460c      	mov	r4, r1
 80050a8:	2001      	movs	r0, #1
 80050aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80050ae:	e7a8      	b.n	8005002 <_vfiprintf_r+0xfe>
 80050b0:	2300      	movs	r3, #0
 80050b2:	f04f 0c0a 	mov.w	ip, #10
 80050b6:	4619      	mov	r1, r3
 80050b8:	3401      	adds	r4, #1
 80050ba:	9305      	str	r3, [sp, #20]
 80050bc:	4620      	mov	r0, r4
 80050be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050c2:	3a30      	subs	r2, #48	@ 0x30
 80050c4:	2a09      	cmp	r2, #9
 80050c6:	d903      	bls.n	80050d0 <_vfiprintf_r+0x1cc>
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0c6      	beq.n	800505a <_vfiprintf_r+0x156>
 80050cc:	9105      	str	r1, [sp, #20]
 80050ce:	e7c4      	b.n	800505a <_vfiprintf_r+0x156>
 80050d0:	4604      	mov	r4, r0
 80050d2:	2301      	movs	r3, #1
 80050d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80050d8:	e7f0      	b.n	80050bc <_vfiprintf_r+0x1b8>
 80050da:	ab03      	add	r3, sp, #12
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	462a      	mov	r2, r5
 80050e0:	4630      	mov	r0, r6
 80050e2:	4b13      	ldr	r3, [pc, #76]	@ (8005130 <_vfiprintf_r+0x22c>)
 80050e4:	a904      	add	r1, sp, #16
 80050e6:	f3af 8000 	nop.w
 80050ea:	4607      	mov	r7, r0
 80050ec:	1c78      	adds	r0, r7, #1
 80050ee:	d1d6      	bne.n	800509e <_vfiprintf_r+0x19a>
 80050f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80050f2:	07d9      	lsls	r1, r3, #31
 80050f4:	d405      	bmi.n	8005102 <_vfiprintf_r+0x1fe>
 80050f6:	89ab      	ldrh	r3, [r5, #12]
 80050f8:	059a      	lsls	r2, r3, #22
 80050fa:	d402      	bmi.n	8005102 <_vfiprintf_r+0x1fe>
 80050fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80050fe:	f7fe fcc9 	bl	8003a94 <__retarget_lock_release_recursive>
 8005102:	89ab      	ldrh	r3, [r5, #12]
 8005104:	065b      	lsls	r3, r3, #25
 8005106:	f53f af1f 	bmi.w	8004f48 <_vfiprintf_r+0x44>
 800510a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800510c:	e71e      	b.n	8004f4c <_vfiprintf_r+0x48>
 800510e:	ab03      	add	r3, sp, #12
 8005110:	9300      	str	r3, [sp, #0]
 8005112:	462a      	mov	r2, r5
 8005114:	4630      	mov	r0, r6
 8005116:	4b06      	ldr	r3, [pc, #24]	@ (8005130 <_vfiprintf_r+0x22c>)
 8005118:	a904      	add	r1, sp, #16
 800511a:	f000 f87d 	bl	8005218 <_printf_i>
 800511e:	e7e4      	b.n	80050ea <_vfiprintf_r+0x1e6>
 8005120:	08005873 	.word	0x08005873
 8005124:	08005879 	.word	0x08005879
 8005128:	0800587d 	.word	0x0800587d
 800512c:	00000000 	.word	0x00000000
 8005130:	08004ee1 	.word	0x08004ee1

08005134 <_printf_common>:
 8005134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005138:	4616      	mov	r6, r2
 800513a:	4698      	mov	r8, r3
 800513c:	688a      	ldr	r2, [r1, #8]
 800513e:	690b      	ldr	r3, [r1, #16]
 8005140:	4607      	mov	r7, r0
 8005142:	4293      	cmp	r3, r2
 8005144:	bfb8      	it	lt
 8005146:	4613      	movlt	r3, r2
 8005148:	6033      	str	r3, [r6, #0]
 800514a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800514e:	460c      	mov	r4, r1
 8005150:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005154:	b10a      	cbz	r2, 800515a <_printf_common+0x26>
 8005156:	3301      	adds	r3, #1
 8005158:	6033      	str	r3, [r6, #0]
 800515a:	6823      	ldr	r3, [r4, #0]
 800515c:	0699      	lsls	r1, r3, #26
 800515e:	bf42      	ittt	mi
 8005160:	6833      	ldrmi	r3, [r6, #0]
 8005162:	3302      	addmi	r3, #2
 8005164:	6033      	strmi	r3, [r6, #0]
 8005166:	6825      	ldr	r5, [r4, #0]
 8005168:	f015 0506 	ands.w	r5, r5, #6
 800516c:	d106      	bne.n	800517c <_printf_common+0x48>
 800516e:	f104 0a19 	add.w	sl, r4, #25
 8005172:	68e3      	ldr	r3, [r4, #12]
 8005174:	6832      	ldr	r2, [r6, #0]
 8005176:	1a9b      	subs	r3, r3, r2
 8005178:	42ab      	cmp	r3, r5
 800517a:	dc2b      	bgt.n	80051d4 <_printf_common+0xa0>
 800517c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005180:	6822      	ldr	r2, [r4, #0]
 8005182:	3b00      	subs	r3, #0
 8005184:	bf18      	it	ne
 8005186:	2301      	movne	r3, #1
 8005188:	0692      	lsls	r2, r2, #26
 800518a:	d430      	bmi.n	80051ee <_printf_common+0xba>
 800518c:	4641      	mov	r1, r8
 800518e:	4638      	mov	r0, r7
 8005190:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005194:	47c8      	blx	r9
 8005196:	3001      	adds	r0, #1
 8005198:	d023      	beq.n	80051e2 <_printf_common+0xae>
 800519a:	6823      	ldr	r3, [r4, #0]
 800519c:	6922      	ldr	r2, [r4, #16]
 800519e:	f003 0306 	and.w	r3, r3, #6
 80051a2:	2b04      	cmp	r3, #4
 80051a4:	bf14      	ite	ne
 80051a6:	2500      	movne	r5, #0
 80051a8:	6833      	ldreq	r3, [r6, #0]
 80051aa:	f04f 0600 	mov.w	r6, #0
 80051ae:	bf08      	it	eq
 80051b0:	68e5      	ldreq	r5, [r4, #12]
 80051b2:	f104 041a 	add.w	r4, r4, #26
 80051b6:	bf08      	it	eq
 80051b8:	1aed      	subeq	r5, r5, r3
 80051ba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80051be:	bf08      	it	eq
 80051c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051c4:	4293      	cmp	r3, r2
 80051c6:	bfc4      	itt	gt
 80051c8:	1a9b      	subgt	r3, r3, r2
 80051ca:	18ed      	addgt	r5, r5, r3
 80051cc:	42b5      	cmp	r5, r6
 80051ce:	d11a      	bne.n	8005206 <_printf_common+0xd2>
 80051d0:	2000      	movs	r0, #0
 80051d2:	e008      	b.n	80051e6 <_printf_common+0xb2>
 80051d4:	2301      	movs	r3, #1
 80051d6:	4652      	mov	r2, sl
 80051d8:	4641      	mov	r1, r8
 80051da:	4638      	mov	r0, r7
 80051dc:	47c8      	blx	r9
 80051de:	3001      	adds	r0, #1
 80051e0:	d103      	bne.n	80051ea <_printf_common+0xb6>
 80051e2:	f04f 30ff 	mov.w	r0, #4294967295
 80051e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051ea:	3501      	adds	r5, #1
 80051ec:	e7c1      	b.n	8005172 <_printf_common+0x3e>
 80051ee:	2030      	movs	r0, #48	@ 0x30
 80051f0:	18e1      	adds	r1, r4, r3
 80051f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80051f6:	1c5a      	adds	r2, r3, #1
 80051f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80051fc:	4422      	add	r2, r4
 80051fe:	3302      	adds	r3, #2
 8005200:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005204:	e7c2      	b.n	800518c <_printf_common+0x58>
 8005206:	2301      	movs	r3, #1
 8005208:	4622      	mov	r2, r4
 800520a:	4641      	mov	r1, r8
 800520c:	4638      	mov	r0, r7
 800520e:	47c8      	blx	r9
 8005210:	3001      	adds	r0, #1
 8005212:	d0e6      	beq.n	80051e2 <_printf_common+0xae>
 8005214:	3601      	adds	r6, #1
 8005216:	e7d9      	b.n	80051cc <_printf_common+0x98>

08005218 <_printf_i>:
 8005218:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800521c:	7e0f      	ldrb	r7, [r1, #24]
 800521e:	4691      	mov	r9, r2
 8005220:	2f78      	cmp	r7, #120	@ 0x78
 8005222:	4680      	mov	r8, r0
 8005224:	460c      	mov	r4, r1
 8005226:	469a      	mov	sl, r3
 8005228:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800522a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800522e:	d807      	bhi.n	8005240 <_printf_i+0x28>
 8005230:	2f62      	cmp	r7, #98	@ 0x62
 8005232:	d80a      	bhi.n	800524a <_printf_i+0x32>
 8005234:	2f00      	cmp	r7, #0
 8005236:	f000 80d1 	beq.w	80053dc <_printf_i+0x1c4>
 800523a:	2f58      	cmp	r7, #88	@ 0x58
 800523c:	f000 80b8 	beq.w	80053b0 <_printf_i+0x198>
 8005240:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005244:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005248:	e03a      	b.n	80052c0 <_printf_i+0xa8>
 800524a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800524e:	2b15      	cmp	r3, #21
 8005250:	d8f6      	bhi.n	8005240 <_printf_i+0x28>
 8005252:	a101      	add	r1, pc, #4	@ (adr r1, 8005258 <_printf_i+0x40>)
 8005254:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005258:	080052b1 	.word	0x080052b1
 800525c:	080052c5 	.word	0x080052c5
 8005260:	08005241 	.word	0x08005241
 8005264:	08005241 	.word	0x08005241
 8005268:	08005241 	.word	0x08005241
 800526c:	08005241 	.word	0x08005241
 8005270:	080052c5 	.word	0x080052c5
 8005274:	08005241 	.word	0x08005241
 8005278:	08005241 	.word	0x08005241
 800527c:	08005241 	.word	0x08005241
 8005280:	08005241 	.word	0x08005241
 8005284:	080053c3 	.word	0x080053c3
 8005288:	080052ef 	.word	0x080052ef
 800528c:	0800537d 	.word	0x0800537d
 8005290:	08005241 	.word	0x08005241
 8005294:	08005241 	.word	0x08005241
 8005298:	080053e5 	.word	0x080053e5
 800529c:	08005241 	.word	0x08005241
 80052a0:	080052ef 	.word	0x080052ef
 80052a4:	08005241 	.word	0x08005241
 80052a8:	08005241 	.word	0x08005241
 80052ac:	08005385 	.word	0x08005385
 80052b0:	6833      	ldr	r3, [r6, #0]
 80052b2:	1d1a      	adds	r2, r3, #4
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	6032      	str	r2, [r6, #0]
 80052b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80052c0:	2301      	movs	r3, #1
 80052c2:	e09c      	b.n	80053fe <_printf_i+0x1e6>
 80052c4:	6833      	ldr	r3, [r6, #0]
 80052c6:	6820      	ldr	r0, [r4, #0]
 80052c8:	1d19      	adds	r1, r3, #4
 80052ca:	6031      	str	r1, [r6, #0]
 80052cc:	0606      	lsls	r6, r0, #24
 80052ce:	d501      	bpl.n	80052d4 <_printf_i+0xbc>
 80052d0:	681d      	ldr	r5, [r3, #0]
 80052d2:	e003      	b.n	80052dc <_printf_i+0xc4>
 80052d4:	0645      	lsls	r5, r0, #25
 80052d6:	d5fb      	bpl.n	80052d0 <_printf_i+0xb8>
 80052d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80052dc:	2d00      	cmp	r5, #0
 80052de:	da03      	bge.n	80052e8 <_printf_i+0xd0>
 80052e0:	232d      	movs	r3, #45	@ 0x2d
 80052e2:	426d      	negs	r5, r5
 80052e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052e8:	230a      	movs	r3, #10
 80052ea:	4858      	ldr	r0, [pc, #352]	@ (800544c <_printf_i+0x234>)
 80052ec:	e011      	b.n	8005312 <_printf_i+0xfa>
 80052ee:	6821      	ldr	r1, [r4, #0]
 80052f0:	6833      	ldr	r3, [r6, #0]
 80052f2:	0608      	lsls	r0, r1, #24
 80052f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80052f8:	d402      	bmi.n	8005300 <_printf_i+0xe8>
 80052fa:	0649      	lsls	r1, r1, #25
 80052fc:	bf48      	it	mi
 80052fe:	b2ad      	uxthmi	r5, r5
 8005300:	2f6f      	cmp	r7, #111	@ 0x6f
 8005302:	6033      	str	r3, [r6, #0]
 8005304:	bf14      	ite	ne
 8005306:	230a      	movne	r3, #10
 8005308:	2308      	moveq	r3, #8
 800530a:	4850      	ldr	r0, [pc, #320]	@ (800544c <_printf_i+0x234>)
 800530c:	2100      	movs	r1, #0
 800530e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005312:	6866      	ldr	r6, [r4, #4]
 8005314:	2e00      	cmp	r6, #0
 8005316:	60a6      	str	r6, [r4, #8]
 8005318:	db05      	blt.n	8005326 <_printf_i+0x10e>
 800531a:	6821      	ldr	r1, [r4, #0]
 800531c:	432e      	orrs	r6, r5
 800531e:	f021 0104 	bic.w	r1, r1, #4
 8005322:	6021      	str	r1, [r4, #0]
 8005324:	d04b      	beq.n	80053be <_printf_i+0x1a6>
 8005326:	4616      	mov	r6, r2
 8005328:	fbb5 f1f3 	udiv	r1, r5, r3
 800532c:	fb03 5711 	mls	r7, r3, r1, r5
 8005330:	5dc7      	ldrb	r7, [r0, r7]
 8005332:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005336:	462f      	mov	r7, r5
 8005338:	42bb      	cmp	r3, r7
 800533a:	460d      	mov	r5, r1
 800533c:	d9f4      	bls.n	8005328 <_printf_i+0x110>
 800533e:	2b08      	cmp	r3, #8
 8005340:	d10b      	bne.n	800535a <_printf_i+0x142>
 8005342:	6823      	ldr	r3, [r4, #0]
 8005344:	07df      	lsls	r7, r3, #31
 8005346:	d508      	bpl.n	800535a <_printf_i+0x142>
 8005348:	6923      	ldr	r3, [r4, #16]
 800534a:	6861      	ldr	r1, [r4, #4]
 800534c:	4299      	cmp	r1, r3
 800534e:	bfde      	ittt	le
 8005350:	2330      	movle	r3, #48	@ 0x30
 8005352:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005356:	f106 36ff 	addle.w	r6, r6, #4294967295
 800535a:	1b92      	subs	r2, r2, r6
 800535c:	6122      	str	r2, [r4, #16]
 800535e:	464b      	mov	r3, r9
 8005360:	4621      	mov	r1, r4
 8005362:	4640      	mov	r0, r8
 8005364:	f8cd a000 	str.w	sl, [sp]
 8005368:	aa03      	add	r2, sp, #12
 800536a:	f7ff fee3 	bl	8005134 <_printf_common>
 800536e:	3001      	adds	r0, #1
 8005370:	d14a      	bne.n	8005408 <_printf_i+0x1f0>
 8005372:	f04f 30ff 	mov.w	r0, #4294967295
 8005376:	b004      	add	sp, #16
 8005378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800537c:	6823      	ldr	r3, [r4, #0]
 800537e:	f043 0320 	orr.w	r3, r3, #32
 8005382:	6023      	str	r3, [r4, #0]
 8005384:	2778      	movs	r7, #120	@ 0x78
 8005386:	4832      	ldr	r0, [pc, #200]	@ (8005450 <_printf_i+0x238>)
 8005388:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800538c:	6823      	ldr	r3, [r4, #0]
 800538e:	6831      	ldr	r1, [r6, #0]
 8005390:	061f      	lsls	r7, r3, #24
 8005392:	f851 5b04 	ldr.w	r5, [r1], #4
 8005396:	d402      	bmi.n	800539e <_printf_i+0x186>
 8005398:	065f      	lsls	r7, r3, #25
 800539a:	bf48      	it	mi
 800539c:	b2ad      	uxthmi	r5, r5
 800539e:	6031      	str	r1, [r6, #0]
 80053a0:	07d9      	lsls	r1, r3, #31
 80053a2:	bf44      	itt	mi
 80053a4:	f043 0320 	orrmi.w	r3, r3, #32
 80053a8:	6023      	strmi	r3, [r4, #0]
 80053aa:	b11d      	cbz	r5, 80053b4 <_printf_i+0x19c>
 80053ac:	2310      	movs	r3, #16
 80053ae:	e7ad      	b.n	800530c <_printf_i+0xf4>
 80053b0:	4826      	ldr	r0, [pc, #152]	@ (800544c <_printf_i+0x234>)
 80053b2:	e7e9      	b.n	8005388 <_printf_i+0x170>
 80053b4:	6823      	ldr	r3, [r4, #0]
 80053b6:	f023 0320 	bic.w	r3, r3, #32
 80053ba:	6023      	str	r3, [r4, #0]
 80053bc:	e7f6      	b.n	80053ac <_printf_i+0x194>
 80053be:	4616      	mov	r6, r2
 80053c0:	e7bd      	b.n	800533e <_printf_i+0x126>
 80053c2:	6833      	ldr	r3, [r6, #0]
 80053c4:	6825      	ldr	r5, [r4, #0]
 80053c6:	1d18      	adds	r0, r3, #4
 80053c8:	6961      	ldr	r1, [r4, #20]
 80053ca:	6030      	str	r0, [r6, #0]
 80053cc:	062e      	lsls	r6, r5, #24
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	d501      	bpl.n	80053d6 <_printf_i+0x1be>
 80053d2:	6019      	str	r1, [r3, #0]
 80053d4:	e002      	b.n	80053dc <_printf_i+0x1c4>
 80053d6:	0668      	lsls	r0, r5, #25
 80053d8:	d5fb      	bpl.n	80053d2 <_printf_i+0x1ba>
 80053da:	8019      	strh	r1, [r3, #0]
 80053dc:	2300      	movs	r3, #0
 80053de:	4616      	mov	r6, r2
 80053e0:	6123      	str	r3, [r4, #16]
 80053e2:	e7bc      	b.n	800535e <_printf_i+0x146>
 80053e4:	6833      	ldr	r3, [r6, #0]
 80053e6:	2100      	movs	r1, #0
 80053e8:	1d1a      	adds	r2, r3, #4
 80053ea:	6032      	str	r2, [r6, #0]
 80053ec:	681e      	ldr	r6, [r3, #0]
 80053ee:	6862      	ldr	r2, [r4, #4]
 80053f0:	4630      	mov	r0, r6
 80053f2:	f000 f907 	bl	8005604 <memchr>
 80053f6:	b108      	cbz	r0, 80053fc <_printf_i+0x1e4>
 80053f8:	1b80      	subs	r0, r0, r6
 80053fa:	6060      	str	r0, [r4, #4]
 80053fc:	6863      	ldr	r3, [r4, #4]
 80053fe:	6123      	str	r3, [r4, #16]
 8005400:	2300      	movs	r3, #0
 8005402:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005406:	e7aa      	b.n	800535e <_printf_i+0x146>
 8005408:	4632      	mov	r2, r6
 800540a:	4649      	mov	r1, r9
 800540c:	4640      	mov	r0, r8
 800540e:	6923      	ldr	r3, [r4, #16]
 8005410:	47d0      	blx	sl
 8005412:	3001      	adds	r0, #1
 8005414:	d0ad      	beq.n	8005372 <_printf_i+0x15a>
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	079b      	lsls	r3, r3, #30
 800541a:	d413      	bmi.n	8005444 <_printf_i+0x22c>
 800541c:	68e0      	ldr	r0, [r4, #12]
 800541e:	9b03      	ldr	r3, [sp, #12]
 8005420:	4298      	cmp	r0, r3
 8005422:	bfb8      	it	lt
 8005424:	4618      	movlt	r0, r3
 8005426:	e7a6      	b.n	8005376 <_printf_i+0x15e>
 8005428:	2301      	movs	r3, #1
 800542a:	4632      	mov	r2, r6
 800542c:	4649      	mov	r1, r9
 800542e:	4640      	mov	r0, r8
 8005430:	47d0      	blx	sl
 8005432:	3001      	adds	r0, #1
 8005434:	d09d      	beq.n	8005372 <_printf_i+0x15a>
 8005436:	3501      	adds	r5, #1
 8005438:	68e3      	ldr	r3, [r4, #12]
 800543a:	9903      	ldr	r1, [sp, #12]
 800543c:	1a5b      	subs	r3, r3, r1
 800543e:	42ab      	cmp	r3, r5
 8005440:	dcf2      	bgt.n	8005428 <_printf_i+0x210>
 8005442:	e7eb      	b.n	800541c <_printf_i+0x204>
 8005444:	2500      	movs	r5, #0
 8005446:	f104 0619 	add.w	r6, r4, #25
 800544a:	e7f5      	b.n	8005438 <_printf_i+0x220>
 800544c:	08005884 	.word	0x08005884
 8005450:	08005895 	.word	0x08005895

08005454 <__swbuf_r>:
 8005454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005456:	460e      	mov	r6, r1
 8005458:	4614      	mov	r4, r2
 800545a:	4605      	mov	r5, r0
 800545c:	b118      	cbz	r0, 8005466 <__swbuf_r+0x12>
 800545e:	6a03      	ldr	r3, [r0, #32]
 8005460:	b90b      	cbnz	r3, 8005466 <__swbuf_r+0x12>
 8005462:	f7fe f9f1 	bl	8003848 <__sinit>
 8005466:	69a3      	ldr	r3, [r4, #24]
 8005468:	60a3      	str	r3, [r4, #8]
 800546a:	89a3      	ldrh	r3, [r4, #12]
 800546c:	071a      	lsls	r2, r3, #28
 800546e:	d501      	bpl.n	8005474 <__swbuf_r+0x20>
 8005470:	6923      	ldr	r3, [r4, #16]
 8005472:	b943      	cbnz	r3, 8005486 <__swbuf_r+0x32>
 8005474:	4621      	mov	r1, r4
 8005476:	4628      	mov	r0, r5
 8005478:	f000 f82a 	bl	80054d0 <__swsetup_r>
 800547c:	b118      	cbz	r0, 8005486 <__swbuf_r+0x32>
 800547e:	f04f 37ff 	mov.w	r7, #4294967295
 8005482:	4638      	mov	r0, r7
 8005484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005486:	6823      	ldr	r3, [r4, #0]
 8005488:	6922      	ldr	r2, [r4, #16]
 800548a:	b2f6      	uxtb	r6, r6
 800548c:	1a98      	subs	r0, r3, r2
 800548e:	6963      	ldr	r3, [r4, #20]
 8005490:	4637      	mov	r7, r6
 8005492:	4283      	cmp	r3, r0
 8005494:	dc05      	bgt.n	80054a2 <__swbuf_r+0x4e>
 8005496:	4621      	mov	r1, r4
 8005498:	4628      	mov	r0, r5
 800549a:	f7ff fc81 	bl	8004da0 <_fflush_r>
 800549e:	2800      	cmp	r0, #0
 80054a0:	d1ed      	bne.n	800547e <__swbuf_r+0x2a>
 80054a2:	68a3      	ldr	r3, [r4, #8]
 80054a4:	3b01      	subs	r3, #1
 80054a6:	60a3      	str	r3, [r4, #8]
 80054a8:	6823      	ldr	r3, [r4, #0]
 80054aa:	1c5a      	adds	r2, r3, #1
 80054ac:	6022      	str	r2, [r4, #0]
 80054ae:	701e      	strb	r6, [r3, #0]
 80054b0:	6962      	ldr	r2, [r4, #20]
 80054b2:	1c43      	adds	r3, r0, #1
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d004      	beq.n	80054c2 <__swbuf_r+0x6e>
 80054b8:	89a3      	ldrh	r3, [r4, #12]
 80054ba:	07db      	lsls	r3, r3, #31
 80054bc:	d5e1      	bpl.n	8005482 <__swbuf_r+0x2e>
 80054be:	2e0a      	cmp	r6, #10
 80054c0:	d1df      	bne.n	8005482 <__swbuf_r+0x2e>
 80054c2:	4621      	mov	r1, r4
 80054c4:	4628      	mov	r0, r5
 80054c6:	f7ff fc6b 	bl	8004da0 <_fflush_r>
 80054ca:	2800      	cmp	r0, #0
 80054cc:	d0d9      	beq.n	8005482 <__swbuf_r+0x2e>
 80054ce:	e7d6      	b.n	800547e <__swbuf_r+0x2a>

080054d0 <__swsetup_r>:
 80054d0:	b538      	push	{r3, r4, r5, lr}
 80054d2:	4b29      	ldr	r3, [pc, #164]	@ (8005578 <__swsetup_r+0xa8>)
 80054d4:	4605      	mov	r5, r0
 80054d6:	6818      	ldr	r0, [r3, #0]
 80054d8:	460c      	mov	r4, r1
 80054da:	b118      	cbz	r0, 80054e4 <__swsetup_r+0x14>
 80054dc:	6a03      	ldr	r3, [r0, #32]
 80054de:	b90b      	cbnz	r3, 80054e4 <__swsetup_r+0x14>
 80054e0:	f7fe f9b2 	bl	8003848 <__sinit>
 80054e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054e8:	0719      	lsls	r1, r3, #28
 80054ea:	d422      	bmi.n	8005532 <__swsetup_r+0x62>
 80054ec:	06da      	lsls	r2, r3, #27
 80054ee:	d407      	bmi.n	8005500 <__swsetup_r+0x30>
 80054f0:	2209      	movs	r2, #9
 80054f2:	602a      	str	r2, [r5, #0]
 80054f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80054f8:	f04f 30ff 	mov.w	r0, #4294967295
 80054fc:	81a3      	strh	r3, [r4, #12]
 80054fe:	e033      	b.n	8005568 <__swsetup_r+0x98>
 8005500:	0758      	lsls	r0, r3, #29
 8005502:	d512      	bpl.n	800552a <__swsetup_r+0x5a>
 8005504:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005506:	b141      	cbz	r1, 800551a <__swsetup_r+0x4a>
 8005508:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800550c:	4299      	cmp	r1, r3
 800550e:	d002      	beq.n	8005516 <__swsetup_r+0x46>
 8005510:	4628      	mov	r0, r5
 8005512:	f7fe fad5 	bl	8003ac0 <_free_r>
 8005516:	2300      	movs	r3, #0
 8005518:	6363      	str	r3, [r4, #52]	@ 0x34
 800551a:	89a3      	ldrh	r3, [r4, #12]
 800551c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005520:	81a3      	strh	r3, [r4, #12]
 8005522:	2300      	movs	r3, #0
 8005524:	6063      	str	r3, [r4, #4]
 8005526:	6923      	ldr	r3, [r4, #16]
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	89a3      	ldrh	r3, [r4, #12]
 800552c:	f043 0308 	orr.w	r3, r3, #8
 8005530:	81a3      	strh	r3, [r4, #12]
 8005532:	6923      	ldr	r3, [r4, #16]
 8005534:	b94b      	cbnz	r3, 800554a <__swsetup_r+0x7a>
 8005536:	89a3      	ldrh	r3, [r4, #12]
 8005538:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800553c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005540:	d003      	beq.n	800554a <__swsetup_r+0x7a>
 8005542:	4621      	mov	r1, r4
 8005544:	4628      	mov	r0, r5
 8005546:	f000 f890 	bl	800566a <__smakebuf_r>
 800554a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800554e:	f013 0201 	ands.w	r2, r3, #1
 8005552:	d00a      	beq.n	800556a <__swsetup_r+0x9a>
 8005554:	2200      	movs	r2, #0
 8005556:	60a2      	str	r2, [r4, #8]
 8005558:	6962      	ldr	r2, [r4, #20]
 800555a:	4252      	negs	r2, r2
 800555c:	61a2      	str	r2, [r4, #24]
 800555e:	6922      	ldr	r2, [r4, #16]
 8005560:	b942      	cbnz	r2, 8005574 <__swsetup_r+0xa4>
 8005562:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005566:	d1c5      	bne.n	80054f4 <__swsetup_r+0x24>
 8005568:	bd38      	pop	{r3, r4, r5, pc}
 800556a:	0799      	lsls	r1, r3, #30
 800556c:	bf58      	it	pl
 800556e:	6962      	ldrpl	r2, [r4, #20]
 8005570:	60a2      	str	r2, [r4, #8]
 8005572:	e7f4      	b.n	800555e <__swsetup_r+0x8e>
 8005574:	2000      	movs	r0, #0
 8005576:	e7f7      	b.n	8005568 <__swsetup_r+0x98>
 8005578:	20000188 	.word	0x20000188

0800557c <_raise_r>:
 800557c:	291f      	cmp	r1, #31
 800557e:	b538      	push	{r3, r4, r5, lr}
 8005580:	4605      	mov	r5, r0
 8005582:	460c      	mov	r4, r1
 8005584:	d904      	bls.n	8005590 <_raise_r+0x14>
 8005586:	2316      	movs	r3, #22
 8005588:	6003      	str	r3, [r0, #0]
 800558a:	f04f 30ff 	mov.w	r0, #4294967295
 800558e:	bd38      	pop	{r3, r4, r5, pc}
 8005590:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005592:	b112      	cbz	r2, 800559a <_raise_r+0x1e>
 8005594:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005598:	b94b      	cbnz	r3, 80055ae <_raise_r+0x32>
 800559a:	4628      	mov	r0, r5
 800559c:	f000 f830 	bl	8005600 <_getpid_r>
 80055a0:	4622      	mov	r2, r4
 80055a2:	4601      	mov	r1, r0
 80055a4:	4628      	mov	r0, r5
 80055a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055aa:	f000 b817 	b.w	80055dc <_kill_r>
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d00a      	beq.n	80055c8 <_raise_r+0x4c>
 80055b2:	1c59      	adds	r1, r3, #1
 80055b4:	d103      	bne.n	80055be <_raise_r+0x42>
 80055b6:	2316      	movs	r3, #22
 80055b8:	6003      	str	r3, [r0, #0]
 80055ba:	2001      	movs	r0, #1
 80055bc:	e7e7      	b.n	800558e <_raise_r+0x12>
 80055be:	2100      	movs	r1, #0
 80055c0:	4620      	mov	r0, r4
 80055c2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80055c6:	4798      	blx	r3
 80055c8:	2000      	movs	r0, #0
 80055ca:	e7e0      	b.n	800558e <_raise_r+0x12>

080055cc <raise>:
 80055cc:	4b02      	ldr	r3, [pc, #8]	@ (80055d8 <raise+0xc>)
 80055ce:	4601      	mov	r1, r0
 80055d0:	6818      	ldr	r0, [r3, #0]
 80055d2:	f7ff bfd3 	b.w	800557c <_raise_r>
 80055d6:	bf00      	nop
 80055d8:	20000188 	.word	0x20000188

080055dc <_kill_r>:
 80055dc:	b538      	push	{r3, r4, r5, lr}
 80055de:	2300      	movs	r3, #0
 80055e0:	4d06      	ldr	r5, [pc, #24]	@ (80055fc <_kill_r+0x20>)
 80055e2:	4604      	mov	r4, r0
 80055e4:	4608      	mov	r0, r1
 80055e6:	4611      	mov	r1, r2
 80055e8:	602b      	str	r3, [r5, #0]
 80055ea:	f7fb ff73 	bl	80014d4 <_kill>
 80055ee:	1c43      	adds	r3, r0, #1
 80055f0:	d102      	bne.n	80055f8 <_kill_r+0x1c>
 80055f2:	682b      	ldr	r3, [r5, #0]
 80055f4:	b103      	cbz	r3, 80055f8 <_kill_r+0x1c>
 80055f6:	6023      	str	r3, [r4, #0]
 80055f8:	bd38      	pop	{r3, r4, r5, pc}
 80055fa:	bf00      	nop
 80055fc:	200004f0 	.word	0x200004f0

08005600 <_getpid_r>:
 8005600:	f7fb bf61 	b.w	80014c6 <_getpid>

08005604 <memchr>:
 8005604:	4603      	mov	r3, r0
 8005606:	b510      	push	{r4, lr}
 8005608:	b2c9      	uxtb	r1, r1
 800560a:	4402      	add	r2, r0
 800560c:	4293      	cmp	r3, r2
 800560e:	4618      	mov	r0, r3
 8005610:	d101      	bne.n	8005616 <memchr+0x12>
 8005612:	2000      	movs	r0, #0
 8005614:	e003      	b.n	800561e <memchr+0x1a>
 8005616:	7804      	ldrb	r4, [r0, #0]
 8005618:	3301      	adds	r3, #1
 800561a:	428c      	cmp	r4, r1
 800561c:	d1f6      	bne.n	800560c <memchr+0x8>
 800561e:	bd10      	pop	{r4, pc}

08005620 <__swhatbuf_r>:
 8005620:	b570      	push	{r4, r5, r6, lr}
 8005622:	460c      	mov	r4, r1
 8005624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005628:	4615      	mov	r5, r2
 800562a:	2900      	cmp	r1, #0
 800562c:	461e      	mov	r6, r3
 800562e:	b096      	sub	sp, #88	@ 0x58
 8005630:	da0c      	bge.n	800564c <__swhatbuf_r+0x2c>
 8005632:	89a3      	ldrh	r3, [r4, #12]
 8005634:	2100      	movs	r1, #0
 8005636:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800563a:	bf14      	ite	ne
 800563c:	2340      	movne	r3, #64	@ 0x40
 800563e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005642:	2000      	movs	r0, #0
 8005644:	6031      	str	r1, [r6, #0]
 8005646:	602b      	str	r3, [r5, #0]
 8005648:	b016      	add	sp, #88	@ 0x58
 800564a:	bd70      	pop	{r4, r5, r6, pc}
 800564c:	466a      	mov	r2, sp
 800564e:	f000 f849 	bl	80056e4 <_fstat_r>
 8005652:	2800      	cmp	r0, #0
 8005654:	dbed      	blt.n	8005632 <__swhatbuf_r+0x12>
 8005656:	9901      	ldr	r1, [sp, #4]
 8005658:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800565c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005660:	4259      	negs	r1, r3
 8005662:	4159      	adcs	r1, r3
 8005664:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005668:	e7eb      	b.n	8005642 <__swhatbuf_r+0x22>

0800566a <__smakebuf_r>:
 800566a:	898b      	ldrh	r3, [r1, #12]
 800566c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800566e:	079d      	lsls	r5, r3, #30
 8005670:	4606      	mov	r6, r0
 8005672:	460c      	mov	r4, r1
 8005674:	d507      	bpl.n	8005686 <__smakebuf_r+0x1c>
 8005676:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800567a:	6023      	str	r3, [r4, #0]
 800567c:	6123      	str	r3, [r4, #16]
 800567e:	2301      	movs	r3, #1
 8005680:	6163      	str	r3, [r4, #20]
 8005682:	b003      	add	sp, #12
 8005684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005686:	466a      	mov	r2, sp
 8005688:	ab01      	add	r3, sp, #4
 800568a:	f7ff ffc9 	bl	8005620 <__swhatbuf_r>
 800568e:	9f00      	ldr	r7, [sp, #0]
 8005690:	4605      	mov	r5, r0
 8005692:	4639      	mov	r1, r7
 8005694:	4630      	mov	r0, r6
 8005696:	f7fe fdb7 	bl	8004208 <_malloc_r>
 800569a:	b948      	cbnz	r0, 80056b0 <__smakebuf_r+0x46>
 800569c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056a0:	059a      	lsls	r2, r3, #22
 80056a2:	d4ee      	bmi.n	8005682 <__smakebuf_r+0x18>
 80056a4:	f023 0303 	bic.w	r3, r3, #3
 80056a8:	f043 0302 	orr.w	r3, r3, #2
 80056ac:	81a3      	strh	r3, [r4, #12]
 80056ae:	e7e2      	b.n	8005676 <__smakebuf_r+0xc>
 80056b0:	89a3      	ldrh	r3, [r4, #12]
 80056b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80056b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056ba:	81a3      	strh	r3, [r4, #12]
 80056bc:	9b01      	ldr	r3, [sp, #4]
 80056be:	6020      	str	r0, [r4, #0]
 80056c0:	b15b      	cbz	r3, 80056da <__smakebuf_r+0x70>
 80056c2:	4630      	mov	r0, r6
 80056c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056c8:	f000 f81e 	bl	8005708 <_isatty_r>
 80056cc:	b128      	cbz	r0, 80056da <__smakebuf_r+0x70>
 80056ce:	89a3      	ldrh	r3, [r4, #12]
 80056d0:	f023 0303 	bic.w	r3, r3, #3
 80056d4:	f043 0301 	orr.w	r3, r3, #1
 80056d8:	81a3      	strh	r3, [r4, #12]
 80056da:	89a3      	ldrh	r3, [r4, #12]
 80056dc:	431d      	orrs	r5, r3
 80056de:	81a5      	strh	r5, [r4, #12]
 80056e0:	e7cf      	b.n	8005682 <__smakebuf_r+0x18>
	...

080056e4 <_fstat_r>:
 80056e4:	b538      	push	{r3, r4, r5, lr}
 80056e6:	2300      	movs	r3, #0
 80056e8:	4d06      	ldr	r5, [pc, #24]	@ (8005704 <_fstat_r+0x20>)
 80056ea:	4604      	mov	r4, r0
 80056ec:	4608      	mov	r0, r1
 80056ee:	4611      	mov	r1, r2
 80056f0:	602b      	str	r3, [r5, #0]
 80056f2:	f7fb ff4e 	bl	8001592 <_fstat>
 80056f6:	1c43      	adds	r3, r0, #1
 80056f8:	d102      	bne.n	8005700 <_fstat_r+0x1c>
 80056fa:	682b      	ldr	r3, [r5, #0]
 80056fc:	b103      	cbz	r3, 8005700 <_fstat_r+0x1c>
 80056fe:	6023      	str	r3, [r4, #0]
 8005700:	bd38      	pop	{r3, r4, r5, pc}
 8005702:	bf00      	nop
 8005704:	200004f0 	.word	0x200004f0

08005708 <_isatty_r>:
 8005708:	b538      	push	{r3, r4, r5, lr}
 800570a:	2300      	movs	r3, #0
 800570c:	4d05      	ldr	r5, [pc, #20]	@ (8005724 <_isatty_r+0x1c>)
 800570e:	4604      	mov	r4, r0
 8005710:	4608      	mov	r0, r1
 8005712:	602b      	str	r3, [r5, #0]
 8005714:	f7fb ff4c 	bl	80015b0 <_isatty>
 8005718:	1c43      	adds	r3, r0, #1
 800571a:	d102      	bne.n	8005722 <_isatty_r+0x1a>
 800571c:	682b      	ldr	r3, [r5, #0]
 800571e:	b103      	cbz	r3, 8005722 <_isatty_r+0x1a>
 8005720:	6023      	str	r3, [r4, #0]
 8005722:	bd38      	pop	{r3, r4, r5, pc}
 8005724:	200004f0 	.word	0x200004f0

08005728 <_init>:
 8005728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800572a:	bf00      	nop
 800572c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800572e:	bc08      	pop	{r3}
 8005730:	469e      	mov	lr, r3
 8005732:	4770      	bx	lr

08005734 <_fini>:
 8005734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005736:	bf00      	nop
 8005738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800573a:	bc08      	pop	{r3}
 800573c:	469e      	mov	lr, r3
 800573e:	4770      	bx	lr
