$date
	Sun Aug 01 19:20:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_3_input_nand_gate $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % GND $end
$var wire 1 & PWR $end
$var wire 1 ! Y $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z(
z'
1&
0%
0$
0#
0"
1!
$end
#1000
z'
1#
#2000
z'
0#
1"
#3000
0!
1#
0'
0(
1$
#4000
z'
0#
1!
0"
#5000
0'
1#
#6000
0#
1"
z'
z(
0$
#7000
z'
1#
#8000
z'
0#
0"
#9000
1#
0'
0(
1$
#10000
z'
0#
1!
1"
#11000
0!
0'
1#
#12000
0#
0"
1!
z'
z(
0$
#13000
z'
1#
#14000
z'
0#
1"
#15000
0!
1#
0'
0(
1$
#16000
z'
0#
1!
0"
#17000
0'
1#
#18000
0#
1"
z'
z(
0$
#19000
z'
1#
#20000
z'
0#
0"
