{"sha": "c3b9a8d6883c6b5cb8ba9b825869b257ba388757", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzNiOWE4ZDY4ODNjNmI1Y2I4YmE5YjgyNTg2OWIyNTdiYTM4ODc1Nw==", "commit": {"author": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2007-06-05T12:53:27Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2007-06-05T12:53:27Z"}, "message": "constraints.md (\"z\"): Replaced by ...\n\n2007-06-05  H.J. Lu  <hongjiu.lu@intel.com>\n\n\t* config/i386/constraints.md (\"z\"): Replaced by ...\n\t(\"Y0\"): This.\n\t* config/i386/sse.md (sse4_1_blendvpd): Likewise.\n\t(sse4_1_blendvps): Likewise.\n\t(sse4_1_pblendvb): Likewise.\n\t(sse4_2_pcmpestr): Likewise.\n\t(sse4_2_pcmpestrm): Likewise.\n\t(sse4_2_pcmpestr_cconly): Likewise.\n\t(sse4_2_pcmpistr): Likewise.\n\t(sse4_2_pcmpistrm): Likewise.\n\t(sse4_2_pcmpistr_cconly): Likewise.\n\nMove testsuite ChangeLog to testsuite/ChangeLog.\n\nFrom-SVN: r125332", "tree": {"sha": "3999da5a15f73347ef9b0f4b933498b50366429f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/3999da5a15f73347ef9b0f4b933498b50366429f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c3b9a8d6883c6b5cb8ba9b825869b257ba388757", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c3b9a8d6883c6b5cb8ba9b825869b257ba388757", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c3b9a8d6883c6b5cb8ba9b825869b257ba388757", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c3b9a8d6883c6b5cb8ba9b825869b257ba388757/comments", "author": null, "committer": null, "parents": [{"sha": "b8ff1d5bbb496e1afc8580f129706e18ddad09ea", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b8ff1d5bbb496e1afc8580f129706e18ddad09ea", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b8ff1d5bbb496e1afc8580f129706e18ddad09ea"}], "stats": {"total": 52, "additions": 35, "deletions": 17}, "files": [{"sha": "fee898b04c71e99235f962df75f3763286f57c59", "filename": "gcc/ChangeLog", "status": "modified", "additions": 16, "deletions": 3, "changes": 19, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c3b9a8d6883c6b5cb8ba9b825869b257ba388757/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c3b9a8d6883c6b5cb8ba9b825869b257ba388757/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c3b9a8d6883c6b5cb8ba9b825869b257ba388757", "patch": "@@ -1,8 +1,21 @@\n+2007-06-05  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config/i386/constraints.md (\"z\"): Replaced by ...\n+\t(\"Y0\"): This.\n+\t* config/i386/sse.md (sse4_1_blendvpd): Likewise.\n+\t(sse4_1_blendvps): Likewise.\n+\t(sse4_1_pblendvb): Likewise.\n+\t(sse4_2_pcmpestr): Likewise.\n+\t(sse4_2_pcmpestrm): Likewise.\n+\t(sse4_2_pcmpestr_cconly): Likewise.\n+\t(sse4_2_pcmpistr): Likewise.\n+\t(sse4_2_pcmpistrm): Likewise.\n+\t(sse4_2_pcmpistr_cconly): Likewise.\n+\n 2007-06-05  Razya Ladelsky  <razya@il.ibm.com>\n \n-        * matrix-reorg.c (transform_access_sites): Fix computation.\n-        (transform_allocation_sites): Same.\n-        * testsuite/gcc.dg/matrix/matrix-6.c: Remove conversion.\n+\t* matrix-reorg.c (transform_access_sites): Fix computation.\n+\t(transform_allocation_sites): Same.\n \n 2007-06-05  Uros Bizjak  <ubizjak@gmail.com>\n "}, {"sha": "452bc426d61d216d694bf84800d9bed996f5c82b", "filename": "gcc/config/i386/constraints.md", "status": "modified", "additions": 6, "deletions": 5, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c3b9a8d6883c6b5cb8ba9b825869b257ba388757/gcc%2Fconfig%2Fi386%2Fconstraints.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c3b9a8d6883c6b5cb8ba9b825869b257ba388757/gcc%2Fconfig%2Fi386%2Fconstraints.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fconstraints.md?ref=c3b9a8d6883c6b5cb8ba9b825869b257ba388757", "patch": "@@ -19,8 +19,8 @@\n ;; Boston, MA 02110-1301, USA.\n \n ;;; Unused letters:\n-;;;     B     H           TU W\n-;;;           h jk          vw\n+;;;     B     H           TU W   \n+;;;           h jk          vw  z\n \n ;; Integer register constraints.\n ;; It is not necessary to define 'r' here.\n@@ -83,14 +83,15 @@\n (define_register_constraint \"x\" \"TARGET_SSE ? SSE_REGS : NO_REGS\"\n  \"Any SSE register.\")\n \n-(define_register_constraint \"z\" \"TARGET_SSE ? SSE_FIRST_REG : NO_REGS\"\n- \"First SSE register (@code{%xmm0}).\")\n-\n ;; We use the Y prefix to denote any number of conditional register sets:\n+;;  0\tFirst SSE register.\n ;;  2\tSSE2 enabled\n ;;  i\tSSE2 inter-unit moves enabled\n ;;  m\tMMX inter-unit moves enabled\n \n+(define_register_constraint \"Y0\" \"TARGET_SSE ? SSE_FIRST_REG : NO_REGS\"\n+ \"First SSE register (@code{%xmm0}).\")\n+\n (define_register_constraint \"Y2\" \"TARGET_SSE2 ? SSE_REGS : NO_REGS\"\n  \"@internal Any SSE register, when SSE2 is enabled.\")\n "}, {"sha": "a6c6ad8d5d17bc3b24a45d5bc92b6e0f882e2b8f", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c3b9a8d6883c6b5cb8ba9b825869b257ba388757/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c3b9a8d6883c6b5cb8ba9b825869b257ba388757/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=c3b9a8d6883c6b5cb8ba9b825869b257ba388757", "patch": "@@ -5844,7 +5844,7 @@\n   [(set (match_operand:V2DF 0 \"reg_not_xmm0_operand\" \"=x\")\n \t(unspec:V2DF [(match_operand:V2DF 1 \"reg_not_xmm0_operand\"  \"0\")\n \t\t      (match_operand:V2DF 2 \"nonimm_not_xmm0_operand\" \"xm\")\n-\t\t      (match_operand:V2DF 3 \"register_operand\" \"z\")]\n+\t\t      (match_operand:V2DF 3 \"register_operand\" \"Y0\")]\n \t\t     UNSPEC_BLENDV))]\n   \"TARGET_SSE4_1\"\n   \"blendvpd\\t{%3, %2, %0|%0, %2, %3}\"\n@@ -5856,7 +5856,7 @@\n   [(set (match_operand:V4SF 0 \"reg_not_xmm0_operand\" \"=x\")\n \t(unspec:V4SF [(match_operand:V4SF 1 \"reg_not_xmm0_operand\" \"0\")\n \t\t      (match_operand:V4SF 2 \"nonimm_not_xmm0_operand\" \"xm\")\n-\t\t      (match_operand:V4SF 3 \"register_operand\" \"z\")]\n+\t\t      (match_operand:V4SF 3 \"register_operand\" \"Y0\")]\n \t\t     UNSPEC_BLENDV))]\n   \"TARGET_SSE4_1\"\n   \"blendvps\\t{%3, %2, %0|%0, %2, %3}\"\n@@ -5927,7 +5927,7 @@\n   [(set (match_operand:V16QI 0 \"reg_not_xmm0_operand\" \"=x\")\n \t(unspec:V16QI [(match_operand:V16QI 1 \"reg_not_xmm0_operand\"  \"0\")\n \t\t       (match_operand:V16QI 2 \"nonimm_not_xmm0_operand\" \"xm\")\n-\t\t       (match_operand:V16QI 3 \"register_operand\" \"z\")]\n+\t\t       (match_operand:V16QI 3 \"register_operand\" \"Y0\")]\n \t\t      UNSPEC_BLENDV))]\n   \"TARGET_SSE4_1\"\n   \"pblendvb\\t{%3, %2, %0|%0, %2, %3}\"\n@@ -6399,7 +6399,7 @@\n \t   (match_operand:SI 5 \"register_operand\" \"d,d\")\n \t   (match_operand:SI 6 \"const_0_to_255_operand\" \"n,n\")]\n \t  UNSPEC_PCMPESTR))\n-   (set (match_operand:V16QI 1 \"register_operand\" \"=z,z\")\n+   (set (match_operand:V16QI 1 \"register_operand\" \"=Y0,Y0\")\n \t(unspec:V16QI\n \t  [(match_dup 2)\n \t   (match_dup 3)\n@@ -6471,7 +6471,7 @@\n    (set_attr \"mode\" \"TI\")])\n \n (define_insn \"sse4_2_pcmpestrm\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=z,z\")\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=Y0,Y0\")\n \t(unspec:V16QI\n \t  [(match_operand:V16QI 1 \"register_operand\" \"x,x\")\n \t   (match_operand:SI 2 \"register_operand\" \"a,a\")\n@@ -6505,7 +6505,7 @@\n \t   (match_operand:SI 4 \"const_0_to_255_operand\" \"n,n,n,n\")]\n \t  UNSPEC_PCMPESTR))\n    (clobber (match_scratch:SI    5 \"=c,c,X,X\"))\n-   (clobber (match_scratch:V16QI 6 \"=X,X,z,z\"))]\n+   (clobber (match_scratch:V16QI 6 \"=X,X,Y0,Y0\"))]\n   \"TARGET_SSE4_2\"\n   \"@\n    pcmpestri\\t{%4, %2, %0|%0, %2, %4}\n@@ -6525,7 +6525,7 @@\n \t   (match_operand:V16QI 3 \"nonimmediate_operand\" \"x,m\")\n \t   (match_operand:SI 4 \"const_0_to_255_operand\" \"n,n\")]\n \t  UNSPEC_PCMPISTR))\n-   (set (match_operand:V16QI 1 \"register_operand\" \"=z,z\")\n+   (set (match_operand:V16QI 1 \"register_operand\" \"=Y0,Y0\")\n \t(unspec:V16QI\n \t  [(match_dup 2)\n \t   (match_dup 3)\n@@ -6586,7 +6586,7 @@\n    (set_attr \"mode\" \"TI\")])\n \n (define_insn \"sse4_2_pcmpistrm\"\n-  [(set (match_operand:V16QI 0 \"register_operand\" \"=z,z\")\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=Y0,Y0\")\n \t(unspec:V16QI\n \t  [(match_operand:V16QI 1 \"register_operand\" \"x,x\")\n \t   (match_operand:V16QI 2 \"nonimmediate_operand\" \"x,m\")\n@@ -6614,7 +6614,7 @@\n \t   (match_operand:SI 2 \"const_0_to_255_operand\" \"n,n,n,n\")]\n \t  UNSPEC_PCMPISTR))\n    (clobber (match_scratch:SI    3 \"=c,c,X,X\"))\n-   (clobber (match_scratch:V16QI 4 \"=X,X,z,z\"))]\n+   (clobber (match_scratch:V16QI 4 \"=X,X,Y0,Y0\"))]\n   \"TARGET_SSE4_2\"\n   \"@\n    pcmpistri\\t{%2, %1, %0|%0, %1, %2}"}, {"sha": "8ec62e84552a6eef6143513cc9d64ea7304f1d73", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c3b9a8d6883c6b5cb8ba9b825869b257ba388757/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c3b9a8d6883c6b5cb8ba9b825869b257ba388757/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=c3b9a8d6883c6b5cb8ba9b825869b257ba388757", "patch": "@@ -1,3 +1,7 @@\n+2007-06-05  Razya Ladelsky  <razya@il.ibm.com>\n+\n+\t* gcc.dg/matrix/matrix-6.c: Remove conversion.\n+\n 2007-06-04  Ian Lance Taylor  <iant@google.com>\n \n \t* gcc.dg/Wstrict-overflow-18.c: New test."}]}