{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/./rtl/filt_mac_iverilog.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "c_coeff[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[1]",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[2]",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[3]",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[4]",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[5]",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[6]",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[7]",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c_coeff[8]",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_add_oup",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_count_coeff",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_data",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[0]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[10]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[11]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[12]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[13]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[14]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[15]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[16]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[1]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[2]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[3]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[4]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[5]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[6]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[7]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[8]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "r_delay_line[9]",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_add_oup",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_done",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_mul_inp_a",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_mul_inp_b",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w_mul_oup",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 6,
          "parameters": [
              {
                  "name": "gp_coeff_length",
                  "value": 0 
              },
              {
                  "name": "gp_coeff_width",
                  "value": 0 
              },
              {
                  "name": "gp_inp_width",
                  "value": 0 
              },
              {
                  "name": "gp_oup_width",
                  "value": 0 
              },
              {
                  "name": "gp_symm",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "i_rst_an",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_ena",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_data",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_data",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_done",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "filt_mac_iverilog"
      }
  ],
  "modules": null
}
