`timescale 1ns / 1ps

module serializer (
    input wire clk,
    input wire clr,
    input wire load,             
    input wire [7:0] parallel_in, 
    output reg serial_out         
);

    reg [7:0] shift_reg;

    always @(posedge clk or posedge clr) begin
        if (clr) begin
            shift_reg <= 8'b0;
            serial_out <= 1'b0;
        end else if (load) begin
            shift_reg <= parallel_in;
            serial_out <= parallel_in[7]; 
        end else begin
            shift_reg <= shift_reg << 1;
            serial_out <= shift_reg[6];  
        end
    end

endmodule
