/*
 * Copyright (C) 2009 Nokia
 * Copyright (C) 2009 Texas Instruments
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#define OMAP2420_CONTROL_PADCONF_MUX_PBASE			0x48000030LU

#define OMAP2420_MUX(mode0, mux_value)					\
{									\
	.reg_offset	= (OMAP2420_CONTROL_PADCONF_##mode0##_OFFSET),	\
	.value		= (mux_value),					\
}

/*
 * OMAP2420 CONTROL_PADCONF* register offsets for pin-muxing
 *
 * Extracted from the TRM.  Add 0x48000030 to these values to get the
 * absolute addresses.  The name in the macro is the mode-0 name of
 * the pin.  NOTE: These registers are 8-bits wide.
 *
 * Note that these defines use SDMMC instead of MMC for compability
 * with signal names used in 3630.
 */
#define OMAP2420_CONTROL_PADCONF_SDRC_D12			0x000
#define OMAP2420_CONTROL_PADCONF_SDRC_D12			0x001
#define OMAP2420_CONTROL_PADCONF_SDRC_D16			0x002
#define OMAP2420_CONTROL_PADCONF_SDRC_D20			0x003
#define OMAP2420_CONTROL_PADCONF_GPMC_WAIT2			0x004
#define OMAP2420_CONTROL_PADCONF_SDRC_DM1			0x005
#define OMAP2420_CONTROL_PADCONF_SDRC_D24			0x006
#define OMAP2420_CONTROL_PADCONF_SDRC_D20			0x007
#define OMAP2420_CONTROL_PADCONF_SDRC_DM1			0x008
#define OMAP2420_CONTROL_PADCONF_SDRC_DQS1			0x009
#define OMAP2420_CONTROL_PADCONF_SDRC_D4			0x00a
#define OMAP2420_CONTROL_PADCONF_SDRC_D16			0x00b
#define OMAP2420_CONTROL_PADCONF_SDRC_D16			0x00c
#define OMAP2420_CONTROL_PADCONF_SDRC_DM1			0x00d
#define OMAP2420_CONTROL_PADCONF_GPMC_D2			0x00e
#define OMAP2420_CONTROL_PADCONF_SPI2_SOMI			0x00f
#define OMAP2420_CONTROL_PADCONF_SDRC_NRAS			0x010
#define OMAP2420_CONTROL_PADCONF_SDRC_A14			0x011
#define OMAP2420_CONTROL_PADCONF_CAM_D8				0x012
#define OMAP2420_CONTROL_PADCONF_GPMC_D6			0x013
#define OMAP2420_CONTROL_PADCONF_GPMC_D2			0x014
#define OMAP2420_CONTROL_PADCONF_UART2_RTS			0x015
#define OMAP2420_CONTROL_PADCONF_JTAG_EMU0			0x016
#define OMAP2420_CONTROL_PADCONF_UART3_TX_IRTX			0x017
#define OMAP2420_CONTROL_PADCONF_CAM_D4				0x018
#define OMAP2420_CONTROL_PADCONF_CAM_D8				0x019
#define OMAP2420_CONTROL_PADCONF_DSS_D5				0x01a
#define OMAP2420_CONTROL_PADCONF_DSS_D9				0x01b
#define OMAP2420_CONTROL_PADCONF_DSS_D13			0x01c
#define OMAP2420_CONTROL_PADCONF_CAM_XCLK			0x01d
#define OMAP2420_CONTROL_PADCONF_GPIO_62_RX			0x01e
#define OMAP2420_CONTROL_PADCONF_EAC_AC_SCLK			0x01f
#define OMAP2420_CONTROL_PADCONF_SYS_XTALOUT			0x020
#define OMAP2420_CONTROL_PADCONF_GPMC_D2			0x021
#define OMAP2420_CONTROL_PADCONF_GPIO_121			0x022
#define OMAP2420_CONTROL_PADCONF_GPIO_6U1			0x023
#define OMAP2420_CONTROL_PADCONF_TV_RREF			0x024
#define OMAP2420_CONTROL_PADCONF_VLYNQ_TX1			0x025
#define OMAP2420_CONTROL_PADCONF_SDRC_A14			0x026
#define OMAP2420_CONTROL_PADCONF_SDRC_NRAS			0x027
#define OMAP2420_CONTROL_PADCONF_CAM_D8				0x028
#define OMAP2420_CONTROL_PADCONF_DSS_VSYNC			0x029
#define OMAP2420_CONTROL_PADCONF_DSS_D1				0x02a
#define OMAP2420_CONTROL_PADCONF_DSS_D1				0x02b
#define OMAP2420_CONTROL_PADCONF_DSS_D5				0x02c
#define OMAP2420_CONTROL_PADCONF_DSS_D5				0x02d
#define OMAP2420_CONTROL_PADCONF_DSS_D9				0x02e
#define OMAP2420_CONTROL_PADCONF_DSS_D13			0x02f
#define OMAP2420_CONTROL_PADCONF_DSS_D13			0x030
#define OMAP2420_CONTROL_PADCONF_SSI1_WAKE			0x031
#define OMAP2420_CONTROL_PADCONF_EAC_AC_SCLK			0x032
#define OMAP2420_CONTROL_PADCONF_GPIO_62			0x033
#define OMAP2420_CONTROL_PADCONF_EAC_AC_SCLK			0x034
#define OMAP2420_CONTROL_PADCONF_SYS_XTALOUT			0x035
#define OMAP2420_CONTROL_PADCONF_GPIO_121			0x036
#define OMAP2420_CONTROL_PADCONF_UART3_TX_IRTX			0x037
#define OMAP2420_CONTROL_PADCONF_UART2_RTS			0x038
#define OMAP2420_CONTROL_PADCONF_CAM_D8				0x039
#define OMAP2420_CONTROL_PADCONF_UART2_RTS			0x03a
#define OMAP2420_CONTROL_PADCONF_EAC_BT_FS			0x03b
#define OMAP2420_CONTROL_PADCONF_CAM_D0K			0x03c
#define OMAP2420_CONTROL_PADCONF_SSI1_WAKE			0x03d
#define OMAP2420_CONTROL_PADCONF_DSS_VSYNC			0x03e
#define OMAP2420_CONTROL_PADCONF_DSS_D1				0x03f
#define OMAP2420_CONTROL_PADCONF_VLYNQ_TX1			0x040
#define OMAP2420_CONTROL_PADCONF_DSS_D9				0x041
#define OMAP2420_CONTROL_PADCONF_GPMC_NBE1			0x042
#define OMAP2420_CONTROL_PADCONF_DSS_D9				0x043
#define OMAP2420_CONTROL_PADCONF_GPMC_NBE1			0x044
#define OMAP2420_CONTROL_PADCONF_GPMC_A7			0x045
#define OMAP2420_CONTROL_PADCONF_SDRC_D09			0x046
#define OMAP2420_CONTROL_PADCONF_SYS_XTALOUT			0x047
#define OMAP2420_CONTROL_PADCONF_EAC_AC_MCLK			0x048
#define OMAP2420_CONTROL_PADCONF_GPMC_NBE1			0x049
#define OMAP2420_CONTROL_PADCONF_EAC_AC_MCLK			0x04a
#define OMAP2420_CONTROL_PADCONF_SDRC_NRAS			0x04b
#define OMAP2420_CONTROL_PADCONF_GPIO_65			0x04c
#define OMAP2420_CONTROL_PADCONF_SDRC_NCS0			0x04d
#define OMAP2420_CONTROL_PADCONF_GPMC_D6			0x04e
#define OMAP2420_CONTROL_PADCONF_GPMC_D10			0x04f
#define OMAP2420_CONTROL_PADCONF_GPIO_121			0x050
#define OMAP2420_CONTROL_PADCONF_DSS_VSYNC			0x051
#define OMAP2420_CONTROL_PADCONF_DSS_D1				0x052
#define OMAP2420_CONTROL_PADCONF_GPMC_A3			0x053
#define OMAP2420_CONTROL_PADCONF_GPIO_62G_RX			0x054
#define OMAP2420_CONTROL_PADCONF_GPMC_NADV_			0x055
#define OMAP2420_CONTROL_PADCONF_GPMC_NCS0			0x056
#define OMAP2420_CONTROL_PADCONF_CAM_XCLK			0x057
#define OMAP2420_CONTROL_PADCONF_GPMC_NCS0			0x058
#define OMAP2420_CONTROL_PADCONF_EAC_AC_SCLK			0x059
#define OMAP2420_CONTROL_PADCONF_SDRC_BA0			0x05a
#define OMAP2420_CONTROL_PADCONF_SDRC_NCS0			0x05b
#define OMAP2420_CONTROL_PADCONF_GPMC_D6			0x05c
#define OMAP2420_CONTROL_PADCONF_SYS_NIRQ0			0x05d
#define OMAP2420_CONTROL_PADCONF_UART1_RXK			0x05e
#define OMAP2420_CONTROL_PADCONF_SYS_NIRQ9			0x05f
#define OMAP2420_CONTROL_PADCONF_DSS_VSYNC			0x060
#define OMAP2420_CONTROL_PADCONF_GPMC_A7			0x061
#define OMAP2420_CONTROL_PADCONF_SDRC_DQS1			0x062
#define OMAP2420_CONTROL_PADCONF_SDRC_D12			0x063
#define OMAP2420_CONTROL_PADCONF_SDRC_D8			0x064
#define OMAP2420_CONTROL_PADCONF_SDRC_D20			0x065
#define OMAP2420_CONTROL_PADCONF_SDRC_D20			0x066
#define OMAP2420_CONTROL_PADCONF_GPMC_WAIT2			0x067
#define OMAP2420_CONTROL_PADCONF_SDRC_DQS1			0x068
#define OMAP2420_CONTROL_PADCONF_SDRC_D4			0x069
#define OMAP2420_CONTROL_PADCONF_SDRC_D24			0x06a
#define OMAP2420_CONTROL_PADCONF_SDRC_D24			0x06b
#define OMAP2420_CONTROL_PADCONF_SDRC_D28			0x06c
#define OMAP2420_CONTROL_PADCONF_SDRC_STK_D16			0x06d
#define OMAP2420_CONTROL_PADCONF_SDRC_D8			0x06e
#define OMAP2420_CONTROL_PADCONF_SDRC_D8			0x06f
#define OMAP2420_CONTROL_PADCONF_SDRC_D12			0x070
#define OMAP2420_CONTROL_PADCONF_SDRC_D16			0x071
#define OMAP2420_CONTROL_PADCONF_SDRC_NRAS			0x072
#define OMAP2420_CONTROL_PADCONF_SDRC_STK_DM1			0x073
#define OMAP2420_CONTROL_PADCONF_JTAG_TMS			0x074
#define OMAP2420_CONTROL_PADCONF_SDMMC_DAT_DIR3			0x075
#define OMAP2420_CONTROL_PADCONF_JTAG_TMS			0x076
#define OMAP2420_CONTROL_PADCONF_SDRC_D24			0x077
#define OMAP2420_CONTROL_PADCONF_SDRC_D28			0x078
#define OMAP2420_CONTROL_PADCONF_JTAG_EMU0			0x079
#define OMAP2420_CONTROL_PADCONF_SDRC_D4			0x07a
#define OMAP2420_CONTROL_PADCONF_SDRC_D8			0x07b
#define OMAP2420_CONTROL_PADCONF_JTAG_TMS			0x07c
#define OMAP2420_CONTROL_PADCONF_SDMMC_DAT3			0x07d
#define OMAP2420_CONTROL_PADCONF_SDMMC_DAT3			0x07e
#define OMAP2420_CONTROL_PADCONF_SDRC_D28			0x07f
#define OMAP2420_CONTROL_PADCONF_SDRC_STK_D16			0x080
#define OMAP2420_CONTROL_PADCONF_SDRC_D010			0x081
#define OMAP2420_CONTROL_PADCONF_GPIO_6				0x082
#define OMAP2420_CONTROL_PADCONF_SDMMC_DAT_DIR3			0x083
#define OMAP2420_CONTROL_PADCONF_JTAG_EMU0			0x084
#define OMAP2420_CONTROL_PADCONF_GPMC_A7			0x085
#define OMAP2420_CONTROL_PADCONF_SDRC_D0			0x086
#define OMAP2420_CONTROL_PADCONF_SDRC_D4			0x087
#define OMAP2420_CONTROL_PADCONF_SDMMC_DAT3			0x088
#define OMAP2420_CONTROL_PADCONF_SDRC_D28			0x089
#define OMAP2420_CONTROL_PADCONF_SDRC_STK_D16			0x08a
#define OMAP2420_CONTROL_PADCONF_SDMMC_CMD			0x08b
#define OMAP2420_CONTROL_PADCONF_DSS_D17S			0x08c
#define OMAP2420_CONTROL_PADCONF_SDMMC_DAT3			0x08d
#define OMAP2420_CONTROL_PADCONF_UART3_TX_IRTX			0x08e
#define OMAP2420_CONTROL_PADCONF_GPMC_NCS0			0x08f
#define OMAP2420_CONTROL_PADCONF_GPMC_A3			0x090
#define OMAP2420_CONTROL_PADCONF_SPI1_SIMO			0x091
#define OMAP2420_CONTROL_PADCONF_DSS_D17			0x092
#define OMAP2420_CONTROL_PADCONF_SDMMC_CMD			0x093
#define OMAP2420_CONTROL_PADCONF_GPMC_D14			0x094
#define OMAP2420_CONTROL_PADCONF_SDMMC_CMD			0x095
#define OMAP2420_CONTROL_PADCONF_EAC_BT_FS			0x096
#define OMAP2420_CONTROL_PADCONF_UART3_TX_IRTX			0x097
#define OMAP2420_CONTROL_PADCONF_SDRC_A0			0x098
#define OMAP2420_CONTROL_PADCONF_SDRC_BA0			0x099
#define OMAP2420_CONTROL_PADCONF_GPMC_NCS4			0x09a
#define OMAP2420_CONTROL_PADCONF_SDMMC_CMD			0x09b
#define OMAP2420_CONTROL_PADCONF_SDMMC_DAT_DIR3			0x09c
#define OMAP2420_CONTROL_PADCONF_USB0_RCV			0x09d
#define OMAP2420_CONTROL_PADCONF_SDRC_D08			0x09e
#define OMAP2420_CONTROL_PADCONF_I2C2_SDA			0x09f
#define OMAP2420_CONTROL_PADCONF_DSS_D17S			0x0a0
#define OMAP2420_CONTROL_PADCONF_USB0_RCV			0x0a1
#define OMAP2420_CONTROL_PADCONF_I2C2_SDA			0x0a2
#define OMAP2420_CONTROL_PADCONF_GPMC_NCS4			0x0a3
#define OMAP2420_CONTROL_PADCONF_MCBSP1_CLKX			0x0a4
#define OMAP2420_CONTROL_PADCONF_TV_RREFEN			0x0a5
#define OMAP2420_CONTROL_PADCONF_USB0_RCV			0x0a6
#define OMAP2420_CONTROL_PADCONF_SDRC_A4			0x0a7
#define OMAP2420_CONTROL_PADCONF_SDRC_A4			0x0a8
#define OMAP2420_CONTROL_PADCONF_GPMC_NADV_			0x0a9
#define OMAP2420_CONTROL_PADCONF_I2C2_SDA			0x0aa
#define OMAP2420_CONTROL_PADCONF_TV_RREF			0x0ab
#define OMAP2420_CONTROL_PADCONF_USB0_RCV			0x0ac
#define OMAP2420_CONTROL_PADCONF_SDRC_A4			0x0ad
#define OMAP2420_CONTROL_PADCONF_SDRC_BA0			0x0ae
#define OMAP2420_CONTROL_PADCONF_GPMC_NCS4			0x0af
#define OMAP2420_CONTROL_PADCONF_GPMC_A3			0x0b0
#define OMAP2420_CONTROL_PADCONF_GPMC_NADV_			0x0b1
#define OMAP2420_CONTROL_PADCONF_GPMC_WAIT2			0x0b2
#define OMAP2420_CONTROL_PADCONF_TV_RREFM			0x0b3
#define OMAP2420_CONTROL_PADCONF_JTAG_EMU0			0x0b4
#define OMAP2420_CONTROL_PADCONF_SDRC_A8			0x0b5
#define OMAP2420_CONTROL_PADCONF_GPMC_NADV_			0x0b6
#define OMAP2420_CONTROL_PADCONF_GPMC_D2			0x0b7
#define OMAP2420_CONTROL_PADCONF_GPMC_D14			0x0b8
#define OMAP2420_CONTROL_PADCONF_UART1_RX_DR			0x0b9
#define OMAP2420_CONTROL_PADCONF_MCBSP1_DX			0x0ba
#define OMAP2420_CONTROL_PADCONF_MCBSP1_CLKX			0x0bb
#define OMAP2420_CONTROL_PADCONF_SDRC_A4			0x0bc
#define OMAP2420_CONTROL_PADCONF_GPMC_NCS4			0x0bd
#define OMAP2420_CONTROL_PADCONF_CAM_D0				0x0be
#define OMAP2420_CONTROL_PADCONF_MCBSP1_CLKX			0x0bf
#define OMAP2420_CONTROL_PADCONF_SPI2_SOMI			0x0c0
#define OMAP2420_CONTROL_PADCONF_MCBSP1_DX			0x0c1
#define OMAP2420_CONTROL_PADCONF_MCBSP1_DX			0x0c2
#define OMAP2420_CONTROL_PADCONF_SDRC_A8			0x0c3
#define OMAP2420_CONTROL_PADCONF_SDRC_A8			0x0c4
#define OMAP2420_CONTROL_PADCONF_GPMC_D10			0x0c5
#define OMAP2420_CONTROL_PADCONF_MCBSP1_CLKX			0x0c6
#define OMAP2420_CONTROL_PADCONF_UART1_RX			0x0c7
#define OMAP2420_CONTROL_PADCONF_I2C2_SDA			0x0c8
#define OMAP2420_CONTROL_PADCONF_UART1_RX_CLKX			0x0c9
#define OMAP2420_CONTROL_PADCONF_SDRC_A8			0x0ca
#define OMAP2420_CONTROL_PADCONF_SDRC_BA0			0x0cb
#define OMAP2420_CONTROL_PADCONF_GPMC_WAIT2			0x0cc
#define OMAP2420_CONTROL_PADCONF_GPMC_NCS0			0x0cd
#define OMAP2420_CONTROL_PADCONF_GPMC_D14			0x0ce
#define OMAP2420_CONTROL_PADCONF_GPMC_D14			0x0cf
#define OMAP2420_CONTROL_PADCONF_SPI1_NCS2			0x0d0
#define OMAP2420_CONTROL_PADCONF_MCBSP1_DX			0x0d1
#define OMAP2420_CONTROL_PADCONF_SPI1_NCS2			0x0d2
#define OMAP2420_CONTROL_PADCONF_GPMC_NBE1			0x0d3
#define OMAP2420_CONTROL_PADCONF_CAM_D4				0x0d4
#define OMAP2420_CONTROL_PADCONF_EAC_BT_FS			0x0d5
#define OMAP2420_CONTROL_PADCONF_GPMC_D10			0x0d6
#define OMAP2420_CONTROL_PADCONF_SPI1_SIMO			0x0d7
#define OMAP2420_CONTROL_PADCONF_CAM_D4				0x0d8
#define OMAP2420_CONTROL_PADCONF_SPI1_NCS2			0x0d9
#define OMAP2420_CONTROL_PADCONF_SPI1_NCS2			0x0da
#define OMAP2420_CONTROL_PADCONF_SPI2_SOMI			0x0db
#define OMAP2420_CONTROL_PADCONF_CAM_D0				0x0dc
#define OMAP2420_CONTROL_PADCONF_GPMC_D6			0x0dd
#define OMAP2420_CONTROL_PADCONF_SSI1_WAKE			0x0de
#define OMAP2420_CONTROL_PADCONF_DSS_D5				0x0df
#define OMAP2420_CONTROL_PADCONF_SSI1_WAKE			0x0e0
#define OMAP2420_CONTROL_PADCONF_CAM_XCLK			0x0e1
#define OMAP2420_CONTROL_PADCONF_VLYNQ_TX1			0x0e2
#define OMAP2420_CONTROL_PADCONF_GPIO_62_RX			0x0e3
#define OMAP2420_CONTROL_PADCONF_SYS_NIRQMODE			0x0e4
#define OMAP2420_CONTROL_PADCONF_EAC_AC_MCLK			0x0e5
#define OMAP2420_CONTROL_PADCONF_UART2_RTS			0x0e6
#define OMAP2420_CONTROL_PADCONF_SPI1_SIMO			0x0e7
#define OMAP2420_CONTROL_PADCONF_SPI1_SIMO			0x0e8
#define OMAP2420_CONTROL_PADCONF_SDRC_A14			0x0e9
#define OMAP2420_CONTROL_PADCONF_SDRC_A14			0x0ea
#define OMAP2420_CONTROL_PADCONF_GPIO_121			0x0eb
#define OMAP2420_CONTROL_PADCONF_CAM_XCLK			0x0ec
#define OMAP2420_CONTROL_PADCONF_EAC_BT_FS			0x0ed
#define OMAP2420_CONTROL_PADCONF_GPMC_A7			0x0ee
#define OMAP2420_CONTROL_PADCONF_GPMC_A3			0x0ef
#define OMAP2420_CONTROL_PADCONF_GPMC_D10			0x0f0
#define OMAP2420_CONTROL_PADCONF_DSS_D13			0x0f1
#define OMAP2420_CONTROL_PADCONF_DSS_D17			0x0f2
#define OMAP2420_CONTROL_PADCONF_VLYNQ_TX1			0x0f3
#define OMAP2420_CONTROL_PADCONF_EAC_AC_MCLK			0x0f4
#define OMAP2420_CONTROL_PADCONF_SYS_XTALOUT			0x0f5
#define OMAP2420_CONTROL_PADCONF_GPIO_64			0x0f6
#define OMAP2420_CONTROL_PADCONF_SYS_NIRQ			0x0f7
#define OMAP2420_CONTROL_PADCONF_SDMMC_DAT_DIR3			0x0f8
#define OMAP2420_CONTROL_PADCONF_SPI2_SOMI			0x0f9
#define OMAP2420_CONTROL_PADCONF_SDRC_NCS0			0x0fa
#define OMAP2420_CONTROL_PADCONF_SDRC_NCS0			0x0fb
#define OMAP2420_CONTROL_PADCONF_CAM_D4				0x0fc
#define OMAP2420_CONTROL_PADCONF_CAM_D0				0x0fd
#define OMAP2420_CONTROL_PADCONF_SDRC_DQS1			0x0fe

#define OMAP2420_CONTROL_PADCONF_MUX_SIZE			\
		(OMAP2420_CONTROL_PADCONF_SDRC_DQS1 + 0x1)
