LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_unsigned.ALL;

ENTITY CLK IS
PORT ( EN,SUC,CLKIN:IN STD_LOGIC;
       CLK_OUT1 : OUT STD_LOGIC);
END ENTITY CLK;
      
ARCHITECTURE BEHAV OF CLK IS
SIGNAL CLK: STD_LOGIC;


BEGIN 

PROCESS(clkin)

VARIABLE TEMP2: INTEGER range  2499 DOWNTO 0:=0;
BEGIN
IF EN='1' THEN
		IF SUC='0' THEN
		

		IF CLKIN'EVENT AND CLKIN='1' THEN
	   IF temp2=2499 THEN
						temp2:=0;CLK<=NOT CLK;
				ELSE 
					temp2:=temp2+1;
				END IF;
			
			end if;
		
		
		ELSIF SUC='1'THEN 
			CLK<='0';
			end if;
			end if;
		END PROCESS;
CLK_OUT1<=CLK;
END behav;

