#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct 29 21:58:56 2024
# Process ID: 82334
# Current directory: /home/user/vivado_work_folder/lab7/lab7.runs/mb_block_dlmb_v10_0_synth_1
# Command line: vivado -log mb_block_dlmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_block_dlmb_v10_0.tcl
# Log file: /home/user/vivado_work_folder/lab7/lab7.runs/mb_block_dlmb_v10_0_synth_1/mb_block_dlmb_v10_0.vds
# Journal file: /home/user/vivado_work_folder/lab7/lab7.runs/mb_block_dlmb_v10_0_synth_1/vivado.jou
# Running On: 1252f9a25cab, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 52275 MB
#-----------------------------------------------------------
source mb_block_dlmb_v10_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3181.863 ; gain = 91.098 ; free physical = 25082 ; free virtual = 31322
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/vivado_work_folder/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_dlmb_v10_0
Command: synth_design -top mb_block_dlmb_v10_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 82488
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3934.883 ; gain = 384.191 ; free physical = 15060 ; free virtual = 21013
Synthesis current peak Physical Memory [PSS] (MB): peak = 2053.198; parent = 2041.952; children = 11.246
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7407.746; parent = 3937.883; children = 3469.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_block_dlmb_v10_0' [/home/user/vivado_work_folder/lab7/lab7.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/synth/mb_block_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/user/vivado_work_folder/lab7/lab7.gen/sources_1/bd/mb_block/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/user/vivado_work_folder/lab7/lab7.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/synth/mb_block_dlmb_v10_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/user/vivado_work_folder/lab7/lab7.gen/sources_1/bd/mb_block/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-3491] module 'FDS' declared at '/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831' bound to instance 'POR_FF_I' of component 'FDS' [/home/user/vivado_work_folder/lab7/lab7.gen/sources_1/bd/mb_block/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/user/vivado_work_folder/lab7/lab7.gen/sources_1/bd/mb_block/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [/home/user/vivado_work_folder/lab7/lab7.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/synth/mb_block_dlmb_v10_0.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4017.586 ; gain = 466.895 ; free physical = 9662 ; free virtual = 15916
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.929; parent = 2126.227; children = 252.480
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8046.836; parent = 4017.586; children = 4029.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4033.105 ; gain = 482.414 ; free physical = 9646 ; free virtual = 15900
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.929; parent = 2126.227; children = 252.480
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8062.355; parent = 4033.105; children = 4029.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4033.105 ; gain = 482.414 ; free physical = 9645 ; free virtual = 15900
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.929; parent = 2126.227; children = 252.480
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8062.355; parent = 4033.105; children = 4029.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4037.066 ; gain = 0.051 ; free physical = 10210 ; free virtual = 16465
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/vivado_work_folder/lab7/lab7.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/user/vivado_work_folder/lab7/lab7.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/user/vivado_work_folder/lab7/lab7.runs/mb_block_dlmb_v10_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/vivado_work_folder/lab7/lab7.runs/mb_block_dlmb_v10_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4113.492 ; gain = 0.000 ; free physical = 10437 ; free virtual = 16687
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4114.020 ; gain = 0.508 ; free physical = 10427 ; free virtual = 16679
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 4114.125 ; gain = 563.434 ; free physical = 12634 ; free virtual = 18898
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.929; parent = 2126.227; children = 252.480
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8118.129; parent = 4088.875; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 4114.125 ; gain = 563.434 ; free physical = 12634 ; free virtual = 18898
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.929; parent = 2126.227; children = 252.480
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8118.250; parent = 4088.996; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/user/vivado_work_folder/lab7/lab7.runs/mb_block_dlmb_v10_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 4114.125 ; gain = 563.434 ; free physical = 12633 ; free virtual = 18898
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.929; parent = 2126.227; children = 252.480
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8118.305; parent = 4089.051; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 4114.125 ; gain = 563.434 ; free physical = 12788 ; free virtual = 19052
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.929; parent = 2126.227; children = 252.480
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8118.555; parent = 4089.301; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 4114.125 ; gain = 563.434 ; free physical = 12676 ; free virtual = 18947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2284.929; parent = 2126.227; children = 252.480
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8118.855; parent = 4089.602; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 4133.812 ; gain = 583.121 ; free physical = 12653 ; free virtual = 18926
Synthesis current peak Physical Memory [PSS] (MB): peak = 2468.392; parent = 2215.416; children = 252.976
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8163.066; parent = 4133.812; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 4134.031 ; gain = 583.340 ; free physical = 12629 ; free virtual = 18903
Synthesis current peak Physical Memory [PSS] (MB): peak = 2468.659; parent = 2215.684; children = 252.976
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8163.285; parent = 4134.031; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 4134.176 ; gain = 583.484 ; free physical = 12606 ; free virtual = 18879
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.060; parent = 2216.084; children = 252.976
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8163.430; parent = 4134.176; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4134.289 ; gain = 583.598 ; free physical = 12487 ; free virtual = 18757
Synthesis current peak Physical Memory [PSS] (MB): peak = 2471.703; parent = 2217.666; children = 254.037
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8163.543; parent = 4134.289; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4134.301 ; gain = 583.609 ; free physical = 12509 ; free virtual = 18779
Synthesis current peak Physical Memory [PSS] (MB): peak = 2471.703; parent = 2217.666; children = 254.037
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8163.555; parent = 4134.301; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4134.320 ; gain = 583.629 ; free physical = 12527 ; free virtual = 18797
Synthesis current peak Physical Memory [PSS] (MB): peak = 2471.703; parent = 2217.666; children = 254.037
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8163.574; parent = 4134.320; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4134.328 ; gain = 583.637 ; free physical = 12527 ; free virtual = 18797
Synthesis current peak Physical Memory [PSS] (MB): peak = 2471.703; parent = 2217.666; children = 254.037
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8163.582; parent = 4134.328; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4134.328 ; gain = 583.637 ; free physical = 12527 ; free virtual = 18797
Synthesis current peak Physical Memory [PSS] (MB): peak = 2471.703; parent = 2217.666; children = 254.037
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8163.582; parent = 4134.328; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4134.332 ; gain = 583.641 ; free physical = 12527 ; free virtual = 18797
Synthesis current peak Physical Memory [PSS] (MB): peak = 2471.703; parent = 2217.666; children = 254.037
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8163.586; parent = 4134.332; children = 4029.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4134.359 ; gain = 583.668 ; free physical = 12522 ; free virtual = 18793
Synthesis current peak Physical Memory [PSS] (MB): peak = 2471.703; parent = 2217.666; children = 254.037
Synthesis current peak Virtual Memory [VSS] (MB): peak = 8163.613; parent = 4134.359; children = 4029.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 4134.387 ; gain = 502.676 ; free physical = 12646 ; free virtual = 18921
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 4134.414 ; gain = 583.695 ; free physical = 12644 ; free virtual = 18919
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4134.426 ; gain = 0.000 ; free physical = 12644 ; free virtual = 18919
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4135.371 ; gain = 0.000 ; free physical = 12559 ; free virtual = 18830
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Synth Design complete, checksum: 8d46a361
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4135.445 ; gain = 918.949 ; free physical = 12667 ; free virtual = 18940
INFO: [Common 17-1381] The checkpoint '/home/user/vivado_work_folder/lab7/lab7.runs/mb_block_dlmb_v10_0_synth_1/mb_block_dlmb_v10_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_block_dlmb_v10_0, cache-ID = 8b859a7611e3417d
INFO: [Common 17-1381] The checkpoint '/home/user/vivado_work_folder/lab7/lab7.runs/mb_block_dlmb_v10_0_synth_1/mb_block_dlmb_v10_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_block_dlmb_v10_0_utilization_synth.rpt -pb mb_block_dlmb_v10_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 21:59:59 2024...
