# üìã SPECIFICATION: H·ªÜ TH·ªêNG M√É H√ìA AES-256

## üìå TH√îNG TIN D·ª∞ √ÅN

| Thu·ªôc t√≠nh | Gi√° tr·ªã |
|------------|---------|
| **T√™n d·ª± √°n** | AES-256 Encryption/Decryption System |
| **Phi√™n b·∫£n** | 1.0 |
| **Ng√†y** | 2025-10-13 |
| **T√°c gi·∫£** | [T√™n c·ªßa b·∫°n] |
| **M·ª•c ƒë√≠ch** | Implementation AES-256 cho FPGA |
| **Chu·∫©n tham chi·∫øu** | FIPS-197 (Advanced Encryption Standard) |

---

## 1. T·ªîNG QUAN H·ªÜ TH·ªêNG (SYSTEM OVERVIEW)

### 1.1. M√¥ t·∫£ ch·ª©c nƒÉng

H·ªá th·ªëng m√£ h√≥a AES-256 l√† m·ªôt **block cipher ƒë·ªëi x·ª©ng** th·ª±c hi·ªán:
- M√£ h√≥a (Encryption): Chuy·ªÉn plaintext th√†nh ciphertext
- Gi·∫£i m√£ (Decryption): Chuy·ªÉn ciphertext v·ªÅ plaintext g·ªëc
- S·ª≠ d·ª•ng kh√≥a b√≠ m·∫≠t 256-bit
- Ho·∫°t ƒë·ªông tr√™n block d·ªØ li·ªáu 128-bit

### 1.2. ·ª®ng d·ª•ng

- B·∫£o m·∫≠t d·ªØ li·ªáu truy·ªÅn th√¥ng
- M√£ h√≥a d·ªØ li·ªáu l∆∞u tr·ªØ
- H·ªá th·ªëng nh√∫ng y√™u c·∫ßu b·∫£o m·∫≠t cao
- FPGA-based cryptographic accelerator

### 1.3. Y√™u c·∫ßu b·∫£o m·∫≠t

- Tu√¢n th·ªß chu·∫©n FIPS-197
- Kh·∫£ nƒÉng ch·ªëng c√°c t·∫•n c√¥ng:
  - Brute-force attack
  - Differential cryptanalysis
  - Linear cryptanalysis
- Key kh√¥ng ƒë∆∞·ª£c l∆∞u tr·ªØ d·∫°ng plaintext trong memory

---

## 2. TH√îNG S·ªê K·ª∏ THU·∫¨T (TECHNICAL SPECIFICATIONS)

### 2.1. Th√¥ng s·ªë ƒë·∫ßu v√†o/ƒë·∫ßu ra

| Th√¥ng s·ªë | M√¥ t·∫£ | K√≠ch th∆∞·ªõc | ƒê·ªãnh d·∫°ng |
|----------|-------|------------|-----------|
| **Plaintext** | D·ªØ li·ªáu g·ªëc c·∫ßn m√£ h√≥a | 128 bits (16 bytes) | Binary/Hex |
| **Key** | Kh√≥a b√≠ m·∫≠t | 256 bits (32 bytes) | Binary/Hex |
| **Ciphertext** | D·ªØ li·ªáu ƒë√£ m√£ h√≥a | 128 bits (16 bytes) | Binary/Hex |

### 2.2. C·∫•u tr√∫c thu·∫≠t to√°n

```
Block Size:    128 bits (4√ó4 bytes state matrix)
Key Size:      256 bits (8 words √ó 4 bytes)
Rounds:        14 rounds
Round Keys:    15 round keys (Round 0 to Round 14)
```

### 2.3. Y√™u c·∫ßu timing

| Thao t√°c | M·ª•c ti√™u | Ghi ch√∫ |
|----------|----------|---------|
| **Latency** | < 100 clock cycles | Cho 1 block 16 bytes |
| **Throughput** | > 1 Gbps | ·ªû clock 100 MHz |
| **Key setup time** | < 50 clock cycles | Expand key 256-bit |

### 2.4. Y√™u c·∫ßu t√†i nguy√™n (cho FPGA)

```
Logic Elements:     ~5000 - 10000 LEs
Memory (RAM):       ~10 KB (cho S-box, round keys)
DSP blocks:         Kh√¥ng y√™u c·∫ßu
Clock frequency:    ‚â• 100 MHz
Power:              < 500 mW
```

---

## 3. KI·∫æN TR√öC H·ªÜ TH·ªêNG (SYSTEM ARCHITECTURE)

### 3.1. S∆° ƒë·ªì kh·ªëi t·ªïng quan

```
                    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
                    ‚îÇ         AES-256 CORE                ‚îÇ
                    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                                    ‚îÇ
        ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
        ‚îÇ                           ‚îÇ                           ‚îÇ
        ‚ñº                           ‚ñº                           ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê          ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê         ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Key Expansion ‚îÇ          ‚îÇ Encryption     ‚îÇ         ‚îÇ Decryption      ‚îÇ
‚îÇ    Module     ‚îÇ          ‚îÇ    Module      ‚îÇ         ‚îÇ    Module       ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò          ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò         ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
        ‚îÇ                           ‚îÇ                           ‚îÇ
        ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                                    ‚îÇ
                    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
                    ‚îÇ                               ‚îÇ
                    ‚ñº                               ‚ñº
            ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê              ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
            ‚îÇ  S-box       ‚îÇ              ‚îÇ  Galois Field    ‚îÇ
            ‚îÇ  Lookup      ‚îÇ              ‚îÇ  Multiplier      ‚îÇ
            ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò              ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### 3.2. C√°c module ch√≠nh

#### Module 1: Key Expansion
```
Input:  256-bit master key
Output: 15 round keys (240 bytes total)
Function: T·∫°o c√°c round key t·ª´ master key
Algorithm: 
  - Expand 8 words th√†nh 60 words
  - Apply RotWord, SubWord, Rcon
  - Special: SubWord t·∫°i i%8==4 (AES-256)
```

#### Module 2: Encryption Engine
```
Input:  128-bit plaintext, 15 round keys
Output: 128-bit ciphertext
Rounds: 14 rounds
Operations:
  - Round 0: AddRoundKey
  - Rounds 1-13: SubBytes, ShiftRows, MixColumns, AddRoundKey
  - Round 14: SubBytes, ShiftRows, AddRoundKey (NO MixColumns)
```

#### Module 3: Decryption Engine
```
Input:  128-bit ciphertext, 15 round keys
Output: 128-bit plaintext
Rounds: 14 rounds (inverse order)
Operations:
  - Round 14: AddRoundKey
  - Rounds 13-1: InvShiftRows, InvSubBytes, AddRoundKey, InvMixColumns
  - Round 0: InvShiftRows, InvSubBytes, AddRoundKey (NO InvMixColumns)
```

---

## 4. CHI TI·∫æT C√ÅC PH√âP TO√ÅN (OPERATIONS DETAILS)

### 4.1. SubBytes Transformation

**M√¥ t·∫£:** Thay th·∫ø t·ª´ng byte b·∫±ng gi√° tr·ªã trong S-box

**Input:** State matrix 4√ó4 bytes  
**Output:** State matrix 4√ó4 bytes  
**Algorithm:**
```
For i = 0 to 3:
    For j = 0 to 3:
        state[i][j] = S-box[state[i][j]]
```

**Implementation:**
- S·ª≠ d·ª•ng lookup table (256 bytes)
- S-box ƒë·ªãnh nghƒ©a trong FIPS-197
- C√≥ th·ªÉ implement b·∫±ng ROM ho·∫∑c combinational logic

**Timing:** 1 clock cycle (parallel) ho·∫∑c 16 clock cycles (sequential)

---

### 4.2. ShiftRows Transformation

**M√¥ t·∫£:** D·ªãch c√°c h√†ng c·ªßa state matrix

**Input:** State matrix 4√ó4  
**Output:** State matrix 4√ó4  
**Algorithm:**
```
Row 0: Kh√¥ng d·ªãch
Row 1: D·ªãch tr√°i 1 byte   [a b c d] ‚Üí [b c d a]
Row 2: D·ªãch tr√°i 2 bytes  [a b c d] ‚Üí [c d a b]
Row 3: D·ªãch tr√°i 3 bytes  [a b c d] ‚Üí [d a b c]
```

**Implementation:**
- Wiring/routing only (kh√¥ng c·∫ßn logic)
- Zero latency

**Inverse (InvShiftRows):**
```
Row 1: D·ªãch ph·∫£i 1 byte
Row 2: D·ªãch ph·∫£i 2 bytes
Row 3: D·ªãch ph·∫£i 3 bytes
```

---

### 4.3. MixColumns Transformation

**M√¥ t·∫£:** Nh√¢n ma tr·∫≠n state v·ªõi ma tr·∫≠n c·ªë ƒë·ªãnh trong GF(2^8)

**Input:** State matrix 4√ó4  
**Output:** State matrix 4√ó4  

**Algorithm:**
```
Ma tr·∫≠n MixColumns:
    [02 03 01 01]
    [01 02 03 01]
    [01 01 02 03]
    [03 01 01 02]

For each column c:
    out[0] = 02‚Ä¢in[0] ‚äï 03‚Ä¢in[1] ‚äï 01‚Ä¢in[2] ‚äï 01‚Ä¢in[3]
    out[1] = 01‚Ä¢in[0] ‚äï 02‚Ä¢in[1] ‚äï 03‚Ä¢in[2] ‚äï 01‚Ä¢in[3]
    out[2] = 01‚Ä¢in[0] ‚äï 01‚Ä¢in[1] ‚äï 02‚Ä¢in[2] ‚äï 03‚Ä¢in[3]
    out[3] = 03‚Ä¢in[0] ‚äï 01‚Ä¢in[1] ‚äï 01‚Ä¢in[2] ‚äï 02‚Ä¢in[3]
```

**Ph√©p nh√¢n Galois Field:**
```
02 ‚Ä¢ x = xtime(x) = (x << 1) ‚äï (0x1b if x[7]==1 else 0)
03 ‚Ä¢ x = 02‚Ä¢x ‚äï x
```

**Implementation:**
- 4 columns c√≥ th·ªÉ x·ª≠ l√Ω song song
- M·ªói column c·∫ßn 4 XOR v√† 2-3 xtime operations
- Timing: 2-3 clock cycles

**Inverse (InvMixColumns):**
```
Ma tr·∫≠n:
    [0e 0b 0d 09]
    [09 0e 0b 0d]
    [0d 09 0e 0b]
    [0b 0d 09 0e]
```

---

### 4.4. AddRoundKey Transformation

**M√¥ t·∫£:** XOR state v·ªõi round key

**Input:** State matrix 4√ó4, Round key 4√ó4  
**Output:** State matrix 4√ó4  
**Algorithm:**
```
For i = 0 to 3:
    For j = 0 to 3:
        state[i][j] = state[i][j] ‚äï roundkey[i][j]
```

**Implementation:**
- 16 XOR gates (parallel)
- Timing: Combinational (0 clock cycles) ho·∫∑c 1 clock cycle

---

### 4.5. Key Expansion

**M√¥ t·∫£:** T·∫°o 15 round keys t·ª´ 256-bit master key

**Input:** 256-bit key (8 words)  
**Output:** 60 words (15 round keys √ó 4 words)  

**Algorithm:**
```
Initial: w[0..7] = key[0..31] (8 words from master key)

For i = 8 to 59:
    temp = w[i-1]
    
    If i % 8 == 0:
        temp = SubWord(RotWord(temp)) ‚äï Rcon[i/8]
    Else if i % 8 == 4:  // ƒê·∫∂C BI·ªÜT cho AES-256
        temp = SubWord(temp)
    
    w[i] = w[i-8] ‚äï temp
```

**C√°c h√†m ph·ª•:**
```
RotWord([a,b,c,d]) = [b,c,d,a]
SubWord([a,b,c,d]) = [S-box[a], S-box[b], S-box[c], S-box[d]]
Rcon[i] = [x^(i-1), 0, 0, 0] trong GF(2^8)
```

**Rcon values:**
```
Rcon[1..7] = [01, 02, 04, 08, 10, 20, 40]
```

---

## 5. B·∫¢NG TRA C·ª®U (LOOKUP TABLES)

### 5.1. S-box (256 bytes)

```
K√≠ch th∆∞·ªõc: 256 bytes
M·ª•c ƒë√≠ch: SubBytes transformation
Implementation: ROM ho·∫∑c combinational logic
Access time: 1 clock cycle
```

### 5.2. Inverse S-box (256 bytes)

```
K√≠ch th∆∞·ªõc: 256 bytes
M·ª•c ƒë√≠ch: InvSubBytes transformation
Implementation: ROM
Quan h·ªá: INV_SBOX[SBOX[x]] = x
```

### 5.3. Round Keys Storage

```
K√≠ch th∆∞·ªõc: 240 bytes (15 keys √ó 16 bytes)
M·ª•c ƒë√≠ch: L∆∞u tr·ªØ round keys
Implementation: RAM ho·∫∑c registers
Access: Sequential (round 0‚Üí14 ho·∫∑c 14‚Üí0)
```

---

## 6. CONTROL FLOW

### 6.1. Encryption Flow

```
START
  ‚Üì
[Load Plaintext & Key]
  ‚Üì
[Key Expansion] ‚Üí Generate 15 round keys
  ‚Üì
[Round 0] ‚Üí AddRoundKey(state, key[0])
  ‚Üì
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ FOR round = 1 to 13 ‚îÇ
‚îÇ   ‚Üì                 ‚îÇ
‚îÇ   SubBytes          ‚îÇ
‚îÇ   ‚Üì                 ‚îÇ
‚îÇ   ShiftRows         ‚îÇ
‚îÇ   ‚Üì                 ‚îÇ
‚îÇ   MixColumns        ‚îÇ
‚îÇ   ‚Üì                 ‚îÇ
‚îÇ   AddRoundKey       ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
  ‚Üì
[Round 14]
  ‚Üì
  SubBytes
  ‚Üì
  ShiftRows
  ‚Üì
  AddRoundKey(state, key[14])
  ‚Üì
[Output Ciphertext]
  ‚Üì
END
```

### 6.2. Decryption Flow

```
START
  ‚Üì
[Load Ciphertext & Key]
  ‚Üì
[Key Expansion] ‚Üí Generate 15 round keys
  ‚Üì
[Round 14] ‚Üí AddRoundKey(state, key[14])
  ‚Üì
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ FOR round = 13 to 1 ‚îÇ
‚îÇ   ‚Üì                 ‚îÇ
‚îÇ   InvShiftRows      ‚îÇ
‚îÇ   ‚Üì                 ‚îÇ
‚îÇ   InvSubBytes       ‚îÇ
‚îÇ   ‚Üì                 ‚îÇ
‚îÇ   AddRoundKey       ‚îÇ
‚îÇ   ‚Üì                 ‚îÇ
‚îÇ   InvMixColumns     ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
  ‚Üì
[Round 0]
  ‚Üì
  InvShiftRows
  ‚Üì
  InvSubBytes
  ‚Üì
  AddRoundKey(state, key[0])
  ‚Üì
[Output Plaintext]
  ‚Üì
END
```

---

## 7. STATE MACHINE

### 7.1. Main Controller States

```
IDLE           ‚Üí Ch·ªù input
KEY_EXPAND     ‚Üí Th·ª±c hi·ªán key expansion
ENCRYPT_INIT   ‚Üí Kh·ªüi t·∫°o encryption
ENCRYPT_ROUND  ‚Üí Th·ª±c hi·ªán round 1-13
ENCRYPT_FINAL  ‚Üí Round 14 (no MixColumns)
DECRYPT_INIT   ‚Üí Kh·ªüi t·∫°o decryption
DECRYPT_ROUND  ‚Üí Th·ª±c hi·ªán round 13-1
DECRYPT_FINAL  ‚Üí Round 0 (no InvMixColumns)
OUTPUT         ‚Üí Output k·∫øt qu·∫£
```

### 7.2. State Transition Diagram

```
       ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
       ‚îÇIDLE ‚îÇ‚óÑ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
       ‚îî‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îò                         ‚îÇ
          ‚îÇ start                      ‚îÇ
          ‚ñº                            ‚îÇ
    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                      ‚îÇ
    ‚îÇKEY_EXPAND ‚îÇ                      ‚îÇ
    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                      ‚îÇ
          ‚îÇ                            ‚îÇ
    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                      ‚îÇ
    ‚îÇ           ‚îÇ                      ‚îÇ
    ‚ñº           ‚ñº                      ‚îÇ
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                 ‚îÇ
‚îÇENCRYPT ‚îÇ  ‚îÇDECRYPT ‚îÇ                 ‚îÇ
‚îÇ _INIT  ‚îÇ  ‚îÇ _INIT  ‚îÇ                 ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îò                 ‚îÇ
    ‚îÇ            ‚îÇ                     ‚îÇ
    ‚ñº            ‚ñº                     ‚îÇ
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                 ‚îÇ
‚îÇENCRYPT ‚îÇ  ‚îÇDECRYPT ‚îÇ                 ‚îÇ
‚îÇ _ROUND ‚îÇ  ‚îÇ _ROUND ‚îÇ                 ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îò                 ‚îÇ
    ‚îÇ            ‚îÇ                     ‚îÇ
    ‚ñº            ‚ñº                     ‚îÇ
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                 ‚îÇ
‚îÇENCRYPT ‚îÇ  ‚îÇDECRYPT ‚îÇ                 ‚îÇ
‚îÇ _FINAL ‚îÇ  ‚îÇ _FINAL ‚îÇ                 ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îò                 ‚îÇ
    ‚îÇ            ‚îÇ                     ‚îÇ
    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                     ‚îÇ
          ‚ñº                            ‚îÇ
      ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                       ‚îÇ
      ‚îÇOUTPUT  ‚îÇ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
      ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## 8. INTERFACE SPECIFICATION

### 8.1. Top-level Entity (Verilog/VHDL)

```verilog
module aes256_core (
    // Clock and Reset
    input  wire         clk,
    input  wire         rst_n,
    
    // Control signals
    input  wire         start,          // B·∫Øt ƒë·∫ßu operation
    input  wire         mode,           // 0=Encrypt, 1=Decrypt
    output wire         done,           // Ho√†n th√†nh
    output wire         busy,           // ƒêang x·ª≠ l√Ω
    
    // Data inputs
    input  wire [127:0] data_in,        // Plaintext ho·∫∑c Ciphertext
    input  wire [255:0] key_in,         // 256-bit key
    
    // Data output
    output wire [127:0] data_out,       // Ciphertext ho·∫∑c Plaintext
    output wire         valid           // Output valid
);
```

### 8.2. Signal Timing Diagram

```
       ____      ____      ____      ____      ____
clk   |    |____|    |____|    |____|    |____|    |____

            ___________________________________
start _____|                                   |_______

      _____________________________________________
busy               |_______________________________|____

                                                   ____
done  _____________________________________________|    |

            [===================================]
data_in     |     Valid Input Data             |

                                                [=====]
data_out    ____________________________________| Out |

                                                   ____
valid _____________________________________________|    |
```

---

## 9. TEST & VERIFICATION

### 9.1. Test Vectors

**Test Case 1: FIPS-197 Appendix C.3**
```
Plaintext:  00112233445566778899aabbccddeeff
Key:        000102030405060708090a0b0c0d0e0f
            101112131415161718191a1b1c1d1e1f
Expected:   8ea2b7ca516745bfeafc49904b496089
```

**Test Case 2: All Zeros**
```
Plaintext:  00000000000000000000000000000000
Key:        00000000000000000000000000000000
            00000000000000000000000000000000
Expected:   dc95c078a2408989ad48a21492842087
```

**Test Case 3: All Ones**
```
Plaintext:  ffffffffffffffffffffffffffffffff
Key:        ffffffffffffffffffffffffffffffff
            ffffffffffffffffffffffffffffffff
Expected:   [T·ª± t√≠nh to√°n v√† verify]
```

### 9.2. Verification Checklist

- [ ] **Functional Tests**
  - [ ] Encryption v·ªõi FIPS-197 test vectors
  - [ ] Decryption v·ªõi FIPS-197 test vectors
  - [ ] Round-trip (encrypt ‚Üí decrypt)
  - [ ] Key expansion correctness
  - [ ] T·ª´ng transformation (SubBytes, ShiftRows, etc.)

- [ ] **Performance Tests**
  - [ ] Latency measurement
  - [ ] Throughput measurement
  - [ ] Clock frequency achievable
  - [ ] Resource utilization

- [ ] **Security Tests**
  - [ ] Key kh√¥ng leak qua side-channels
  - [ ] Timing attack resistance
  - [ ] Power analysis resistance

- [ ] **Corner Cases**
  - [ ] All zeros input
  - [ ] All ones input
  - [ ] Random data
  - [ ] Back-to-back operations

---

## 10. IMPLEMENTATION NOTES

### 10.1. Optimization Strategies

**1. Pipeline Architecture**
```
- Chia encryption th√†nh c√°c stages
- M·ªói round l√† 1 pipeline stage
- Throughput: 1 block m·ªói clock cycle
- Latency: 14-15 clock cycles
```

**2. Area Optimization**
```
- Share S-box gi·ªØa encryption v√† decryption
- Sequential processing (1 round/cycle)
- On-the-fly key expansion
- Reduced throughput, nh·ªè area
```

**3. Speed Optimization**
```
- Parallel S-box lookups (16 instances)
- Unrolled rounds
- Pipelined datapath
- Increased area, high throughput
```

### 10.2. Trade-offs

| Metric | Sequential | Pipelined | Fully Unrolled |
|--------|-----------|-----------|----------------|
| **Latency** | ~200 cycles | ~20 cycles | ~1 cycle |
| **Throughput** | Low | Medium | High |
| **Area** | Small | Medium | Large |
| **Power** | Low | Medium | High |

### 10.3. FPGA-specific Considerations

**Block RAM Usage:**
- S-box: 256 bytes ‚Üí 1 BRAM
- INV_S-box: 256 bytes ‚Üí 1 BRAM
- Round keys: 240 bytes ‚Üí 1 BRAM

**DSP Blocks:**
- Kh√¥ng c·∫ßn DSP cho AES
- T·∫•t c·∫£ operations l√† XOR v√† table lookup

**I/O Pins:**
- Minimum: 392 pins (128 data_in + 256 key + 128 data_out + control)
- C√≥ th·ªÉ gi·∫£m b·∫±ng serial interface

---

## 11. SAFETY & SECURITY

### 11.1. Security Requirements

1. **Key Protection**
   - Key kh√¥ng ƒë∆∞·ª£c ƒë·ªçc ra ngo√†i
   - Clear key sau khi s·ª≠ d·ª•ng
   - No debug access to key

2. **Side-channel Protection**
   - Constant-time operations
   - Power analysis countermeasures
   - Timing attack prevention

3. **Fault Injection Protection**
   - Parity checks
   - Redundant computation
   - Error detection

### 11.2. Safety Mechanisms

1. **Error Detection**
   - Parity bits tr√™n data paths
   - CRC tr√™n key expansion
   - Timeout mechanisms

2. **Reset Behavior**
   - Clear all sensitive data on reset
   - Return to known good state
   - No residual key material

---

## 12. DOCUMENTATION

### 12.1. Required Documents

- [ ] Design Specification (document n√†y)
- [ ] User Manual
- [ ] Test Plan
- [ ] Test Report
- [ ] Synthesis Report
- [ ] Timing Analysis Report
- [ ] Power Analysis Report

### 12.2. Code Documentation

```verilog
// M·ªói module c·∫ßn c√≥:
// - Purpose/description
// - Interface explanation
// - Algorithm overview
// - Timing diagrams
// - Example usage
```

---

## 13. REFERENCES

1. **FIPS-197**: Advanced Encryption Standard (AES)
   - https://csrc.nist.gov/publications/detail/fips/197/final

2. **NIST Test Vectors**
   - https://csrc.nist.gov/projects/cryptographic-algorithm-validation-program

3. **AES Implementations**
   - OpenSSL AES implementation
   - Reference implementations

---

## PH·ª§ L·ª§C A: QUICK REFERENCE

### B·∫£ng t√≥m t·∫Øt th√¥ng s·ªë

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ             AES-256 QUICK REFERENCE                 ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ Block Size:        128 bits (16 bytes)              ‚îÇ
‚îÇ Key Size:          256 bits (32 bytes)              ‚îÇ
‚îÇ Rounds:            14 rounds                        ‚îÇ
‚îÇ Round Keys:        15 keys (0-14)                   ‚îÇ
‚îÇ State:             4√ó4 byte matrix                  ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ Key Expansion:     8 words ‚Üí 60 words               ‚îÇ
‚îÇ Total Round Keys:  240 bytes                        ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ Operations:                                         ‚îÇ
‚îÇ  - SubBytes        (S-box lookup)                   ‚îÇ
‚îÇ  - ShiftRows       (Row rotation)                   ‚îÇ
‚îÇ  - MixColumns      (GF(2^8) matrix multiply)        ‚îÇ
‚îÇ  - AddRoundKey     (XOR with round key)             ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ Special Note:      Final round NO MixColumns        ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

**END OF SPECIFICATION**

*Document Version: 1.0*  
*Last Updated: 2025-10-13*
