
lcd_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006af4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08006bb4  08006bb4  00016bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bf4  08006bf4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08006bf4  08006bf4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006bf4  08006bf4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006bf4  08006bf4  00016bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08006bfc  08006bfc  00016bfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006c04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  20000070  08006c74  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  08006c74  0002033c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c0e3  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003691  00000000  00000000  0004c17b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c8  00000000  00000000  0004f810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015e8  00000000  00000000  00050ed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011f0b  00000000  00000000  000524c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ec4  00000000  00000000  000643cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c605  00000000  00000000  0007b28f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f7894  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006958  00000000  00000000  000f78e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006b9c 	.word	0x08006b9c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08006b9c 	.word	0x08006b9c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>:
#include <Button.hpp>

extern TIM_HandleTypeDef htim6;

Button::Button(GPIO_TypeDef *port, uint8_t pin) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	1dfb      	adds	r3, r7, #7
 800022c:	701a      	strb	r2, [r3, #0]
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	2200      	movs	r2, #0
 8000232:	711a      	strb	r2, [r3, #4]
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	2200      	movs	r2, #0
 8000238:	715a      	strb	r2, [r3, #5]
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	2200      	movs	r2, #0
 800023e:	719a      	strb	r2, [r3, #6]
	this->port = port;
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	68ba      	ldr	r2, [r7, #8]
 8000244:	601a      	str	r2, [r3, #0]
	this->pin = pin;
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	1dfa      	adds	r2, r7, #7
 800024a:	7812      	ldrb	r2, [r2, #0]
 800024c:	711a      	strb	r2, [r3, #4]
	this->prevSt = 0;
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	2200      	movs	r2, #0
 8000252:	715a      	strb	r2, [r3, #5]
	this->debounceCounter = 0;
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	2200      	movs	r2, #0
 8000258:	719a      	strb	r2, [r3, #6]
}
 800025a:	68fb      	ldr	r3, [r7, #12]
 800025c:	0018      	movs	r0, r3
 800025e:	46bd      	mov	sp, r7
 8000260:	b004      	add	sp, #16
 8000262:	bd80      	pop	{r7, pc}

08000264 <_ZN6Button9getPrevStEv>:

uint8_t Button::getPrevSt() {
 8000264:	b580      	push	{r7, lr}
 8000266:	b082      	sub	sp, #8
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
	return this->prevSt;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	795b      	ldrb	r3, [r3, #5]
}
 8000270:	0018      	movs	r0, r3
 8000272:	46bd      	mov	sp, r7
 8000274:	b002      	add	sp, #8
 8000276:	bd80      	pop	{r7, pc}

08000278 <_ZN6Button9setPrevStEh>:

void Button::setPrevSt(uint8_t prevSt) {
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]
 8000280:	000a      	movs	r2, r1
 8000282:	1cfb      	adds	r3, r7, #3
 8000284:	701a      	strb	r2, [r3, #0]
	this->prevSt = prevSt;
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	1cfa      	adds	r2, r7, #3
 800028a:	7812      	ldrb	r2, [r2, #0]
 800028c:	715a      	strb	r2, [r3, #5]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	b002      	add	sp, #8
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <_ZN6Button7clickedEv>:

uint8_t Button::clicked() {
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
	if (this->port->IDR & (1 << pin)) {
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	691b      	ldr	r3, [r3, #16]
 80002a6:	687a      	ldr	r2, [r7, #4]
 80002a8:	7912      	ldrb	r2, [r2, #4]
 80002aa:	0011      	movs	r1, r2
 80002ac:	2201      	movs	r2, #1
 80002ae:	408a      	lsls	r2, r1
 80002b0:	4013      	ands	r3, r2
 80002b2:	1e5a      	subs	r2, r3, #1
 80002b4:	4193      	sbcs	r3, r2
 80002b6:	b2db      	uxtb	r3, r3
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d017      	beq.n	80002ec <_ZN6Button7clickedEv+0x54>
		if (this->debounceCounter == 0) {
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	799b      	ldrb	r3, [r3, #6]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d106      	bne.n	80002d2 <_ZN6Button7clickedEv+0x3a>
			this->debounceCounter = 1;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	2201      	movs	r2, #1
 80002c8:	719a      	strb	r2, [r3, #6]
			HAL_TIM_Base_Start_IT(&htim6);
 80002ca:	4b0b      	ldr	r3, [pc, #44]	; (80002f8 <_ZN6Button7clickedEv+0x60>)
 80002cc:	0018      	movs	r0, r3
 80002ce:	f005 faa7 	bl	8005820 <HAL_TIM_Base_Start_IT>
		}
		if (this->debounceCounter == 10) {
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	799b      	ldrb	r3, [r3, #6]
 80002d6:	2b0a      	cmp	r3, #10
 80002d8:	d108      	bne.n	80002ec <_ZN6Button7clickedEv+0x54>
			HAL_TIM_Base_Stop_IT(&htim6);
 80002da:	4b07      	ldr	r3, [pc, #28]	; (80002f8 <_ZN6Button7clickedEv+0x60>)
 80002dc:	0018      	movs	r0, r3
 80002de:	f005 faeb 	bl	80058b8 <HAL_TIM_Base_Stop_IT>
			this->debounceCounter = 0;
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	2200      	movs	r2, #0
 80002e6:	719a      	strb	r2, [r3, #6]
			return 1;
 80002e8:	2301      	movs	r3, #1
 80002ea:	e000      	b.n	80002ee <_ZN6Button7clickedEv+0x56>
		}
	}
	return 0;
 80002ec:	2300      	movs	r3, #0
}
 80002ee:	0018      	movs	r0, r3
 80002f0:	46bd      	mov	sp, r7
 80002f2:	b002      	add	sp, #8
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	46c0      	nop			; (mov r8, r8)
 80002f8:	2000016c 	.word	0x2000016c

080002fc <_ZN6Button9unclickedEv>:

uint8_t Button::unclicked() {
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b082      	sub	sp, #8
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
	if (!(this->port->IDR & (1 << pin))) {
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	691b      	ldr	r3, [r3, #16]
 800030a:	687a      	ldr	r2, [r7, #4]
 800030c:	7912      	ldrb	r2, [r2, #4]
 800030e:	0011      	movs	r1, r2
 8000310:	2201      	movs	r2, #1
 8000312:	408a      	lsls	r2, r1
 8000314:	4013      	ands	r3, r2
 8000316:	425a      	negs	r2, r3
 8000318:	4153      	adcs	r3, r2
 800031a:	b2db      	uxtb	r3, r3
 800031c:	2b00      	cmp	r3, #0
 800031e:	d017      	beq.n	8000350 <_ZN6Button9unclickedEv+0x54>
		if (this->debounceCounter == 0) {
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	799b      	ldrb	r3, [r3, #6]
 8000324:	2b00      	cmp	r3, #0
 8000326:	d106      	bne.n	8000336 <_ZN6Button9unclickedEv+0x3a>
			this->debounceCounter = 1;
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	2201      	movs	r2, #1
 800032c:	719a      	strb	r2, [r3, #6]
			HAL_TIM_Base_Start_IT(&htim6);
 800032e:	4b0b      	ldr	r3, [pc, #44]	; (800035c <_ZN6Button9unclickedEv+0x60>)
 8000330:	0018      	movs	r0, r3
 8000332:	f005 fa75 	bl	8005820 <HAL_TIM_Base_Start_IT>
		}
		if (this->debounceCounter == 10) {
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	799b      	ldrb	r3, [r3, #6]
 800033a:	2b0a      	cmp	r3, #10
 800033c:	d108      	bne.n	8000350 <_ZN6Button9unclickedEv+0x54>
			HAL_TIM_Base_Stop_IT(&htim6);
 800033e:	4b07      	ldr	r3, [pc, #28]	; (800035c <_ZN6Button9unclickedEv+0x60>)
 8000340:	0018      	movs	r0, r3
 8000342:	f005 fab9 	bl	80058b8 <HAL_TIM_Base_Stop_IT>
			this->debounceCounter = 0;
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	2200      	movs	r2, #0
 800034a:	719a      	strb	r2, [r3, #6]
			return 1;
 800034c:	2301      	movs	r3, #1
 800034e:	e000      	b.n	8000352 <_ZN6Button9unclickedEv+0x56>
		}
	}
	return 0;
 8000350:	2300      	movs	r3, #0
}
 8000352:	0018      	movs	r0, r3
 8000354:	46bd      	mov	sp, r7
 8000356:	b002      	add	sp, #8
 8000358:	bd80      	pop	{r7, pc}
 800035a:	46c0      	nop			; (mov r8, r8)
 800035c:	2000016c 	.word	0x2000016c

08000360 <_ZN6Button9interruptEv>:

void Button::interrupt() {
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
	if ((this->debounceCounter) > 0 && (this->debounceCounter) < 10) {
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	799b      	ldrb	r3, [r3, #6]
 800036c:	2b00      	cmp	r3, #0
 800036e:	d009      	beq.n	8000384 <_ZN6Button9interruptEv+0x24>
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	799b      	ldrb	r3, [r3, #6]
 8000374:	2b09      	cmp	r3, #9
 8000376:	d805      	bhi.n	8000384 <_ZN6Button9interruptEv+0x24>
		++this->debounceCounter;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	799b      	ldrb	r3, [r3, #6]
 800037c:	3301      	adds	r3, #1
 800037e:	b2da      	uxtb	r2, r3
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	719a      	strb	r2, [r3, #6]
	}
}
 8000384:	46c0      	nop			; (mov r8, r8)
 8000386:	46bd      	mov	sp, r7
 8000388:	b002      	add	sp, #8
 800038a:	bd80      	pop	{r7, pc}

0800038c <_ZNSt12_Vector_baseIcSaIcEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	0018      	movs	r0, r3
 8000398:	f000 fc55 	bl	8000c46 <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implC1Ev>
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	0018      	movs	r0, r3
 80003a0:	46bd      	mov	sp, r7
 80003a2:	b002      	add	sp, #8
 80003a4:	bd80      	pop	{r7, pc}

080003a6 <_ZNSt6vectorIcSaIcEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80003a6:	b580      	push	{r7, lr}
 80003a8:	b082      	sub	sp, #8
 80003aa:	af00      	add	r7, sp, #0
 80003ac:	6078      	str	r0, [r7, #4]
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	0018      	movs	r0, r3
 80003b2:	f7ff ffeb 	bl	800038c <_ZNSt12_Vector_baseIcSaIcEEC1Ev>
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	0018      	movs	r0, r3
 80003ba:	46bd      	mov	sp, r7
 80003bc:	b002      	add	sp, #8
 80003be:	bd80      	pop	{r7, pc}

080003c0 <_ZNSt12_Vector_baseIhSaIhEEC1Ev>:
      _Vector_base() = default;
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	0018      	movs	r0, r3
 80003cc:	f000 fc4c 	bl	8000c68 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1Ev>
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	0018      	movs	r0, r3
 80003d4:	46bd      	mov	sp, r7
 80003d6:	b002      	add	sp, #8
 80003d8:	bd80      	pop	{r7, pc}

080003da <_ZNSt6vectorIhSaIhEEC1Ev>:
      vector() = default;
 80003da:	b580      	push	{r7, lr}
 80003dc:	b082      	sub	sp, #8
 80003de:	af00      	add	r7, sp, #0
 80003e0:	6078      	str	r0, [r7, #4]
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	0018      	movs	r0, r3
 80003e6:	f7ff ffeb 	bl	80003c0 <_ZNSt12_Vector_baseIhSaIhEEC1Ev>
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	0018      	movs	r0, r3
 80003ee:	46bd      	mov	sp, r7
 80003f0:	b002      	add	sp, #8
 80003f2:	bd80      	pop	{r7, pc}

080003f4 <_ZNSt12_Vector_baseI4LineSaIS0_EEC1Ev>:
      _Vector_base() = default;
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	0018      	movs	r0, r3
 8000400:	f000 fc43 	bl	8000c8a <_ZNSt12_Vector_baseI4LineSaIS0_EE12_Vector_implC1Ev>
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	0018      	movs	r0, r3
 8000408:	46bd      	mov	sp, r7
 800040a:	b002      	add	sp, #8
 800040c:	bd80      	pop	{r7, pc}

0800040e <_ZNSt6vectorI4LineSaIS0_EEC1Ev>:
      vector() = default;
 800040e:	b580      	push	{r7, lr}
 8000410:	b082      	sub	sp, #8
 8000412:	af00      	add	r7, sp, #0
 8000414:	6078      	str	r0, [r7, #4]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	0018      	movs	r0, r3
 800041a:	f7ff ffeb 	bl	80003f4 <_ZNSt12_Vector_baseI4LineSaIS0_EEC1Ev>
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	0018      	movs	r0, r3
 8000422:	46bd      	mov	sp, r7
 8000424:	b002      	add	sp, #8
 8000426:	bd80      	pop	{r7, pc}

08000428 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>:
#include "Screen.hpp"

Screen::Screen(I2C_HandleTypeDef *hi2c, uint8_t i2cAddr) {
 8000428:	b580      	push	{r7, lr}
 800042a:	b084      	sub	sp, #16
 800042c:	af00      	add	r7, sp, #0
 800042e:	60f8      	str	r0, [r7, #12]
 8000430:	60b9      	str	r1, [r7, #8]
 8000432:	1dfb      	adds	r3, r7, #7
 8000434:	701a      	strb	r2, [r3, #0]
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	22c9      	movs	r2, #201	; 0xc9
 800043a:	745a      	strb	r2, [r3, #17]
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	2200      	movs	r2, #0
 8000440:	749a      	strb	r2, [r3, #18]
 8000442:	68fb      	ldr	r3, [r7, #12]
 8000444:	2200      	movs	r2, #0
 8000446:	74da      	strb	r2, [r3, #19]
 8000448:	68fb      	ldr	r3, [r7, #12]
 800044a:	2240      	movs	r2, #64	; 0x40
 800044c:	751a      	strb	r2, [r3, #20]
 800044e:	68fb      	ldr	r3, [r7, #12]
 8000450:	2214      	movs	r2, #20
 8000452:	755a      	strb	r2, [r3, #21]
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	2254      	movs	r2, #84	; 0x54
 8000458:	759a      	strb	r2, [r3, #22]
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	3318      	adds	r3, #24
 800045e:	0018      	movs	r0, r3
 8000460:	f7ff ffa1 	bl	80003a6 <_ZNSt6vectorIcSaIcEEC1Ev>
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	3324      	adds	r3, #36	; 0x24
 8000468:	0018      	movs	r0, r3
 800046a:	f7ff ffb6 	bl	80003da <_ZNSt6vectorIhSaIhEEC1Ev>
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	3330      	adds	r3, #48	; 0x30
 8000472:	0018      	movs	r0, r3
 8000474:	f7ff ffb1 	bl	80003da <_ZNSt6vectorIhSaIhEEC1Ev>
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	333c      	adds	r3, #60	; 0x3c
 800047c:	0018      	movs	r0, r3
 800047e:	f7ff ffac 	bl	80003da <_ZNSt6vectorIhSaIhEEC1Ev>
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	2248      	movs	r2, #72	; 0x48
 8000486:	2100      	movs	r1, #0
 8000488:	5499      	strb	r1, [r3, r2]
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	334c      	adds	r3, #76	; 0x4c
 800048e:	0018      	movs	r0, r3
 8000490:	f7ff ffbd 	bl	800040e <_ZNSt6vectorI4LineSaIS0_EEC1Ev>
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	2258      	movs	r2, #88	; 0x58
 8000498:	2100      	movs	r1, #0
 800049a:	5499      	strb	r1, [r3, r2]
	this->i2cSettings.hi2c = hi2c;
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	68ba      	ldr	r2, [r7, #8]
 80004a0:	609a      	str	r2, [r3, #8]
	this->i2cSettings.i2cAddr = i2cAddr;
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	1dfa      	adds	r2, r7, #7
 80004a6:	7812      	ldrb	r2, [r2, #0]
 80004a8:	731a      	strb	r2, [r3, #12]
}
 80004aa:	68fb      	ldr	r3, [r7, #12]
 80004ac:	0018      	movs	r0, r3
 80004ae:	46bd      	mov	sp, r7
 80004b0:	b004      	add	sp, #16
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <_ZN6Screen10cursorDownEv>:

void Screen::cursorDown() {
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
	if (this->cursorPos == this->rowPos1 && this->linesNum > 1) {
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	7c9a      	ldrb	r2, [r3, #18]
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	7cdb      	ldrb	r3, [r3, #19]
 80004c4:	429a      	cmp	r2, r3
 80004c6:	d119      	bne.n	80004fc <_ZN6Screen10cursorDownEv+0x48>
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	2248      	movs	r2, #72	; 0x48
 80004cc:	5c9b      	ldrb	r3, [r3, r2]
 80004ce:	2b01      	cmp	r3, #1
 80004d0:	d914      	bls.n	80004fc <_ZN6Screen10cursorDownEv+0x48>
		clearChar(this->cursorPos, this->i2cSettings);
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	7c98      	ldrb	r0, [r3, #18]
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	6899      	ldr	r1, [r3, #8]
 80004da:	68da      	ldr	r2, [r3, #12]
 80004dc:	f001 f904 	bl	80016e8 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos2;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	7d1a      	ldrb	r2, [r3, #20]
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	749a      	strb	r2, [r3, #18]
		displayOneCol(1, 0, this->shiftFlag);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2258      	movs	r2, #88	; 0x58
 80004ec:	5c9b      	ldrb	r3, [r3, r2]
 80004ee:	b25b      	sxtb	r3, r3
 80004f0:	6878      	ldr	r0, [r7, #4]
 80004f2:	2200      	movs	r2, #0
 80004f4:	2101      	movs	r1, #1
 80004f6:	f000 f8f1 	bl	80006dc <_ZN6Screen13displayOneColEhha>
 80004fa:	e06e      	b.n	80005da <_ZN6Screen10cursorDownEv+0x126>
	} else if (this->cursorPos == this->rowPos2 && this->linesNum > 2) {
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	7c9a      	ldrb	r2, [r3, #18]
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	7d1b      	ldrb	r3, [r3, #20]
 8000504:	429a      	cmp	r2, r3
 8000506:	d119      	bne.n	800053c <_ZN6Screen10cursorDownEv+0x88>
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2248      	movs	r2, #72	; 0x48
 800050c:	5c9b      	ldrb	r3, [r3, r2]
 800050e:	2b02      	cmp	r3, #2
 8000510:	d914      	bls.n	800053c <_ZN6Screen10cursorDownEv+0x88>
		clearChar(this->cursorPos, this->i2cSettings);
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	7c98      	ldrb	r0, [r3, #18]
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	6899      	ldr	r1, [r3, #8]
 800051a:	68da      	ldr	r2, [r3, #12]
 800051c:	f001 f8e4 	bl	80016e8 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos3;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	7d5a      	ldrb	r2, [r3, #21]
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	749a      	strb	r2, [r3, #18]
		displayOneCol(1, 0, this->shiftFlag);
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2258      	movs	r2, #88	; 0x58
 800052c:	5c9b      	ldrb	r3, [r3, r2]
 800052e:	b25b      	sxtb	r3, r3
 8000530:	6878      	ldr	r0, [r7, #4]
 8000532:	2200      	movs	r2, #0
 8000534:	2101      	movs	r1, #1
 8000536:	f000 f8d1 	bl	80006dc <_ZN6Screen13displayOneColEhha>
 800053a:	e04e      	b.n	80005da <_ZN6Screen10cursorDownEv+0x126>
	} else if (this->cursorPos == this->rowPos3 && this->linesNum > 3) {
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	7c9a      	ldrb	r2, [r3, #18]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	7d5b      	ldrb	r3, [r3, #21]
 8000544:	429a      	cmp	r2, r3
 8000546:	d119      	bne.n	800057c <_ZN6Screen10cursorDownEv+0xc8>
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2248      	movs	r2, #72	; 0x48
 800054c:	5c9b      	ldrb	r3, [r3, r2]
 800054e:	2b03      	cmp	r3, #3
 8000550:	d914      	bls.n	800057c <_ZN6Screen10cursorDownEv+0xc8>
		clearChar(this->cursorPos, this->i2cSettings);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	7c98      	ldrb	r0, [r3, #18]
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	6899      	ldr	r1, [r3, #8]
 800055a:	68da      	ldr	r2, [r3, #12]
 800055c:	f001 f8c4 	bl	80016e8 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos4;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	7d9a      	ldrb	r2, [r3, #22]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	749a      	strb	r2, [r3, #18]
		displayOneCol(1, 0, this->shiftFlag);
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	2258      	movs	r2, #88	; 0x58
 800056c:	5c9b      	ldrb	r3, [r3, r2]
 800056e:	b25b      	sxtb	r3, r3
 8000570:	6878      	ldr	r0, [r7, #4]
 8000572:	2200      	movs	r2, #0
 8000574:	2101      	movs	r1, #1
 8000576:	f000 f8b1 	bl	80006dc <_ZN6Screen13displayOneColEhha>
 800057a:	e02e      	b.n	80005da <_ZN6Screen10cursorDownEv+0x126>
	} else if (this->cursorPos == this->rowPos4 && this->linesNum > 4) {
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	7c9a      	ldrb	r2, [r3, #18]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	7d9b      	ldrb	r3, [r3, #22]
 8000584:	429a      	cmp	r2, r3
 8000586:	d128      	bne.n	80005da <_ZN6Screen10cursorDownEv+0x126>
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2248      	movs	r2, #72	; 0x48
 800058c:	5c9b      	ldrb	r3, [r3, r2]
 800058e:	2b04      	cmp	r3, #4
 8000590:	d923      	bls.n	80005da <_ZN6Screen10cursorDownEv+0x126>
		(this->shiftFlag < (this->linesNum - 4)) ? (++this->shiftFlag) : 0;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2258      	movs	r2, #88	; 0x58
 8000596:	5c9b      	ldrb	r3, [r3, r2]
 8000598:	0019      	movs	r1, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2248      	movs	r2, #72	; 0x48
 800059e:	5c9b      	ldrb	r3, [r3, r2]
 80005a0:	3b04      	subs	r3, #4
 80005a2:	4299      	cmp	r1, r3
 80005a4:	da07      	bge.n	80005b6 <_ZN6Screen10cursorDownEv+0x102>
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2258      	movs	r2, #88	; 0x58
 80005aa:	5c9b      	ldrb	r3, [r3, r2]
 80005ac:	3301      	adds	r3, #1
 80005ae:	b2d9      	uxtb	r1, r3
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2258      	movs	r2, #88	; 0x58
 80005b4:	5499      	strb	r1, [r3, r2]
		clearLcd(this->i2cSettings);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	6898      	ldr	r0, [r3, #8]
 80005ba:	68d9      	ldr	r1, [r3, #12]
 80005bc:	f001 f870 	bl	80016a0 <_Z8clearLcd11I2CSettings>
		HAL_Delay(2);
 80005c0:	2002      	movs	r0, #2
 80005c2:	f001 ffe1 	bl	8002588 <HAL_Delay>
		displayOneCol(1, 0, this->shiftFlag);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2258      	movs	r2, #88	; 0x58
 80005ca:	5c9b      	ldrb	r3, [r3, r2]
 80005cc:	b25b      	sxtb	r3, r3
 80005ce:	6878      	ldr	r0, [r7, #4]
 80005d0:	2200      	movs	r2, #0
 80005d2:	2101      	movs	r1, #1
 80005d4:	f000 f882 	bl	80006dc <_ZN6Screen13displayOneColEhha>
	}
}
 80005d8:	e7ff      	b.n	80005da <_ZN6Screen10cursorDownEv+0x126>
 80005da:	46c0      	nop			; (mov r8, r8)
 80005dc:	46bd      	mov	sp, r7
 80005de:	b002      	add	sp, #8
 80005e0:	bd80      	pop	{r7, pc}

080005e2 <_ZN6Screen8cursorUpEv>:

void Screen::cursorUp() {
 80005e2:	b580      	push	{r7, lr}
 80005e4:	b082      	sub	sp, #8
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	6078      	str	r0, [r7, #4]
	if (this->cursorPos == this->rowPos4) {
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	7c9a      	ldrb	r2, [r3, #18]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	7d9b      	ldrb	r3, [r3, #22]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	d114      	bne.n	8000620 <_ZN6Screen8cursorUpEv+0x3e>
		clearChar(this->cursorPos, this->i2cSettings);
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	7c98      	ldrb	r0, [r3, #18]
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6899      	ldr	r1, [r3, #8]
 80005fe:	68da      	ldr	r2, [r3, #12]
 8000600:	f001 f872 	bl	80016e8 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos3;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	7d5a      	ldrb	r2, [r3, #21]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	749a      	strb	r2, [r3, #18]
		displayOneCol(1, 0, this->shiftFlag);
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2258      	movs	r2, #88	; 0x58
 8000610:	5c9b      	ldrb	r3, [r3, r2]
 8000612:	b25b      	sxtb	r3, r3
 8000614:	6878      	ldr	r0, [r7, #4]
 8000616:	2200      	movs	r2, #0
 8000618:	2101      	movs	r1, #1
 800061a:	f000 f85f 	bl	80006dc <_ZN6Screen13displayOneColEhha>
		(this->shiftFlag > 0) ? (--this->shiftFlag) : 0;
		clearLcd(this->i2cSettings);
		HAL_Delay(2);
		displayOneCol(1, 0, this->shiftFlag);
	}
}
 800061e:	e059      	b.n	80006d4 <_ZN6Screen8cursorUpEv+0xf2>
	} else if (this->cursorPos == this->rowPos3) {
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	7c9a      	ldrb	r2, [r3, #18]
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	7d5b      	ldrb	r3, [r3, #21]
 8000628:	429a      	cmp	r2, r3
 800062a:	d114      	bne.n	8000656 <_ZN6Screen8cursorUpEv+0x74>
		clearChar(this->cursorPos, this->i2cSettings);
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	7c98      	ldrb	r0, [r3, #18]
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	6899      	ldr	r1, [r3, #8]
 8000634:	68da      	ldr	r2, [r3, #12]
 8000636:	f001 f857 	bl	80016e8 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos2;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	7d1a      	ldrb	r2, [r3, #20]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	749a      	strb	r2, [r3, #18]
		displayOneCol(1, 0, this->shiftFlag);
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	2258      	movs	r2, #88	; 0x58
 8000646:	5c9b      	ldrb	r3, [r3, r2]
 8000648:	b25b      	sxtb	r3, r3
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	2200      	movs	r2, #0
 800064e:	2101      	movs	r1, #1
 8000650:	f000 f844 	bl	80006dc <_ZN6Screen13displayOneColEhha>
}
 8000654:	e03e      	b.n	80006d4 <_ZN6Screen8cursorUpEv+0xf2>
	} else if (this->cursorPos == this->rowPos2) {
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	7c9a      	ldrb	r2, [r3, #18]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	7d1b      	ldrb	r3, [r3, #20]
 800065e:	429a      	cmp	r2, r3
 8000660:	d114      	bne.n	800068c <_ZN6Screen8cursorUpEv+0xaa>
		clearChar(this->cursorPos, this->i2cSettings);
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	7c98      	ldrb	r0, [r3, #18]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	6899      	ldr	r1, [r3, #8]
 800066a:	68da      	ldr	r2, [r3, #12]
 800066c:	f001 f83c 	bl	80016e8 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos1;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	7cda      	ldrb	r2, [r3, #19]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	749a      	strb	r2, [r3, #18]
		displayOneCol(1, 0, this->shiftFlag);
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	2258      	movs	r2, #88	; 0x58
 800067c:	5c9b      	ldrb	r3, [r3, r2]
 800067e:	b25b      	sxtb	r3, r3
 8000680:	6878      	ldr	r0, [r7, #4]
 8000682:	2200      	movs	r2, #0
 8000684:	2101      	movs	r1, #1
 8000686:	f000 f829 	bl	80006dc <_ZN6Screen13displayOneColEhha>
}
 800068a:	e023      	b.n	80006d4 <_ZN6Screen8cursorUpEv+0xf2>
	} else if (this->cursorPos == this->rowPos1) {
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	7c9a      	ldrb	r2, [r3, #18]
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	7cdb      	ldrb	r3, [r3, #19]
 8000694:	429a      	cmp	r2, r3
 8000696:	d11d      	bne.n	80006d4 <_ZN6Screen8cursorUpEv+0xf2>
		(this->shiftFlag > 0) ? (--this->shiftFlag) : 0;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2258      	movs	r2, #88	; 0x58
 800069c:	5c9b      	ldrb	r3, [r3, r2]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d007      	beq.n	80006b2 <_ZN6Screen8cursorUpEv+0xd0>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2258      	movs	r2, #88	; 0x58
 80006a6:	5c9b      	ldrb	r3, [r3, r2]
 80006a8:	3b01      	subs	r3, #1
 80006aa:	b2d9      	uxtb	r1, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2258      	movs	r2, #88	; 0x58
 80006b0:	5499      	strb	r1, [r3, r2]
		clearLcd(this->i2cSettings);
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	6898      	ldr	r0, [r3, #8]
 80006b6:	68d9      	ldr	r1, [r3, #12]
 80006b8:	f000 fff2 	bl	80016a0 <_Z8clearLcd11I2CSettings>
		HAL_Delay(2);
 80006bc:	2002      	movs	r0, #2
 80006be:	f001 ff63 	bl	8002588 <HAL_Delay>
		displayOneCol(1, 0, this->shiftFlag);
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	2258      	movs	r2, #88	; 0x58
 80006c6:	5c9b      	ldrb	r3, [r3, r2]
 80006c8:	b25b      	sxtb	r3, r3
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	2200      	movs	r2, #0
 80006ce:	2101      	movs	r1, #1
 80006d0:	f000 f804 	bl	80006dc <_ZN6Screen13displayOneColEhha>
}
 80006d4:	46c0      	nop			; (mov r8, r8)
 80006d6:	46bd      	mov	sp, r7
 80006d8:	b002      	add	sp, #8
 80006da:	bd80      	pop	{r7, pc}

080006dc <_ZN6Screen13displayOneColEhha>:
	if (this->cursorPos == this->rowPos1) {

	}
}

void Screen::displayOneCol(uint8_t shiftRight, uint8_t shiftDown, int8_t shiftMenu) {
 80006dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006de:	b085      	sub	sp, #20
 80006e0:	af02      	add	r7, sp, #8
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	000c      	movs	r4, r1
 80006e6:	0010      	movs	r0, r2
 80006e8:	0019      	movs	r1, r3
 80006ea:	1cfb      	adds	r3, r7, #3
 80006ec:	1c22      	adds	r2, r4, #0
 80006ee:	701a      	strb	r2, [r3, #0]
 80006f0:	1cbb      	adds	r3, r7, #2
 80006f2:	1c02      	adds	r2, r0, #0
 80006f4:	701a      	strb	r2, [r3, #0]
 80006f6:	1c7b      	adds	r3, r7, #1
 80006f8:	1c0a      	adds	r2, r1, #0
 80006fa:	701a      	strb	r2, [r3, #0]

	sendLcdChar(this->cursorChar, this->cursorPos, this->i2cSettings);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	7c58      	ldrb	r0, [r3, #17]
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	7c99      	ldrb	r1, [r3, #18]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	689a      	ldr	r2, [r3, #8]
 8000708:	68db      	ldr	r3, [r3, #12]
 800070a:	f000 fee7 	bl	80014dc <_Z11sendLcdCharhh11I2CSettings>

	if (this->linesNum > 3) {
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2248      	movs	r2, #72	; 0x48
 8000712:	5c9b      	ldrb	r3, [r3, r2]
 8000714:	2b03      	cmp	r3, #3
 8000716:	d800      	bhi.n	800071a <_ZN6Screen13displayOneColEhha+0x3e>
 8000718:	e101      	b.n	800091e <_ZN6Screen13displayOneColEhha+0x242>
		sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	3318      	adds	r3, #24
 800071e:	001c      	movs	r4, r3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	3324      	adds	r3, #36	; 0x24
 8000724:	001a      	movs	r2, r3
 8000726:	1c7b      	adds	r3, r7, #1
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	b25b      	sxtb	r3, r3
 800072c:	0019      	movs	r1, r3
 800072e:	0010      	movs	r0, r2
 8000730:	f000 fabc 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000734:	0003      	movs	r3, r0
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	0019      	movs	r1, r3
 800073a:	0020      	movs	r0, r4
 800073c:	f000 fac3 	bl	8000cc6 <_ZNSt6vectorIcSaIcEEixEj>
 8000740:	0005      	movs	r5, r0
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	3324      	adds	r3, #36	; 0x24
 8000746:	001a      	movs	r2, r3
 8000748:	1c7b      	adds	r3, r7, #1
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	b25b      	sxtb	r3, r3
 800074e:	0019      	movs	r1, r3
 8000750:	0010      	movs	r0, r2
 8000752:	f000 faab 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000756:	0003      	movs	r3, r0
 8000758:	781c      	ldrb	r4, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	3330      	adds	r3, #48	; 0x30
 800075e:	001a      	movs	r2, r3
 8000760:	1c7b      	adds	r3, r7, #1
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	b25b      	sxtb	r3, r3
 8000766:	0019      	movs	r1, r3
 8000768:	0010      	movs	r0, r2
 800076a:	f000 fa9f 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 800076e:	0003      	movs	r3, r0
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	469c      	mov	ip, r3
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	7cda      	ldrb	r2, [r3, #19]
 8000778:	1cfb      	adds	r3, r7, #3
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	18d3      	adds	r3, r2, r3
 800077e:	b2d8      	uxtb	r0, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	466a      	mov	r2, sp
 8000784:	3308      	adds	r3, #8
 8000786:	cb42      	ldmia	r3!, {r1, r6}
 8000788:	c242      	stmia	r2!, {r1, r6}
 800078a:	0003      	movs	r3, r0
 800078c:	4662      	mov	r2, ip
 800078e:	0021      	movs	r1, r4
 8000790:	0028      	movs	r0, r5
 8000792:	f000 ff3f 	bl	8001614 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[1 + shiftMenu]]), this->startPos[1 + shiftMenu], this->endPos[1 + shiftMenu], this->rowPos2 + shiftRight, this->i2cSettings);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	3318      	adds	r3, #24
 800079a:	001c      	movs	r4, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3324      	adds	r3, #36	; 0x24
 80007a0:	001a      	movs	r2, r3
 80007a2:	1c7b      	adds	r3, r7, #1
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	b25b      	sxtb	r3, r3
 80007a8:	3301      	adds	r3, #1
 80007aa:	0019      	movs	r1, r3
 80007ac:	0010      	movs	r0, r2
 80007ae:	f000 fa7d 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 80007b2:	0003      	movs	r3, r0
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	0019      	movs	r1, r3
 80007b8:	0020      	movs	r0, r4
 80007ba:	f000 fa84 	bl	8000cc6 <_ZNSt6vectorIcSaIcEEixEj>
 80007be:	0005      	movs	r5, r0
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3324      	adds	r3, #36	; 0x24
 80007c4:	001a      	movs	r2, r3
 80007c6:	1c7b      	adds	r3, r7, #1
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	b25b      	sxtb	r3, r3
 80007cc:	3301      	adds	r3, #1
 80007ce:	0019      	movs	r1, r3
 80007d0:	0010      	movs	r0, r2
 80007d2:	f000 fa6b 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 80007d6:	0003      	movs	r3, r0
 80007d8:	781c      	ldrb	r4, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	3330      	adds	r3, #48	; 0x30
 80007de:	001a      	movs	r2, r3
 80007e0:	1c7b      	adds	r3, r7, #1
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	b25b      	sxtb	r3, r3
 80007e6:	3301      	adds	r3, #1
 80007e8:	0019      	movs	r1, r3
 80007ea:	0010      	movs	r0, r2
 80007ec:	f000 fa5e 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 80007f0:	0003      	movs	r3, r0
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	469c      	mov	ip, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	7d1a      	ldrb	r2, [r3, #20]
 80007fa:	1cfb      	adds	r3, r7, #3
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	18d3      	adds	r3, r2, r3
 8000800:	b2d8      	uxtb	r0, r3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	466a      	mov	r2, sp
 8000806:	3308      	adds	r3, #8
 8000808:	cb42      	ldmia	r3!, {r1, r6}
 800080a:	c242      	stmia	r2!, {r1, r6}
 800080c:	0003      	movs	r3, r0
 800080e:	4662      	mov	r2, ip
 8000810:	0021      	movs	r1, r4
 8000812:	0028      	movs	r0, r5
 8000814:	f000 fefe 	bl	8001614 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[2 + shiftMenu]]), this->startPos[2 + shiftMenu], this->endPos[2 + shiftMenu], this->rowPos3 + shiftRight, this->i2cSettings);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3318      	adds	r3, #24
 800081c:	001c      	movs	r4, r3
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	3324      	adds	r3, #36	; 0x24
 8000822:	001a      	movs	r2, r3
 8000824:	1c7b      	adds	r3, r7, #1
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	b25b      	sxtb	r3, r3
 800082a:	3302      	adds	r3, #2
 800082c:	0019      	movs	r1, r3
 800082e:	0010      	movs	r0, r2
 8000830:	f000 fa3c 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000834:	0003      	movs	r3, r0
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	0019      	movs	r1, r3
 800083a:	0020      	movs	r0, r4
 800083c:	f000 fa43 	bl	8000cc6 <_ZNSt6vectorIcSaIcEEixEj>
 8000840:	0005      	movs	r5, r0
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	3324      	adds	r3, #36	; 0x24
 8000846:	001a      	movs	r2, r3
 8000848:	1c7b      	adds	r3, r7, #1
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	b25b      	sxtb	r3, r3
 800084e:	3302      	adds	r3, #2
 8000850:	0019      	movs	r1, r3
 8000852:	0010      	movs	r0, r2
 8000854:	f000 fa2a 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000858:	0003      	movs	r3, r0
 800085a:	781c      	ldrb	r4, [r3, #0]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	3330      	adds	r3, #48	; 0x30
 8000860:	001a      	movs	r2, r3
 8000862:	1c7b      	adds	r3, r7, #1
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	b25b      	sxtb	r3, r3
 8000868:	3302      	adds	r3, #2
 800086a:	0019      	movs	r1, r3
 800086c:	0010      	movs	r0, r2
 800086e:	f000 fa1d 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000872:	0003      	movs	r3, r0
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	469c      	mov	ip, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	7d5a      	ldrb	r2, [r3, #21]
 800087c:	1cfb      	adds	r3, r7, #3
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	18d3      	adds	r3, r2, r3
 8000882:	b2d8      	uxtb	r0, r3
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	466a      	mov	r2, sp
 8000888:	3308      	adds	r3, #8
 800088a:	cb42      	ldmia	r3!, {r1, r6}
 800088c:	c242      	stmia	r2!, {r1, r6}
 800088e:	0003      	movs	r3, r0
 8000890:	4662      	mov	r2, ip
 8000892:	0021      	movs	r1, r4
 8000894:	0028      	movs	r0, r5
 8000896:	f000 febd 	bl	8001614 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[3 + shiftMenu]]), this->startPos[3 + shiftMenu], this->endPos[3 + shiftMenu], this->rowPos4 + shiftRight, this->i2cSettings);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	3318      	adds	r3, #24
 800089e:	001c      	movs	r4, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	3324      	adds	r3, #36	; 0x24
 80008a4:	001a      	movs	r2, r3
 80008a6:	1c7b      	adds	r3, r7, #1
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	b25b      	sxtb	r3, r3
 80008ac:	3303      	adds	r3, #3
 80008ae:	0019      	movs	r1, r3
 80008b0:	0010      	movs	r0, r2
 80008b2:	f000 f9fb 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 80008b6:	0003      	movs	r3, r0
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	0019      	movs	r1, r3
 80008bc:	0020      	movs	r0, r4
 80008be:	f000 fa02 	bl	8000cc6 <_ZNSt6vectorIcSaIcEEixEj>
 80008c2:	0005      	movs	r5, r0
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	3324      	adds	r3, #36	; 0x24
 80008c8:	001a      	movs	r2, r3
 80008ca:	1c7b      	adds	r3, r7, #1
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	b25b      	sxtb	r3, r3
 80008d0:	3303      	adds	r3, #3
 80008d2:	0019      	movs	r1, r3
 80008d4:	0010      	movs	r0, r2
 80008d6:	f000 f9e9 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 80008da:	0003      	movs	r3, r0
 80008dc:	781c      	ldrb	r4, [r3, #0]
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	3330      	adds	r3, #48	; 0x30
 80008e2:	001a      	movs	r2, r3
 80008e4:	1c7b      	adds	r3, r7, #1
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	b25b      	sxtb	r3, r3
 80008ea:	3303      	adds	r3, #3
 80008ec:	0019      	movs	r1, r3
 80008ee:	0010      	movs	r0, r2
 80008f0:	f000 f9dc 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 80008f4:	0003      	movs	r3, r0
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	469c      	mov	ip, r3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	7d9a      	ldrb	r2, [r3, #22]
 80008fe:	1cfb      	adds	r3, r7, #3
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	18d3      	adds	r3, r2, r3
 8000904:	b2d8      	uxtb	r0, r3
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	466a      	mov	r2, sp
 800090a:	3308      	adds	r3, #8
 800090c:	cb42      	ldmia	r3!, {r1, r6}
 800090e:	c242      	stmia	r2!, {r1, r6}
 8000910:	0003      	movs	r3, r0
 8000912:	4662      	mov	r2, ip
 8000914:	0021      	movs	r1, r4
 8000916:	0028      	movs	r0, r5
 8000918:	f000 fe7c 	bl	8001614 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
		sendLcdStrAB(&(this->line[this->startPos[1 + shiftMenu]]), this->startPos[1 + shiftMenu], this->endPos[1 + shiftMenu], this->rowPos2 + shiftRight, this->i2cSettings);
	} else if (this->linesNum > 0) {
		sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
	}
}
 800091c:	e18f      	b.n	8000c3e <_ZN6Screen13displayOneColEhha+0x562>
	} else if (this->linesNum > 2) {
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2248      	movs	r2, #72	; 0x48
 8000922:	5c9b      	ldrb	r3, [r3, r2]
 8000924:	2b02      	cmp	r3, #2
 8000926:	d800      	bhi.n	800092a <_ZN6Screen13displayOneColEhha+0x24e>
 8000928:	e0c0      	b.n	8000aac <_ZN6Screen13displayOneColEhha+0x3d0>
		sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	3318      	adds	r3, #24
 800092e:	001c      	movs	r4, r3
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	3324      	adds	r3, #36	; 0x24
 8000934:	001a      	movs	r2, r3
 8000936:	1c7b      	adds	r3, r7, #1
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	b25b      	sxtb	r3, r3
 800093c:	0019      	movs	r1, r3
 800093e:	0010      	movs	r0, r2
 8000940:	f000 f9b4 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000944:	0003      	movs	r3, r0
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	0019      	movs	r1, r3
 800094a:	0020      	movs	r0, r4
 800094c:	f000 f9bb 	bl	8000cc6 <_ZNSt6vectorIcSaIcEEixEj>
 8000950:	0005      	movs	r5, r0
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	3324      	adds	r3, #36	; 0x24
 8000956:	001a      	movs	r2, r3
 8000958:	1c7b      	adds	r3, r7, #1
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	b25b      	sxtb	r3, r3
 800095e:	0019      	movs	r1, r3
 8000960:	0010      	movs	r0, r2
 8000962:	f000 f9a3 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000966:	0003      	movs	r3, r0
 8000968:	781c      	ldrb	r4, [r3, #0]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	3330      	adds	r3, #48	; 0x30
 800096e:	001a      	movs	r2, r3
 8000970:	1c7b      	adds	r3, r7, #1
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	b25b      	sxtb	r3, r3
 8000976:	0019      	movs	r1, r3
 8000978:	0010      	movs	r0, r2
 800097a:	f000 f997 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 800097e:	0003      	movs	r3, r0
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	469c      	mov	ip, r3
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	7cda      	ldrb	r2, [r3, #19]
 8000988:	1cfb      	adds	r3, r7, #3
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	18d3      	adds	r3, r2, r3
 800098e:	b2d8      	uxtb	r0, r3
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	466a      	mov	r2, sp
 8000994:	3308      	adds	r3, #8
 8000996:	cb42      	ldmia	r3!, {r1, r6}
 8000998:	c242      	stmia	r2!, {r1, r6}
 800099a:	0003      	movs	r3, r0
 800099c:	4662      	mov	r2, ip
 800099e:	0021      	movs	r1, r4
 80009a0:	0028      	movs	r0, r5
 80009a2:	f000 fe37 	bl	8001614 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[1 + shiftMenu]]), this->startPos[1 + shiftMenu], this->endPos[1 + shiftMenu], this->rowPos2 + shiftRight, this->i2cSettings);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	3318      	adds	r3, #24
 80009aa:	001c      	movs	r4, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	3324      	adds	r3, #36	; 0x24
 80009b0:	001a      	movs	r2, r3
 80009b2:	1c7b      	adds	r3, r7, #1
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	b25b      	sxtb	r3, r3
 80009b8:	3301      	adds	r3, #1
 80009ba:	0019      	movs	r1, r3
 80009bc:	0010      	movs	r0, r2
 80009be:	f000 f975 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 80009c2:	0003      	movs	r3, r0
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	0019      	movs	r1, r3
 80009c8:	0020      	movs	r0, r4
 80009ca:	f000 f97c 	bl	8000cc6 <_ZNSt6vectorIcSaIcEEixEj>
 80009ce:	0005      	movs	r5, r0
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	3324      	adds	r3, #36	; 0x24
 80009d4:	001a      	movs	r2, r3
 80009d6:	1c7b      	adds	r3, r7, #1
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	b25b      	sxtb	r3, r3
 80009dc:	3301      	adds	r3, #1
 80009de:	0019      	movs	r1, r3
 80009e0:	0010      	movs	r0, r2
 80009e2:	f000 f963 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 80009e6:	0003      	movs	r3, r0
 80009e8:	781c      	ldrb	r4, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3330      	adds	r3, #48	; 0x30
 80009ee:	001a      	movs	r2, r3
 80009f0:	1c7b      	adds	r3, r7, #1
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	b25b      	sxtb	r3, r3
 80009f6:	3301      	adds	r3, #1
 80009f8:	0019      	movs	r1, r3
 80009fa:	0010      	movs	r0, r2
 80009fc:	f000 f956 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000a00:	0003      	movs	r3, r0
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	469c      	mov	ip, r3
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	7d1a      	ldrb	r2, [r3, #20]
 8000a0a:	1cfb      	adds	r3, r7, #3
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	18d3      	adds	r3, r2, r3
 8000a10:	b2d8      	uxtb	r0, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	466a      	mov	r2, sp
 8000a16:	3308      	adds	r3, #8
 8000a18:	cb42      	ldmia	r3!, {r1, r6}
 8000a1a:	c242      	stmia	r2!, {r1, r6}
 8000a1c:	0003      	movs	r3, r0
 8000a1e:	4662      	mov	r2, ip
 8000a20:	0021      	movs	r1, r4
 8000a22:	0028      	movs	r0, r5
 8000a24:	f000 fdf6 	bl	8001614 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[2 + shiftMenu]]), this->startPos[2 + shiftMenu], this->endPos[2 + shiftMenu], this->rowPos3 + shiftRight, this->i2cSettings);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	3318      	adds	r3, #24
 8000a2c:	001c      	movs	r4, r3
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	3324      	adds	r3, #36	; 0x24
 8000a32:	001a      	movs	r2, r3
 8000a34:	1c7b      	adds	r3, r7, #1
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b25b      	sxtb	r3, r3
 8000a3a:	3302      	adds	r3, #2
 8000a3c:	0019      	movs	r1, r3
 8000a3e:	0010      	movs	r0, r2
 8000a40:	f000 f934 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000a44:	0003      	movs	r3, r0
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	0019      	movs	r1, r3
 8000a4a:	0020      	movs	r0, r4
 8000a4c:	f000 f93b 	bl	8000cc6 <_ZNSt6vectorIcSaIcEEixEj>
 8000a50:	0005      	movs	r5, r0
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	3324      	adds	r3, #36	; 0x24
 8000a56:	001a      	movs	r2, r3
 8000a58:	1c7b      	adds	r3, r7, #1
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	b25b      	sxtb	r3, r3
 8000a5e:	3302      	adds	r3, #2
 8000a60:	0019      	movs	r1, r3
 8000a62:	0010      	movs	r0, r2
 8000a64:	f000 f922 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000a68:	0003      	movs	r3, r0
 8000a6a:	781c      	ldrb	r4, [r3, #0]
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	3330      	adds	r3, #48	; 0x30
 8000a70:	001a      	movs	r2, r3
 8000a72:	1c7b      	adds	r3, r7, #1
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	b25b      	sxtb	r3, r3
 8000a78:	3302      	adds	r3, #2
 8000a7a:	0019      	movs	r1, r3
 8000a7c:	0010      	movs	r0, r2
 8000a7e:	f000 f915 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000a82:	0003      	movs	r3, r0
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	469c      	mov	ip, r3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	7d5a      	ldrb	r2, [r3, #21]
 8000a8c:	1cfb      	adds	r3, r7, #3
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	18d3      	adds	r3, r2, r3
 8000a92:	b2d8      	uxtb	r0, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	466a      	mov	r2, sp
 8000a98:	3308      	adds	r3, #8
 8000a9a:	cb42      	ldmia	r3!, {r1, r6}
 8000a9c:	c242      	stmia	r2!, {r1, r6}
 8000a9e:	0003      	movs	r3, r0
 8000aa0:	4662      	mov	r2, ip
 8000aa2:	0021      	movs	r1, r4
 8000aa4:	0028      	movs	r0, r5
 8000aa6:	f000 fdb5 	bl	8001614 <_Z12sendLcdStrABPchhh11I2CSettings>
}
 8000aaa:	e0c8      	b.n	8000c3e <_ZN6Screen13displayOneColEhha+0x562>
	} else if (this->linesNum > 1) {
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2248      	movs	r2, #72	; 0x48
 8000ab0:	5c9b      	ldrb	r3, [r3, r2]
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d800      	bhi.n	8000ab8 <_ZN6Screen13displayOneColEhha+0x3dc>
 8000ab6:	e07f      	b.n	8000bb8 <_ZN6Screen13displayOneColEhha+0x4dc>
		sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	3318      	adds	r3, #24
 8000abc:	001c      	movs	r4, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	3324      	adds	r3, #36	; 0x24
 8000ac2:	001a      	movs	r2, r3
 8000ac4:	1c7b      	adds	r3, r7, #1
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	b25b      	sxtb	r3, r3
 8000aca:	0019      	movs	r1, r3
 8000acc:	0010      	movs	r0, r2
 8000ace:	f000 f8ed 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000ad2:	0003      	movs	r3, r0
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	0019      	movs	r1, r3
 8000ad8:	0020      	movs	r0, r4
 8000ada:	f000 f8f4 	bl	8000cc6 <_ZNSt6vectorIcSaIcEEixEj>
 8000ade:	0005      	movs	r5, r0
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	3324      	adds	r3, #36	; 0x24
 8000ae4:	001a      	movs	r2, r3
 8000ae6:	1c7b      	adds	r3, r7, #1
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	0019      	movs	r1, r3
 8000aee:	0010      	movs	r0, r2
 8000af0:	f000 f8dc 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000af4:	0003      	movs	r3, r0
 8000af6:	781c      	ldrb	r4, [r3, #0]
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	3330      	adds	r3, #48	; 0x30
 8000afc:	001a      	movs	r2, r3
 8000afe:	1c7b      	adds	r3, r7, #1
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	b25b      	sxtb	r3, r3
 8000b04:	0019      	movs	r1, r3
 8000b06:	0010      	movs	r0, r2
 8000b08:	f000 f8d0 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000b0c:	0003      	movs	r3, r0
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	469c      	mov	ip, r3
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	7cda      	ldrb	r2, [r3, #19]
 8000b16:	1cfb      	adds	r3, r7, #3
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	18d3      	adds	r3, r2, r3
 8000b1c:	b2d8      	uxtb	r0, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	466a      	mov	r2, sp
 8000b22:	3308      	adds	r3, #8
 8000b24:	cb42      	ldmia	r3!, {r1, r6}
 8000b26:	c242      	stmia	r2!, {r1, r6}
 8000b28:	0003      	movs	r3, r0
 8000b2a:	4662      	mov	r2, ip
 8000b2c:	0021      	movs	r1, r4
 8000b2e:	0028      	movs	r0, r5
 8000b30:	f000 fd70 	bl	8001614 <_Z12sendLcdStrABPchhh11I2CSettings>
		sendLcdStrAB(&(this->line[this->startPos[1 + shiftMenu]]), this->startPos[1 + shiftMenu], this->endPos[1 + shiftMenu], this->rowPos2 + shiftRight, this->i2cSettings);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	3318      	adds	r3, #24
 8000b38:	001c      	movs	r4, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	3324      	adds	r3, #36	; 0x24
 8000b3e:	001a      	movs	r2, r3
 8000b40:	1c7b      	adds	r3, r7, #1
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	b25b      	sxtb	r3, r3
 8000b46:	3301      	adds	r3, #1
 8000b48:	0019      	movs	r1, r3
 8000b4a:	0010      	movs	r0, r2
 8000b4c:	f000 f8ae 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000b50:	0003      	movs	r3, r0
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	0019      	movs	r1, r3
 8000b56:	0020      	movs	r0, r4
 8000b58:	f000 f8b5 	bl	8000cc6 <_ZNSt6vectorIcSaIcEEixEj>
 8000b5c:	0005      	movs	r5, r0
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	3324      	adds	r3, #36	; 0x24
 8000b62:	001a      	movs	r2, r3
 8000b64:	1c7b      	adds	r3, r7, #1
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	b25b      	sxtb	r3, r3
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	0019      	movs	r1, r3
 8000b6e:	0010      	movs	r0, r2
 8000b70:	f000 f89c 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000b74:	0003      	movs	r3, r0
 8000b76:	781c      	ldrb	r4, [r3, #0]
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	3330      	adds	r3, #48	; 0x30
 8000b7c:	001a      	movs	r2, r3
 8000b7e:	1c7b      	adds	r3, r7, #1
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	3301      	adds	r3, #1
 8000b86:	0019      	movs	r1, r3
 8000b88:	0010      	movs	r0, r2
 8000b8a:	f000 f88f 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000b8e:	0003      	movs	r3, r0
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	469c      	mov	ip, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	7d1a      	ldrb	r2, [r3, #20]
 8000b98:	1cfb      	adds	r3, r7, #3
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	18d3      	adds	r3, r2, r3
 8000b9e:	b2d8      	uxtb	r0, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	466a      	mov	r2, sp
 8000ba4:	3308      	adds	r3, #8
 8000ba6:	cb42      	ldmia	r3!, {r1, r6}
 8000ba8:	c242      	stmia	r2!, {r1, r6}
 8000baa:	0003      	movs	r3, r0
 8000bac:	4662      	mov	r2, ip
 8000bae:	0021      	movs	r1, r4
 8000bb0:	0028      	movs	r0, r5
 8000bb2:	f000 fd2f 	bl	8001614 <_Z12sendLcdStrABPchhh11I2CSettings>
}
 8000bb6:	e042      	b.n	8000c3e <_ZN6Screen13displayOneColEhha+0x562>
	} else if (this->linesNum > 0) {
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2248      	movs	r2, #72	; 0x48
 8000bbc:	5c9b      	ldrb	r3, [r3, r2]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d03d      	beq.n	8000c3e <_ZN6Screen13displayOneColEhha+0x562>
		sendLcdStrAB(&(this->line[this->startPos[0 + shiftMenu]]), this->startPos[0 + shiftMenu], this->endPos[0 + shiftMenu], this->rowPos1 + shiftRight, this->i2cSettings);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	3318      	adds	r3, #24
 8000bc6:	001c      	movs	r4, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	3324      	adds	r3, #36	; 0x24
 8000bcc:	001a      	movs	r2, r3
 8000bce:	1c7b      	adds	r3, r7, #1
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	b25b      	sxtb	r3, r3
 8000bd4:	0019      	movs	r1, r3
 8000bd6:	0010      	movs	r0, r2
 8000bd8:	f000 f868 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000bdc:	0003      	movs	r3, r0
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	0019      	movs	r1, r3
 8000be2:	0020      	movs	r0, r4
 8000be4:	f000 f86f 	bl	8000cc6 <_ZNSt6vectorIcSaIcEEixEj>
 8000be8:	0005      	movs	r5, r0
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	3324      	adds	r3, #36	; 0x24
 8000bee:	001a      	movs	r2, r3
 8000bf0:	1c7b      	adds	r3, r7, #1
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	b25b      	sxtb	r3, r3
 8000bf6:	0019      	movs	r1, r3
 8000bf8:	0010      	movs	r0, r2
 8000bfa:	f000 f857 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000bfe:	0003      	movs	r3, r0
 8000c00:	781c      	ldrb	r4, [r3, #0]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	3330      	adds	r3, #48	; 0x30
 8000c06:	001a      	movs	r2, r3
 8000c08:	1c7b      	adds	r3, r7, #1
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	b25b      	sxtb	r3, r3
 8000c0e:	0019      	movs	r1, r3
 8000c10:	0010      	movs	r0, r2
 8000c12:	f000 f84b 	bl	8000cac <_ZNSt6vectorIhSaIhEEixEj>
 8000c16:	0003      	movs	r3, r0
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	469c      	mov	ip, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	7cda      	ldrb	r2, [r3, #19]
 8000c20:	1cfb      	adds	r3, r7, #3
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	18d3      	adds	r3, r2, r3
 8000c26:	b2d8      	uxtb	r0, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	466a      	mov	r2, sp
 8000c2c:	3308      	adds	r3, #8
 8000c2e:	cb42      	ldmia	r3!, {r1, r6}
 8000c30:	c242      	stmia	r2!, {r1, r6}
 8000c32:	0003      	movs	r3, r0
 8000c34:	4662      	mov	r2, ip
 8000c36:	0021      	movs	r1, r4
 8000c38:	0028      	movs	r0, r5
 8000c3a:	f000 fceb 	bl	8001614 <_Z12sendLcdStrABPchhh11I2CSettings>
}
 8000c3e:	46c0      	nop			; (mov r8, r8)
 8000c40:	46bd      	mov	sp, r7
 8000c42:	b003      	add	sp, #12
 8000c44:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c46 <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b082      	sub	sp, #8
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	0018      	movs	r0, r3
 8000c52:	f005 fefb 	bl	8006a4c <_ZNSaIcEC1Ev>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f000 f841 	bl	8000ce0 <_ZNSt12_Vector_baseIcSaIcEE17_Vector_impl_dataC1Ev>
	{ }
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	0018      	movs	r0, r3
 8000c62:	46bd      	mov	sp, r7
 8000c64:	b002      	add	sp, #8
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	0018      	movs	r0, r3
 8000c74:	f000 f872 	bl	8000d5c <_ZNSaIhEC1Ev>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f000 f87b 	bl	8000d76 <_ZNSt12_Vector_baseIhSaIhEE17_Vector_impl_dataC1Ev>
	{ }
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	0018      	movs	r0, r3
 8000c84:	46bd      	mov	sp, r7
 8000c86:	b002      	add	sp, #8
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <_ZNSt12_Vector_baseI4LineSaIS0_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	0018      	movs	r0, r3
 8000c96:	f000 f8ac 	bl	8000df2 <_ZNSaI4LineEC1Ev>
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f000 f8b5 	bl	8000e0c <_ZNSt12_Vector_baseI4LineSaIS0_EE17_Vector_impl_dataC1Ev>
	{ }
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	b002      	add	sp, #8
 8000caa:	bd80      	pop	{r7, pc}

08000cac <_ZNSt6vectorIhSaIhEEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	18d3      	adds	r3, r2, r3
      }
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	b002      	add	sp, #8
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <_ZNSt6vectorIcSaIcEEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	b082      	sub	sp, #8
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
 8000cce:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	18d3      	adds	r3, r2, r3
      }
 8000cd8:	0018      	movs	r0, r3
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	b002      	add	sp, #8
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <_ZNSt12_Vector_baseIcSaIcEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
	{ }
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	b002      	add	sp, #8
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>:
      _M_deallocate(pointer __p, size_t __n)
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
	if (__p)
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d005      	beq.n	8000d22 <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	687a      	ldr	r2, [r7, #4]
 8000d1a:	68b9      	ldr	r1, [r7, #8]
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f000 f8b3 	bl	8000e88 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
      }
 8000d22:	46c0      	nop			; (mov r8, r8)
 8000d24:	46bd      	mov	sp, r7
 8000d26:	b004      	add	sp, #16
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	0018      	movs	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b002      	add	sp, #8
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8000d48:	68ba      	ldr	r2, [r7, #8]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	0011      	movs	r1, r2
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f000 f8aa 	bl	8000ea8 <_ZSt8_DestroyIPcEvT_S1_>
    }
 8000d54:	46c0      	nop			; (mov r8, r8)
 8000d56:	46bd      	mov	sp, r7
 8000d58:	b004      	add	sp, #16
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <_ZNSaIhEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	0018      	movs	r0, r3
 8000d68:	f000 f8ad 	bl	8000ec6 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	0018      	movs	r0, r3
 8000d70:	46bd      	mov	sp, r7
 8000d72:	b002      	add	sp, #8
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <_ZNSt12_Vector_baseIhSaIhEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000d76:	b580      	push	{r7, lr}
 8000d78:	b082      	sub	sp, #8
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2200      	movs	r2, #0
 8000d88:	605a      	str	r2, [r3, #4]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	609a      	str	r2, [r3, #8]
	{ }
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	0018      	movs	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b002      	add	sp, #8
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>:
      _M_deallocate(pointer __p, size_t __n)
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b084      	sub	sp, #16
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	60f8      	str	r0, [r7, #12]
 8000da2:	60b9      	str	r1, [r7, #8]
 8000da4:	607a      	str	r2, [r7, #4]
	if (__p)
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d005      	beq.n	8000db8 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	68b9      	ldr	r1, [r7, #8]
 8000db2:	0018      	movs	r0, r3
 8000db4:	f000 f890 	bl	8000ed8 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>
      }
 8000db8:	46c0      	nop			; (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	b004      	add	sp, #16
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	0018      	movs	r0, r3
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b002      	add	sp, #8
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b084      	sub	sp, #16
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	60f8      	str	r0, [r7, #12]
 8000dda:	60b9      	str	r1, [r7, #8]
 8000ddc:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8000dde:	68ba      	ldr	r2, [r7, #8]
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	0011      	movs	r1, r2
 8000de4:	0018      	movs	r0, r3
 8000de6:	f000 f887 	bl	8000ef8 <_ZSt8_DestroyIPhEvT_S1_>
    }
 8000dea:	46c0      	nop			; (mov r8, r8)
 8000dec:	46bd      	mov	sp, r7
 8000dee:	b004      	add	sp, #16
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <_ZNSaI4LineEC1Ev>:
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b082      	sub	sp, #8
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f000 f88a 	bl	8000f16 <_ZN9__gnu_cxx13new_allocatorI4LineEC1Ev>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	0018      	movs	r0, r3
 8000e06:	46bd      	mov	sp, r7
 8000e08:	b002      	add	sp, #8
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <_ZNSt12_Vector_baseI4LineSaIS0_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2200      	movs	r2, #0
 8000e24:	609a      	str	r2, [r3, #8]
	{ }
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	0018      	movs	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	b002      	add	sp, #8
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <_ZNSt12_Vector_baseI4LineSaIS0_EE13_M_deallocateEPS0_j>:
      _M_deallocate(pointer __p, size_t __n)
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
	if (__p)
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d005      	beq.n	8000e4e <_ZNSt12_Vector_baseI4LineSaIS0_EE13_M_deallocateEPS0_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	687a      	ldr	r2, [r7, #4]
 8000e46:	68b9      	ldr	r1, [r7, #8]
 8000e48:	0018      	movs	r0, r3
 8000e4a:	f000 f86d 	bl	8000f28 <_ZNSt16allocator_traitsISaI4LineEE10deallocateERS1_PS0_j>
      }
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	46bd      	mov	sp, r7
 8000e52:	b004      	add	sp, #16
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <_ZNSt12_Vector_baseI4LineSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	0018      	movs	r0, r3
 8000e62:	46bd      	mov	sp, r7
 8000e64:	b002      	add	sp, #8
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <_ZSt8_DestroyIP4LineS0_EvT_S2_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8000e74:	68ba      	ldr	r2, [r7, #8]
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	0011      	movs	r1, r2
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	f000 f864 	bl	8000f48 <_ZSt8_DestroyIP4LineEvT_S2_>
    }
 8000e80:	46c0      	nop			; (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	b004      	add	sp, #16
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000e94:	687a      	ldr	r2, [r7, #4]
 8000e96:	68b9      	ldr	r1, [r7, #8]
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f000 f863 	bl	8000f66 <_ZN9__gnu_cxx13new_allocatorIcE10deallocateEPcj>
 8000ea0:	46c0      	nop			; (mov r8, r8)
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	b004      	add	sp, #16
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <_ZSt8_DestroyIPcEvT_S1_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8000eb2:	683a      	ldr	r2, [r7, #0]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	0011      	movs	r1, r2
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f000 f864 	bl	8000f86 <_ZNSt12_Destroy_auxILb1EE9__destroyIPcEEvT_S3_>
    }
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b002      	add	sp, #8
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b082      	sub	sp, #8
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	b002      	add	sp, #8
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	68b9      	ldr	r1, [r7, #8]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	0018      	movs	r0, r3
 8000eec:	f000 f854 	bl	8000f98 <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>
 8000ef0:	46c0      	nop			; (mov r8, r8)
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b004      	add	sp, #16
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <_ZSt8_DestroyIPhEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8000f02:	683a      	ldr	r2, [r7, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	0011      	movs	r1, r2
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f000 f855 	bl	8000fb8 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>
    }
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b002      	add	sp, #8
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <_ZN9__gnu_cxx13new_allocatorI4LineEC1Ev>:
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	0018      	movs	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	b002      	add	sp, #8
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <_ZNSt16allocator_traitsISaI4LineEE10deallocateERS1_PS0_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	68b9      	ldr	r1, [r7, #8]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f000 f845 	bl	8000fca <_ZN9__gnu_cxx13new_allocatorI4LineE10deallocateEPS1_j>
 8000f40:	46c0      	nop			; (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	b004      	add	sp, #16
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <_ZSt8_DestroyIP4LineEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8000f52:	683a      	ldr	r2, [r7, #0]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	0011      	movs	r1, r2
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f000 f84b 	bl	8000ff4 <_ZNSt12_Destroy_auxILb0EE9__destroyIP4LineEEvT_S4_>
    }
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	46bd      	mov	sp, r7
 8000f62:	b002      	add	sp, #8
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <_ZN9__gnu_cxx13new_allocatorIcE10deallocateEPcj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __t)
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b084      	sub	sp, #16
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	60f8      	str	r0, [r7, #12]
 8000f6e:	60b9      	str	r1, [r7, #8]
 8000f70:	607a      	str	r2, [r7, #4]
# endif
			      std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	0011      	movs	r1, r2
 8000f78:	0018      	movs	r0, r3
 8000f7a:	f005 fd63 	bl	8006a44 <_ZdlPvj>
#if __cpp_sized_deallocation
			  , __t * sizeof(_Tp)
#endif
			 );
      }
 8000f7e:	46c0      	nop			; (mov r8, r8)
 8000f80:	46bd      	mov	sp, r7
 8000f82:	b004      	add	sp, #16
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <_ZNSt12_Destroy_auxILb1EE9__destroyIPcEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b082      	sub	sp, #8
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
 8000f8e:	6039      	str	r1, [r7, #0]
 8000f90:	46c0      	nop			; (mov r8, r8)
 8000f92:	46bd      	mov	sp, r7
 8000f94:	b002      	add	sp, #8
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>:
      deallocate(_Tp* __p, size_type __t)
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	0011      	movs	r1, r2
 8000faa:	0018      	movs	r0, r3
 8000fac:	f005 fd4a 	bl	8006a44 <_ZdlPvj>
      }
 8000fb0:	46c0      	nop			; (mov r8, r8)
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	b004      	add	sp, #16
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>:
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
 8000fc2:	46c0      	nop			; (mov r8, r8)
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	b002      	add	sp, #8
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <_ZN9__gnu_cxx13new_allocatorI4LineE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __t)
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b084      	sub	sp, #16
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	60f8      	str	r0, [r7, #12]
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	0013      	movs	r3, r2
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	189b      	adds	r3, r3, r2
 8000fde:	00db      	lsls	r3, r3, #3
 8000fe0:	001a      	movs	r2, r3
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	0011      	movs	r1, r2
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f005 fd2c 	bl	8006a44 <_ZdlPvj>
      }
 8000fec:	46c0      	nop			; (mov r8, r8)
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b004      	add	sp, #16
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <_ZNSt12_Destroy_auxILb0EE9__destroyIP4LineEEvT_S4_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	429a      	cmp	r2, r3
 8001004:	d00b      	beq.n	800101e <_ZNSt12_Destroy_auxILb0EE9__destroyIP4LineEEvT_S4_+0x2a>
	    std::_Destroy(std::__addressof(*__first));
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	0018      	movs	r0, r3
 800100a:	f000 f80c 	bl	8001026 <_ZSt11__addressofI4LineEPT_RS1_>
 800100e:	0003      	movs	r3, r0
 8001010:	0018      	movs	r0, r3
 8001012:	f000 f81e 	bl	8001052 <_ZSt8_DestroyI4LineEvPT_>
	  for (; __first != __last; ++__first)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3318      	adds	r3, #24
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	e7ef      	b.n	8000ffe <_ZNSt12_Destroy_auxILb0EE9__destroyIP4LineEEvT_S4_+0xa>
	}
 800101e:	46c0      	nop			; (mov r8, r8)
 8001020:	46bd      	mov	sp, r7
 8001022:	b002      	add	sp, #8
 8001024:	bd80      	pop	{r7, pc}

08001026 <_ZSt11__addressofI4LineEPT_RS1_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	0018      	movs	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	b002      	add	sp, #8
 8001036:	bd80      	pop	{r7, pc}

08001038 <_ZN4LineD1Ev>:
#ifndef LINE_HPP_
#define LINE_HPP_

#include <string>

class Line {
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	0018      	movs	r0, r3
 8001044:	f005 fd0d 	bl	8006a62 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	0018      	movs	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	b002      	add	sp, #8
 8001050:	bd80      	pop	{r7, pc}

08001052 <_ZSt8_DestroyI4LineEvPT_>:
    _Destroy(_Tp* __pointer)
 8001052:	b580      	push	{r7, lr}
 8001054:	b082      	sub	sp, #8
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
      __pointer->~_Tp();
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	0018      	movs	r0, r3
 800105e:	f7ff ffeb 	bl	8001038 <_ZN4LineD1Ev>
    }
 8001062:	46c0      	nop			; (mov r8, r8)
 8001064:	46bd      	mov	sp, r7
 8001066:	b002      	add	sp, #8
 8001068:	bd80      	pop	{r7, pc}

0800106a <_Z9recodeCyrPc>:
#include "lcd_i2c_lib.hpp"

uint8_t i2cLcdState { };

char *recodeCyr(char *charCyr) {
 800106a:	b580      	push	{r7, lr}
 800106c:	b082      	sub	sp, #8
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
	if (*charCyr == '') {
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2bc0      	cmp	r3, #192	; 0xc0
 8001078:	d103      	bne.n	8001082 <_Z9recodeCyrPc+0x18>
		*charCyr = 'A';
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2241      	movs	r2, #65	; 0x41
 800107e:	701a      	strb	r2, [r3, #0]
 8001080:	e1de      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2be0      	cmp	r3, #224	; 0xe0
 8001088:	d103      	bne.n	8001092 <_Z9recodeCyrPc+0x28>
		*charCyr = 'a';
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2261      	movs	r2, #97	; 0x61
 800108e:	701a      	strb	r2, [r3, #0]
 8001090:	e1d6      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2bc1      	cmp	r3, #193	; 0xc1
 8001098:	d103      	bne.n	80010a2 <_Z9recodeCyrPc+0x38>
		*charCyr = 0b10100000;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	22a0      	movs	r2, #160	; 0xa0
 800109e:	701a      	strb	r2, [r3, #0]
 80010a0:	e1ce      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2be1      	cmp	r3, #225	; 0xe1
 80010a8:	d103      	bne.n	80010b2 <_Z9recodeCyrPc+0x48>
		*charCyr = 0b10110010;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	22b2      	movs	r2, #178	; 0xb2
 80010ae:	701a      	strb	r2, [r3, #0]
 80010b0:	e1c6      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2bc2      	cmp	r3, #194	; 0xc2
 80010b8:	d103      	bne.n	80010c2 <_Z9recodeCyrPc+0x58>
		*charCyr = 'B';
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2242      	movs	r2, #66	; 0x42
 80010be:	701a      	strb	r2, [r3, #0]
 80010c0:	e1be      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2be2      	cmp	r3, #226	; 0xe2
 80010c8:	d103      	bne.n	80010d2 <_Z9recodeCyrPc+0x68>
		*charCyr = 0b10110011;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	22b3      	movs	r2, #179	; 0xb3
 80010ce:	701a      	strb	r2, [r3, #0]
 80010d0:	e1b6      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2bc3      	cmp	r3, #195	; 0xc3
 80010d8:	d103      	bne.n	80010e2 <_Z9recodeCyrPc+0x78>
		*charCyr = 0b10100001;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	22a1      	movs	r2, #161	; 0xa1
 80010de:	701a      	strb	r2, [r3, #0]
 80010e0:	e1ae      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	2be3      	cmp	r3, #227	; 0xe3
 80010e8:	d103      	bne.n	80010f2 <_Z9recodeCyrPc+0x88>
		*charCyr = 0b10110100;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	22b4      	movs	r2, #180	; 0xb4
 80010ee:	701a      	strb	r2, [r3, #0]
 80010f0:	e1a6      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2bc4      	cmp	r3, #196	; 0xc4
 80010f8:	d103      	bne.n	8001102 <_Z9recodeCyrPc+0x98>
		*charCyr = 0b11100000;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	22e0      	movs	r2, #224	; 0xe0
 80010fe:	701a      	strb	r2, [r3, #0]
 8001100:	e19e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2be4      	cmp	r3, #228	; 0xe4
 8001108:	d103      	bne.n	8001112 <_Z9recodeCyrPc+0xa8>
		*charCyr = 0b11100011;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	22e3      	movs	r2, #227	; 0xe3
 800110e:	701a      	strb	r2, [r3, #0]
 8001110:	e196      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2bc5      	cmp	r3, #197	; 0xc5
 8001118:	d103      	bne.n	8001122 <_Z9recodeCyrPc+0xb8>
		*charCyr = 'E';
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2245      	movs	r2, #69	; 0x45
 800111e:	701a      	strb	r2, [r3, #0]
 8001120:	e18e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	2be5      	cmp	r3, #229	; 0xe5
 8001128:	d103      	bne.n	8001132 <_Z9recodeCyrPc+0xc8>
		*charCyr = 'e';
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2265      	movs	r2, #101	; 0x65
 800112e:	701a      	strb	r2, [r3, #0]
 8001130:	e186      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2bc6      	cmp	r3, #198	; 0xc6
 8001138:	d103      	bne.n	8001142 <_Z9recodeCyrPc+0xd8>
		*charCyr = 0b10100011;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	22a3      	movs	r2, #163	; 0xa3
 800113e:	701a      	strb	r2, [r3, #0]
 8001140:	e17e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2be6      	cmp	r3, #230	; 0xe6
 8001148:	d103      	bne.n	8001152 <_Z9recodeCyrPc+0xe8>
		*charCyr = 0b10110110;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	22b6      	movs	r2, #182	; 0xb6
 800114e:	701a      	strb	r2, [r3, #0]
 8001150:	e176      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2bc7      	cmp	r3, #199	; 0xc7
 8001158:	d103      	bne.n	8001162 <_Z9recodeCyrPc+0xf8>
		*charCyr = 0b10100100;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	22a4      	movs	r2, #164	; 0xa4
 800115e:	701a      	strb	r2, [r3, #0]
 8001160:	e16e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2be7      	cmp	r3, #231	; 0xe7
 8001168:	d103      	bne.n	8001172 <_Z9recodeCyrPc+0x108>
		*charCyr = 0b10110111;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	22b7      	movs	r2, #183	; 0xb7
 800116e:	701a      	strb	r2, [r3, #0]
 8001170:	e166      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2bc8      	cmp	r3, #200	; 0xc8
 8001178:	d103      	bne.n	8001182 <_Z9recodeCyrPc+0x118>
		*charCyr = 0b10100101;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	22a5      	movs	r2, #165	; 0xa5
 800117e:	701a      	strb	r2, [r3, #0]
 8001180:	e15e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2be8      	cmp	r3, #232	; 0xe8
 8001188:	d103      	bne.n	8001192 <_Z9recodeCyrPc+0x128>
		*charCyr = 0b10111000;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	22b8      	movs	r2, #184	; 0xb8
 800118e:	701a      	strb	r2, [r3, #0]
 8001190:	e156      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2bc9      	cmp	r3, #201	; 0xc9
 8001198:	d103      	bne.n	80011a2 <_Z9recodeCyrPc+0x138>
		*charCyr = 0b10100110;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	22a6      	movs	r2, #166	; 0xa6
 800119e:	701a      	strb	r2, [r3, #0]
 80011a0:	e14e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	2be9      	cmp	r3, #233	; 0xe9
 80011a8:	d103      	bne.n	80011b2 <_Z9recodeCyrPc+0x148>
		*charCyr = 0b10111001;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	22b9      	movs	r2, #185	; 0xb9
 80011ae:	701a      	strb	r2, [r3, #0]
 80011b0:	e146      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2bca      	cmp	r3, #202	; 0xca
 80011b8:	d103      	bne.n	80011c2 <_Z9recodeCyrPc+0x158>
		*charCyr = 'K';
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	224b      	movs	r2, #75	; 0x4b
 80011be:	701a      	strb	r2, [r3, #0]
 80011c0:	e13e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	2bea      	cmp	r3, #234	; 0xea
 80011c8:	d103      	bne.n	80011d2 <_Z9recodeCyrPc+0x168>
		*charCyr = 0b10111010;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	22ba      	movs	r2, #186	; 0xba
 80011ce:	701a      	strb	r2, [r3, #0]
 80011d0:	e136      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2bcb      	cmp	r3, #203	; 0xcb
 80011d8:	d103      	bne.n	80011e2 <_Z9recodeCyrPc+0x178>
		*charCyr = 0b10100111;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	22a7      	movs	r2, #167	; 0xa7
 80011de:	701a      	strb	r2, [r3, #0]
 80011e0:	e12e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	2beb      	cmp	r3, #235	; 0xeb
 80011e8:	d103      	bne.n	80011f2 <_Z9recodeCyrPc+0x188>
		*charCyr = 0b10111011;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	22bb      	movs	r2, #187	; 0xbb
 80011ee:	701a      	strb	r2, [r3, #0]
 80011f0:	e126      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2bcc      	cmp	r3, #204	; 0xcc
 80011f8:	d103      	bne.n	8001202 <_Z9recodeCyrPc+0x198>
		*charCyr = 'M';
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	224d      	movs	r2, #77	; 0x4d
 80011fe:	701a      	strb	r2, [r3, #0]
 8001200:	e11e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2bec      	cmp	r3, #236	; 0xec
 8001208:	d103      	bne.n	8001212 <_Z9recodeCyrPc+0x1a8>
		*charCyr = 0b10111100;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	22bc      	movs	r2, #188	; 0xbc
 800120e:	701a      	strb	r2, [r3, #0]
 8001210:	e116      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	2bcd      	cmp	r3, #205	; 0xcd
 8001218:	d103      	bne.n	8001222 <_Z9recodeCyrPc+0x1b8>
		*charCyr = 'H';
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2248      	movs	r2, #72	; 0x48
 800121e:	701a      	strb	r2, [r3, #0]
 8001220:	e10e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2bed      	cmp	r3, #237	; 0xed
 8001228:	d103      	bne.n	8001232 <_Z9recodeCyrPc+0x1c8>
		*charCyr = 0b10111101;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	22bd      	movs	r2, #189	; 0xbd
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	e106      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2bce      	cmp	r3, #206	; 0xce
 8001238:	d103      	bne.n	8001242 <_Z9recodeCyrPc+0x1d8>
		*charCyr = 'O';
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	224f      	movs	r2, #79	; 0x4f
 800123e:	701a      	strb	r2, [r3, #0]
 8001240:	e0fe      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2bee      	cmp	r3, #238	; 0xee
 8001248:	d103      	bne.n	8001252 <_Z9recodeCyrPc+0x1e8>
		*charCyr = 'o';
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	226f      	movs	r2, #111	; 0x6f
 800124e:	701a      	strb	r2, [r3, #0]
 8001250:	e0f6      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2bcf      	cmp	r3, #207	; 0xcf
 8001258:	d103      	bne.n	8001262 <_Z9recodeCyrPc+0x1f8>
		*charCyr = 0b10101000;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	22a8      	movs	r2, #168	; 0xa8
 800125e:	701a      	strb	r2, [r3, #0]
 8001260:	e0ee      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2bef      	cmp	r3, #239	; 0xef
 8001268:	d103      	bne.n	8001272 <_Z9recodeCyrPc+0x208>
		*charCyr = 0b10111110;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	22be      	movs	r2, #190	; 0xbe
 800126e:	701a      	strb	r2, [r3, #0]
 8001270:	e0e6      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2bd0      	cmp	r3, #208	; 0xd0
 8001278:	d103      	bne.n	8001282 <_Z9recodeCyrPc+0x218>
		*charCyr = 'P';
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2250      	movs	r2, #80	; 0x50
 800127e:	701a      	strb	r2, [r3, #0]
 8001280:	e0de      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2bf0      	cmp	r3, #240	; 0xf0
 8001288:	d103      	bne.n	8001292 <_Z9recodeCyrPc+0x228>
		*charCyr = 'p';
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2270      	movs	r2, #112	; 0x70
 800128e:	701a      	strb	r2, [r3, #0]
 8001290:	e0d6      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2bd1      	cmp	r3, #209	; 0xd1
 8001298:	d103      	bne.n	80012a2 <_Z9recodeCyrPc+0x238>
		*charCyr = 'C';
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2243      	movs	r2, #67	; 0x43
 800129e:	701a      	strb	r2, [r3, #0]
 80012a0:	e0ce      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2bf1      	cmp	r3, #241	; 0xf1
 80012a8:	d103      	bne.n	80012b2 <_Z9recodeCyrPc+0x248>
		*charCyr = 'c';
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2263      	movs	r2, #99	; 0x63
 80012ae:	701a      	strb	r2, [r3, #0]
 80012b0:	e0c6      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	2bd2      	cmp	r3, #210	; 0xd2
 80012b8:	d103      	bne.n	80012c2 <_Z9recodeCyrPc+0x258>
		*charCyr = 'T';
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2254      	movs	r2, #84	; 0x54
 80012be:	701a      	strb	r2, [r3, #0]
 80012c0:	e0be      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2bf2      	cmp	r3, #242	; 0xf2
 80012c8:	d103      	bne.n	80012d2 <_Z9recodeCyrPc+0x268>
		*charCyr = 0b10111111;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	22bf      	movs	r2, #191	; 0xbf
 80012ce:	701a      	strb	r2, [r3, #0]
 80012d0:	e0b6      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2bd3      	cmp	r3, #211	; 0xd3
 80012d8:	d103      	bne.n	80012e2 <_Z9recodeCyrPc+0x278>
		*charCyr = 0b10101001;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	22a9      	movs	r2, #169	; 0xa9
 80012de:	701a      	strb	r2, [r3, #0]
 80012e0:	e0ae      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2bf3      	cmp	r3, #243	; 0xf3
 80012e8:	d103      	bne.n	80012f2 <_Z9recodeCyrPc+0x288>
		*charCyr = 'y';
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2279      	movs	r2, #121	; 0x79
 80012ee:	701a      	strb	r2, [r3, #0]
 80012f0:	e0a6      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2bd4      	cmp	r3, #212	; 0xd4
 80012f8:	d103      	bne.n	8001302 <_Z9recodeCyrPc+0x298>
		*charCyr = 0b10101010;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	22aa      	movs	r2, #170	; 0xaa
 80012fe:	701a      	strb	r2, [r3, #0]
 8001300:	e09e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2bf4      	cmp	r3, #244	; 0xf4
 8001308:	d103      	bne.n	8001312 <_Z9recodeCyrPc+0x2a8>
		*charCyr = 0b11100100;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	22e4      	movs	r2, #228	; 0xe4
 800130e:	701a      	strb	r2, [r3, #0]
 8001310:	e096      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2bd5      	cmp	r3, #213	; 0xd5
 8001318:	d103      	bne.n	8001322 <_Z9recodeCyrPc+0x2b8>
		*charCyr = 'X';
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2258      	movs	r2, #88	; 0x58
 800131e:	701a      	strb	r2, [r3, #0]
 8001320:	e08e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2bf5      	cmp	r3, #245	; 0xf5
 8001328:	d103      	bne.n	8001332 <_Z9recodeCyrPc+0x2c8>
		*charCyr = 'x';
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2278      	movs	r2, #120	; 0x78
 800132e:	701a      	strb	r2, [r3, #0]
 8001330:	e086      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2bd6      	cmp	r3, #214	; 0xd6
 8001338:	d103      	bne.n	8001342 <_Z9recodeCyrPc+0x2d8>
		*charCyr = 0b11100001;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	22e1      	movs	r2, #225	; 0xe1
 800133e:	701a      	strb	r2, [r3, #0]
 8001340:	e07e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2bf6      	cmp	r3, #246	; 0xf6
 8001348:	d103      	bne.n	8001352 <_Z9recodeCyrPc+0x2e8>
		*charCyr = 0b11100101;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	22e5      	movs	r2, #229	; 0xe5
 800134e:	701a      	strb	r2, [r3, #0]
 8001350:	e076      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2bd7      	cmp	r3, #215	; 0xd7
 8001358:	d103      	bne.n	8001362 <_Z9recodeCyrPc+0x2f8>
		*charCyr = 0b10101011;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	22ab      	movs	r2, #171	; 0xab
 800135e:	701a      	strb	r2, [r3, #0]
 8001360:	e06e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2bf7      	cmp	r3, #247	; 0xf7
 8001368:	d103      	bne.n	8001372 <_Z9recodeCyrPc+0x308>
		*charCyr = 0b11000000;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	22c0      	movs	r2, #192	; 0xc0
 800136e:	701a      	strb	r2, [r3, #0]
 8001370:	e066      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	2bd8      	cmp	r3, #216	; 0xd8
 8001378:	d103      	bne.n	8001382 <_Z9recodeCyrPc+0x318>
		*charCyr = 0b10101100;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	22ac      	movs	r2, #172	; 0xac
 800137e:	701a      	strb	r2, [r3, #0]
 8001380:	e05e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2bf8      	cmp	r3, #248	; 0xf8
 8001388:	d103      	bne.n	8001392 <_Z9recodeCyrPc+0x328>
		*charCyr = 0b11000001;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	22c1      	movs	r2, #193	; 0xc1
 800138e:	701a      	strb	r2, [r3, #0]
 8001390:	e056      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2bd9      	cmp	r3, #217	; 0xd9
 8001398:	d103      	bne.n	80013a2 <_Z9recodeCyrPc+0x338>
		*charCyr = 0b11100010;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	22e2      	movs	r2, #226	; 0xe2
 800139e:	701a      	strb	r2, [r3, #0]
 80013a0:	e04e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2bf9      	cmp	r3, #249	; 0xf9
 80013a8:	d103      	bne.n	80013b2 <_Z9recodeCyrPc+0x348>
		*charCyr = 0b11100110;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	22e6      	movs	r2, #230	; 0xe6
 80013ae:	701a      	strb	r2, [r3, #0]
 80013b0:	e046      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2bfa      	cmp	r3, #250	; 0xfa
 80013b8:	d103      	bne.n	80013c2 <_Z9recodeCyrPc+0x358>
		*charCyr = 0b11000010;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	22c2      	movs	r2, #194	; 0xc2
 80013be:	701a      	strb	r2, [r3, #0]
 80013c0:	e03e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2bfb      	cmp	r3, #251	; 0xfb
 80013c8:	d103      	bne.n	80013d2 <_Z9recodeCyrPc+0x368>
		*charCyr = 0b11000011;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	22c3      	movs	r2, #195	; 0xc3
 80013ce:	701a      	strb	r2, [r3, #0]
 80013d0:	e036      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2bfc      	cmp	r3, #252	; 0xfc
 80013d8:	d103      	bne.n	80013e2 <_Z9recodeCyrPc+0x378>
		*charCyr = 0b11000100;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	22c4      	movs	r2, #196	; 0xc4
 80013de:	701a      	strb	r2, [r3, #0]
 80013e0:	e02e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2bdd      	cmp	r3, #221	; 0xdd
 80013e8:	d103      	bne.n	80013f2 <_Z9recodeCyrPc+0x388>
		*charCyr = 0b10101111;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	22af      	movs	r2, #175	; 0xaf
 80013ee:	701a      	strb	r2, [r3, #0]
 80013f0:	e026      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2bfd      	cmp	r3, #253	; 0xfd
 80013f8:	d103      	bne.n	8001402 <_Z9recodeCyrPc+0x398>
		*charCyr = 0b11000101;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	22c5      	movs	r2, #197	; 0xc5
 80013fe:	701a      	strb	r2, [r3, #0]
 8001400:	e01e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2bde      	cmp	r3, #222	; 0xde
 8001408:	d103      	bne.n	8001412 <_Z9recodeCyrPc+0x3a8>
		*charCyr = 0b10110000;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	22b0      	movs	r2, #176	; 0xb0
 800140e:	701a      	strb	r2, [r3, #0]
 8001410:	e016      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	2bfe      	cmp	r3, #254	; 0xfe
 8001418:	d103      	bne.n	8001422 <_Z9recodeCyrPc+0x3b8>
		*charCyr = 0b11000110;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	22c6      	movs	r2, #198	; 0xc6
 800141e:	701a      	strb	r2, [r3, #0]
 8001420:	e00e      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2bdf      	cmp	r3, #223	; 0xdf
 8001428:	d103      	bne.n	8001432 <_Z9recodeCyrPc+0x3c8>
		*charCyr = 0b10110001;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	22b1      	movs	r2, #177	; 0xb1
 800142e:	701a      	strb	r2, [r3, #0]
 8001430:	e006      	b.n	8001440 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2bff      	cmp	r3, #255	; 0xff
 8001438:	d102      	bne.n	8001440 <_Z9recodeCyrPc+0x3d6>
		*charCyr = 0b11000111;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	22c7      	movs	r2, #199	; 0xc7
 800143e:	701a      	strb	r2, [r3, #0]
	}

	return charCyr;
 8001440:	687b      	ldr	r3, [r7, #4]
}
 8001442:	0018      	movs	r0, r3
 8001444:	46bd      	mov	sp, r7
 8001446:	b002      	add	sp, #8
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <_Z18sendLcdInstructionh11I2CSettings>:
		}
	}
}
*/

void sendLcdInstruction(uint8_t instruction, I2CSettings settings) {
 800144c:	b5b0      	push	{r4, r5, r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	6019      	str	r1, [r3, #0]
 8001456:	605a      	str	r2, [r3, #4]
 8001458:	210f      	movs	r1, #15
 800145a:	187b      	adds	r3, r7, r1
 800145c:	1c02      	adds	r2, r0, #0
 800145e:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = instruction & 0xF0;
 8001460:	2517      	movs	r5, #23
 8001462:	197b      	adds	r3, r7, r5
 8001464:	0008      	movs	r0, r1
 8001466:	187a      	adds	r2, r7, r1
 8001468:	7812      	ldrb	r2, [r2, #0]
 800146a:	210f      	movs	r1, #15
 800146c:	438a      	bics	r2, r1
 800146e:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (instruction << 4) & 0xF0;
 8001470:	183b      	adds	r3, r7, r0
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	011a      	lsls	r2, r3, #4
 8001476:	2116      	movs	r1, #22
 8001478:	187b      	adds	r3, r7, r1
 800147a:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 800147c:	2410      	movs	r4, #16
 800147e:	193b      	adds	r3, r7, r4
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | LED | EN;
 8001484:	197b      	adds	r3, r7, r5
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	220c      	movs	r2, #12
 800148a:	4313      	orrs	r3, r2
 800148c:	b2da      	uxtb	r2, r3
 800148e:	193b      	adds	r3, r7, r4
 8001490:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 8001492:	193b      	adds	r3, r7, r4
 8001494:	2200      	movs	r2, #0
 8001496:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | LED | EN;
 8001498:	187b      	adds	r3, r7, r1
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	220c      	movs	r2, #12
 800149e:	4313      	orrs	r3, r2
 80014a0:	b2da      	uxtb	r2, r3
 80014a2:	193b      	adds	r3, r7, r4
 80014a4:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 80014a6:	193b      	adds	r3, r7, r4
 80014a8:	2200      	movs	r2, #0
 80014aa:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 80014ac:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <_Z18sendLcdInstructionh11I2CSettings+0x8c>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	6818      	ldr	r0, [r3, #0]
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	791b      	ldrb	r3, [r3, #4]
 80014ba:	b299      	uxth	r1, r3
 80014bc:	193a      	adds	r2, r7, r4
 80014be:	2304      	movs	r3, #4
 80014c0:	f001 fdaa 	bl	8003018 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 80014c4:	4b04      	ldr	r3, [pc, #16]	; (80014d8 <_Z18sendLcdInstructionh11I2CSettings+0x8c>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d100      	bne.n	80014ce <_Z18sendLcdInstructionh11I2CSettings+0x82>
 80014cc:	e7fa      	b.n	80014c4 <_Z18sendLcdInstructionh11I2CSettings+0x78>
	}
}
 80014ce:	46c0      	nop			; (mov r8, r8)
 80014d0:	46bd      	mov	sp, r7
 80014d2:	b006      	add	sp, #24
 80014d4:	bdb0      	pop	{r4, r5, r7, pc}
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	2000008c 	.word	0x2000008c

080014dc <_Z11sendLcdCharhh11I2CSettings>:


void sendLcdChar(uint8_t character, uint8_t ddramAddr, I2CSettings settings) {
 80014dc:	b5b0      	push	{r4, r5, r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	0004      	movs	r4, r0
 80014e4:	0008      	movs	r0, r1
 80014e6:	1d39      	adds	r1, r7, #4
 80014e8:	600a      	str	r2, [r1, #0]
 80014ea:	604b      	str	r3, [r1, #4]
 80014ec:	250f      	movs	r5, #15
 80014ee:	197b      	adds	r3, r7, r5
 80014f0:	1c22      	adds	r2, r4, #0
 80014f2:	701a      	strb	r2, [r3, #0]
 80014f4:	210e      	movs	r1, #14
 80014f6:	187b      	adds	r3, r7, r1
 80014f8:	1c02      	adds	r2, r0, #0
 80014fa:	701a      	strb	r2, [r3, #0]
	setDdramAddr(ddramAddr, settings);
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	187a      	adds	r2, r7, r1
 8001500:	7810      	ldrb	r0, [r2, #0]
 8001502:	6819      	ldr	r1, [r3, #0]
 8001504:	685a      	ldr	r2, [r3, #4]
 8001506:	f000 f905 	bl	8001714 <_Z12setDdramAddrh11I2CSettings>

	uint8_t upperBite = character & 0xF0;
 800150a:	2017      	movs	r0, #23
 800150c:	183b      	adds	r3, r7, r0
 800150e:	197a      	adds	r2, r7, r5
 8001510:	7812      	ldrb	r2, [r2, #0]
 8001512:	210f      	movs	r1, #15
 8001514:	438a      	bics	r2, r1
 8001516:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (character << 4) & 0xF0;
 8001518:	197b      	adds	r3, r7, r5
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	011a      	lsls	r2, r3, #4
 800151e:	2116      	movs	r1, #22
 8001520:	187b      	adds	r3, r7, r1
 8001522:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 8001524:	2410      	movs	r4, #16
 8001526:	193b      	adds	r3, r7, r4
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | 1 | LED | EN;
 800152c:	183b      	adds	r3, r7, r0
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	220d      	movs	r2, #13
 8001532:	4313      	orrs	r3, r2
 8001534:	b2da      	uxtb	r2, r3
 8001536:	193b      	adds	r3, r7, r4
 8001538:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 800153a:	193b      	adds	r3, r7, r4
 800153c:	2200      	movs	r2, #0
 800153e:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | 1 | LED | EN;
 8001540:	187b      	adds	r3, r7, r1
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	220d      	movs	r2, #13
 8001546:	4313      	orrs	r3, r2
 8001548:	b2da      	uxtb	r2, r3
 800154a:	193b      	adds	r3, r7, r4
 800154c:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 800154e:	193b      	adds	r3, r7, r4
 8001550:	2200      	movs	r2, #0
 8001552:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8001554:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <_Z11sendLcdCharhh11I2CSettings+0xa4>)
 8001556:	2201      	movs	r2, #1
 8001558:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	6818      	ldr	r0, [r3, #0]
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	791b      	ldrb	r3, [r3, #4]
 8001562:	b299      	uxth	r1, r3
 8001564:	193a      	adds	r2, r7, r4
 8001566:	2304      	movs	r3, #4
 8001568:	f001 fd56 	bl	8003018 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <_Z11sendLcdCharhh11I2CSettings+0xa4>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d100      	bne.n	8001576 <_Z11sendLcdCharhh11I2CSettings+0x9a>
 8001574:	e7fa      	b.n	800156c <_Z11sendLcdCharhh11I2CSettings+0x90>
	}
}
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	46bd      	mov	sp, r7
 800157a:	b006      	add	sp, #24
 800157c:	bdb0      	pop	{r4, r5, r7, pc}
 800157e:	46c0      	nop			; (mov r8, r8)
 8001580:	2000008c 	.word	0x2000008c

08001584 <_Z11sendLcdByteh11I2CSettings>:

void sendLcdByte(uint8_t character, I2CSettings settings) {
 8001584:	b5b0      	push	{r4, r5, r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	6019      	str	r1, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	210f      	movs	r1, #15
 8001592:	187b      	adds	r3, r7, r1
 8001594:	1c02      	adds	r2, r0, #0
 8001596:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = character & 0xF0;
 8001598:	2517      	movs	r5, #23
 800159a:	197b      	adds	r3, r7, r5
 800159c:	0008      	movs	r0, r1
 800159e:	187a      	adds	r2, r7, r1
 80015a0:	7812      	ldrb	r2, [r2, #0]
 80015a2:	210f      	movs	r1, #15
 80015a4:	438a      	bics	r2, r1
 80015a6:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (character << 4) & 0xF0;
 80015a8:	183b      	adds	r3, r7, r0
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	011a      	lsls	r2, r3, #4
 80015ae:	2116      	movs	r1, #22
 80015b0:	187b      	adds	r3, r7, r1
 80015b2:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 80015b4:	2410      	movs	r4, #16
 80015b6:	193b      	adds	r3, r7, r4
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | 1 | LED | EN;
 80015bc:	197b      	adds	r3, r7, r5
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	220d      	movs	r2, #13
 80015c2:	4313      	orrs	r3, r2
 80015c4:	b2da      	uxtb	r2, r3
 80015c6:	193b      	adds	r3, r7, r4
 80015c8:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 80015ca:	193b      	adds	r3, r7, r4
 80015cc:	2200      	movs	r2, #0
 80015ce:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | 1 | LED | EN;
 80015d0:	187b      	adds	r3, r7, r1
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	220d      	movs	r2, #13
 80015d6:	4313      	orrs	r3, r2
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	193b      	adds	r3, r7, r4
 80015dc:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 80015de:	193b      	adds	r3, r7, r4
 80015e0:	2200      	movs	r2, #0
 80015e2:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <_Z11sendLcdByteh11I2CSettings+0x8c>)
 80015e6:	2201      	movs	r2, #1
 80015e8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 80015ea:	1d3b      	adds	r3, r7, #4
 80015ec:	6818      	ldr	r0, [r3, #0]
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	791b      	ldrb	r3, [r3, #4]
 80015f2:	b299      	uxth	r1, r3
 80015f4:	193a      	adds	r2, r7, r4
 80015f6:	2304      	movs	r3, #4
 80015f8:	f001 fd0e 	bl	8003018 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 80015fc:	4b04      	ldr	r3, [pc, #16]	; (8001610 <_Z11sendLcdByteh11I2CSettings+0x8c>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d100      	bne.n	8001606 <_Z11sendLcdByteh11I2CSettings+0x82>
 8001604:	e7fa      	b.n	80015fc <_Z11sendLcdByteh11I2CSettings+0x78>
	}
}
 8001606:	46c0      	nop			; (mov r8, r8)
 8001608:	46bd      	mov	sp, r7
 800160a:	b006      	add	sp, #24
 800160c:	bdb0      	pop	{r4, r5, r7, pc}
 800160e:	46c0      	nop			; (mov r8, r8)
 8001610:	2000008c 	.word	0x2000008c

08001614 <_Z12sendLcdStrABPchhh11I2CSettings>:
		++string;
	}
}


void sendLcdStrAB(char *string, uint8_t a, uint8_t b, uint8_t ddramAddr, I2CSettings settings) {
 8001614:	b5b0      	push	{r4, r5, r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	000c      	movs	r4, r1
 800161e:	0010      	movs	r0, r2
 8001620:	0019      	movs	r1, r3
 8001622:	1cfb      	adds	r3, r7, #3
 8001624:	1c22      	adds	r2, r4, #0
 8001626:	701a      	strb	r2, [r3, #0]
 8001628:	1cbb      	adds	r3, r7, #2
 800162a:	1c02      	adds	r2, r0, #0
 800162c:	701a      	strb	r2, [r3, #0]
 800162e:	1c7b      	adds	r3, r7, #1
 8001630:	1c0a      	adds	r2, r1, #0
 8001632:	701a      	strb	r2, [r3, #0]
	setDdramAddr(ddramAddr, settings);
 8001634:	2320      	movs	r3, #32
 8001636:	18fb      	adds	r3, r7, r3
 8001638:	1c7a      	adds	r2, r7, #1
 800163a:	7810      	ldrb	r0, [r2, #0]
 800163c:	6819      	ldr	r1, [r3, #0]
 800163e:	685a      	ldr	r2, [r3, #4]
 8001640:	f000 f868 	bl	8001714 <_Z12setDdramAddrh11I2CSettings>
	for (uint8_t i = a; i < b; ++i) {
 8001644:	230f      	movs	r3, #15
 8001646:	18fb      	adds	r3, r7, r3
 8001648:	1cfa      	adds	r2, r7, #3
 800164a:	7812      	ldrb	r2, [r2, #0]
 800164c:	701a      	strb	r2, [r3, #0]
 800164e:	250f      	movs	r5, #15
 8001650:	197a      	adds	r2, r7, r5
 8001652:	1cbb      	adds	r3, r7, #2
 8001654:	7812      	ldrb	r2, [r2, #0]
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	429a      	cmp	r2, r3
 800165a:	d21d      	bcs.n	8001698 <_Z12sendLcdStrABPchhh11I2CSettings+0x84>
		char stringCopy = *string;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	781a      	ldrb	r2, [r3, #0]
 8001660:	240e      	movs	r4, #14
 8001662:	193b      	adds	r3, r7, r4
 8001664:	701a      	strb	r2, [r3, #0]
		stringCopy = *recodeCyr(&stringCopy);
 8001666:	193b      	adds	r3, r7, r4
 8001668:	0018      	movs	r0, r3
 800166a:	f7ff fcfe 	bl	800106a <_Z9recodeCyrPc>
 800166e:	0003      	movs	r3, r0
 8001670:	781a      	ldrb	r2, [r3, #0]
 8001672:	193b      	adds	r3, r7, r4
 8001674:	701a      	strb	r2, [r3, #0]
		sendLcdByte(uint8_t(stringCopy), settings);
 8001676:	193b      	adds	r3, r7, r4
 8001678:	7818      	ldrb	r0, [r3, #0]
 800167a:	2320      	movs	r3, #32
 800167c:	18fb      	adds	r3, r7, r3
 800167e:	6819      	ldr	r1, [r3, #0]
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	f7ff ff7f 	bl	8001584 <_Z11sendLcdByteh11I2CSettings>
		++string;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	3301      	adds	r3, #1
 800168a:	607b      	str	r3, [r7, #4]
	for (uint8_t i = a; i < b; ++i) {
 800168c:	197b      	adds	r3, r7, r5
 800168e:	197a      	adds	r2, r7, r5
 8001690:	7812      	ldrb	r2, [r2, #0]
 8001692:	3201      	adds	r2, #1
 8001694:	701a      	strb	r2, [r3, #0]
 8001696:	e7da      	b.n	800164e <_Z12sendLcdStrABPchhh11I2CSettings+0x3a>
	}
}
 8001698:	46c0      	nop			; (mov r8, r8)
 800169a:	46bd      	mov	sp, r7
 800169c:	b004      	add	sp, #16
 800169e:	bdb0      	pop	{r4, r5, r7, pc}

080016a0 <_Z8clearLcd11I2CSettings>:

void clearLcd(I2CSettings settings) {
 80016a0:	b590      	push	{r4, r7, lr}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	003b      	movs	r3, r7
 80016a8:	6018      	str	r0, [r3, #0]
 80016aa:	6059      	str	r1, [r3, #4]
	uint8_t ByteArr[4] { 4, 0, 20, 0 };
 80016ac:	240c      	movs	r4, #12
 80016ae:	193b      	adds	r3, r7, r4
 80016b0:	4a0b      	ldr	r2, [pc, #44]	; (80016e0 <_Z8clearLcd11I2CSettings+0x40>)
 80016b2:	601a      	str	r2, [r3, #0]

	i2cLcdState = 1;
 80016b4:	4b0b      	ldr	r3, [pc, #44]	; (80016e4 <_Z8clearLcd11I2CSettings+0x44>)
 80016b6:	2201      	movs	r2, #1
 80016b8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 80016ba:	003b      	movs	r3, r7
 80016bc:	6818      	ldr	r0, [r3, #0]
 80016be:	003b      	movs	r3, r7
 80016c0:	791b      	ldrb	r3, [r3, #4]
 80016c2:	b299      	uxth	r1, r3
 80016c4:	193a      	adds	r2, r7, r4
 80016c6:	2304      	movs	r3, #4
 80016c8:	f001 fca6 	bl	8003018 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 80016cc:	4b05      	ldr	r3, [pc, #20]	; (80016e4 <_Z8clearLcd11I2CSettings+0x44>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d100      	bne.n	80016d6 <_Z8clearLcd11I2CSettings+0x36>
 80016d4:	e7fa      	b.n	80016cc <_Z8clearLcd11I2CSettings+0x2c>
	}
}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	46bd      	mov	sp, r7
 80016da:	b005      	add	sp, #20
 80016dc:	bd90      	pop	{r4, r7, pc}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	00140004 	.word	0x00140004
 80016e4:	2000008c 	.word	0x2000008c

080016e8 <_Z9clearCharh11I2CSettings>:

void clearChar(uint8_t charPos, I2CSettings settings) {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	6019      	str	r1, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	210f      	movs	r1, #15
 80016f6:	187b      	adds	r3, r7, r1
 80016f8:	1c02      	adds	r2, r0, #0
 80016fa:	701a      	strb	r2, [r3, #0]
	sendLcdChar(0b10000000, charPos, settings);
 80016fc:	1d3b      	adds	r3, r7, #4
 80016fe:	187a      	adds	r2, r7, r1
 8001700:	7811      	ldrb	r1, [r2, #0]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	2080      	movs	r0, #128	; 0x80
 8001708:	f7ff fee8 	bl	80014dc <_Z11sendLcdCharhh11I2CSettings>
}
 800170c:	46c0      	nop			; (mov r8, r8)
 800170e:	46bd      	mov	sp, r7
 8001710:	b004      	add	sp, #16
 8001712:	bd80      	pop	{r7, pc}

08001714 <_Z12setDdramAddrh11I2CSettings>:

void setDdramAddr(uint8_t ddramAddr, I2CSettings settings) {
 8001714:	b5b0      	push	{r4, r5, r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	6019      	str	r1, [r3, #0]
 800171e:	605a      	str	r2, [r3, #4]
 8001720:	210f      	movs	r1, #15
 8001722:	187b      	adds	r3, r7, r1
 8001724:	1c02      	adds	r2, r0, #0
 8001726:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = (ddramAddr | 0x80) & 0xF0;
 8001728:	0008      	movs	r0, r1
 800172a:	187b      	adds	r3, r7, r1
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	2270      	movs	r2, #112	; 0x70
 8001730:	4013      	ands	r3, r2
 8001732:	b2da      	uxtb	r2, r3
 8001734:	2517      	movs	r5, #23
 8001736:	197b      	adds	r3, r7, r5
 8001738:	2180      	movs	r1, #128	; 0x80
 800173a:	4249      	negs	r1, r1
 800173c:	430a      	orrs	r2, r1
 800173e:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (ddramAddr << 4) & 0xF0;
 8001740:	183b      	adds	r3, r7, r0
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	011a      	lsls	r2, r3, #4
 8001746:	2116      	movs	r1, #22
 8001748:	187b      	adds	r3, r7, r1
 800174a:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4]{};
 800174c:	2410      	movs	r4, #16
 800174e:	193b      	adds	r3, r7, r4
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | EN;
 8001754:	197b      	adds	r3, r7, r5
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2204      	movs	r2, #4
 800175a:	4313      	orrs	r3, r2
 800175c:	b2da      	uxtb	r2, r3
 800175e:	193b      	adds	r3, r7, r4
 8001760:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 8001762:	193b      	adds	r3, r7, r4
 8001764:	2200      	movs	r2, #0
 8001766:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | EN;
 8001768:	187b      	adds	r3, r7, r1
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2204      	movs	r2, #4
 800176e:	4313      	orrs	r3, r2
 8001770:	b2da      	uxtb	r2, r3
 8001772:	193b      	adds	r3, r7, r4
 8001774:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 8001776:	193b      	adds	r3, r7, r4
 8001778:	2200      	movs	r2, #0
 800177a:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 800177c:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <_Z12setDdramAddrh11I2CSettings+0x94>)
 800177e:	2201      	movs	r2, #1
 8001780:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8001782:	1d3b      	adds	r3, r7, #4
 8001784:	6818      	ldr	r0, [r3, #0]
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	791b      	ldrb	r3, [r3, #4]
 800178a:	b299      	uxth	r1, r3
 800178c:	193a      	adds	r2, r7, r4
 800178e:	2304      	movs	r3, #4
 8001790:	f001 fc42 	bl	8003018 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8001794:	4b04      	ldr	r3, [pc, #16]	; (80017a8 <_Z12setDdramAddrh11I2CSettings+0x94>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d100      	bne.n	800179e <_Z12setDdramAddrh11I2CSettings+0x8a>
 800179c:	e7fa      	b.n	8001794 <_Z12setDdramAddrh11I2CSettings+0x80>
	}
}
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	46bd      	mov	sp, r7
 80017a2:	b006      	add	sp, #24
 80017a4:	bdb0      	pop	{r4, r5, r7, pc}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	2000008c 	.word	0x2000008c

080017ac <_Z7initLcd11I2CSettings>:

void initLcd(I2CSettings settings) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	003b      	movs	r3, r7
 80017b4:	6018      	str	r0, [r3, #0]
 80017b6:	6059      	str	r1, [r3, #4]
	HAL_Delay(50);
 80017b8:	2032      	movs	r0, #50	; 0x32
 80017ba:	f000 fee5 	bl	8002588 <HAL_Delay>

	sendLcdInstruction(0b00110000, settings);   // 8  
 80017be:	003b      	movs	r3, r7
 80017c0:	6819      	ldr	r1, [r3, #0]
 80017c2:	685a      	ldr	r2, [r3, #4]
 80017c4:	2030      	movs	r0, #48	; 0x30
 80017c6:	f7ff fe41 	bl	800144c <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 80017ca:	2028      	movs	r0, #40	; 0x28
 80017cc:	f000 fedc 	bl	8002588 <HAL_Delay>

	sendLcdInstruction(0b00000010, settings);   //     
 80017d0:	003b      	movs	r3, r7
 80017d2:	6819      	ldr	r1, [r3, #0]
 80017d4:	685a      	ldr	r2, [r3, #4]
 80017d6:	2002      	movs	r0, #2
 80017d8:	f7ff fe38 	bl	800144c <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 80017dc:	2028      	movs	r0, #40	; 0x28
 80017de:	f000 fed3 	bl	8002588 <HAL_Delay>

	sendLcdInstruction(0b00001100, settings);   //   ,  
 80017e2:	003b      	movs	r3, r7
 80017e4:	6819      	ldr	r1, [r3, #0]
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	200c      	movs	r0, #12
 80017ea:	f7ff fe2f 	bl	800144c <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 80017ee:	2028      	movs	r0, #40	; 0x28
 80017f0:	f000 feca 	bl	8002588 <HAL_Delay>

	sendLcdInstruction(0b00000100, settings);
 80017f4:	003b      	movs	r3, r7
 80017f6:	6819      	ldr	r1, [r3, #0]
 80017f8:	685a      	ldr	r2, [r3, #4]
 80017fa:	2004      	movs	r0, #4
 80017fc:	f7ff fe26 	bl	800144c <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 8001800:	2028      	movs	r0, #40	; 0x28
 8001802:	f000 fec1 	bl	8002588 <HAL_Delay>

	sendLcdInstruction(0b00000001, settings);   //  
 8001806:	003b      	movs	r3, r7
 8001808:	6819      	ldr	r1, [r3, #0]
 800180a:	685a      	ldr	r2, [r3, #4]
 800180c:	2001      	movs	r0, #1
 800180e:	f7ff fe1d 	bl	800144c <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(2);
 8001812:	2002      	movs	r0, #2
 8001814:	f000 feb8 	bl	8002588 <HAL_Delay>
}
 8001818:	46c0      	nop			; (mov r8, r8)
 800181a:	46bd      	mov	sp, r7
 800181c:	b002      	add	sp, #8
 800181e:	bd80      	pop	{r7, pc}

08001820 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001826:	f000 fe4b 	bl	80024c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800182a:	f000 f887 	bl	800193c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800182e:	f000 f9bf 	bl	8001bb0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001832:	f000 f997 	bl	8001b64 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8001836:	f000 f8ef 	bl	8001a18 <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 800183a:	f000 f939 	bl	8001ab0 <_ZL12MX_TIM6_Initv>
  MX_USART2_UART_Init();
 800183e:	f000 f95d 	bl	8001afc <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  I2CSettings i2cSettings { &hi2c1, 0x4E };
 8001842:	003b      	movs	r3, r7
 8001844:	4a39      	ldr	r2, [pc, #228]	; (800192c <main+0x10c>)
 8001846:	ca03      	ldmia	r2!, {r0, r1}
 8001848:	c303      	stmia	r3!, {r0, r1}
  initLcd(i2cSettings);
 800184a:	003b      	movs	r3, r7
 800184c:	6818      	ldr	r0, [r3, #0]
 800184e:	6859      	ldr	r1, [r3, #4]
 8001850:	f7ff ffac 	bl	80017ac <_Z7initLcd11I2CSettings>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (button_down.clicked() && button_down.getPrevSt() == 0) {
 8001854:	4b36      	ldr	r3, [pc, #216]	; (8001930 <main+0x110>)
 8001856:	0018      	movs	r0, r3
 8001858:	f7fe fd1e 	bl	8000298 <_ZN6Button7clickedEv>
 800185c:	1e03      	subs	r3, r0, #0
 800185e:	d007      	beq.n	8001870 <main+0x50>
 8001860:	4b33      	ldr	r3, [pc, #204]	; (8001930 <main+0x110>)
 8001862:	0018      	movs	r0, r3
 8001864:	f7fe fcfe 	bl	8000264 <_ZN6Button9getPrevStEv>
 8001868:	1e03      	subs	r3, r0, #0
 800186a:	d101      	bne.n	8001870 <main+0x50>
 800186c:	2301      	movs	r3, #1
 800186e:	e000      	b.n	8001872 <main+0x52>
 8001870:	2300      	movs	r3, #0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d009      	beq.n	800188a <main+0x6a>
			button_down.setPrevSt(1);
 8001876:	4b2e      	ldr	r3, [pc, #184]	; (8001930 <main+0x110>)
 8001878:	2101      	movs	r1, #1
 800187a:	0018      	movs	r0, r3
 800187c:	f7fe fcfc 	bl	8000278 <_ZN6Button9setPrevStEh>
			main_screen.cursorDown();
 8001880:	4b2c      	ldr	r3, [pc, #176]	; (8001934 <main+0x114>)
 8001882:	0018      	movs	r0, r3
 8001884:	f7fe fe16 	bl	80004b4 <_ZN6Screen10cursorDownEv>
 8001888:	e019      	b.n	80018be <main+0x9e>
		} else if (button_down.getPrevSt() == 1) {
 800188a:	4b29      	ldr	r3, [pc, #164]	; (8001930 <main+0x110>)
 800188c:	0018      	movs	r0, r3
 800188e:	f7fe fce9 	bl	8000264 <_ZN6Button9getPrevStEv>
 8001892:	0003      	movs	r3, r0
 8001894:	3b01      	subs	r3, #1
 8001896:	425a      	negs	r2, r3
 8001898:	4153      	adcs	r3, r2
 800189a:	b2db      	uxtb	r3, r3
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00e      	beq.n	80018be <main+0x9e>
			if (button_down.unclicked()) {
 80018a0:	4b23      	ldr	r3, [pc, #140]	; (8001930 <main+0x110>)
 80018a2:	0018      	movs	r0, r3
 80018a4:	f7fe fd2a 	bl	80002fc <_ZN6Button9unclickedEv>
 80018a8:	0003      	movs	r3, r0
 80018aa:	1e5a      	subs	r2, r3, #1
 80018ac:	4193      	sbcs	r3, r2
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d004      	beq.n	80018be <main+0x9e>
				button_down.setPrevSt(0);
 80018b4:	4b1e      	ldr	r3, [pc, #120]	; (8001930 <main+0x110>)
 80018b6:	2100      	movs	r1, #0
 80018b8:	0018      	movs	r0, r3
 80018ba:	f7fe fcdd 	bl	8000278 <_ZN6Button9setPrevStEh>
			}
		}



		if (button_up.clicked() && button_up.getPrevSt() == 0) {
 80018be:	4b1e      	ldr	r3, [pc, #120]	; (8001938 <main+0x118>)
 80018c0:	0018      	movs	r0, r3
 80018c2:	f7fe fce9 	bl	8000298 <_ZN6Button7clickedEv>
 80018c6:	1e03      	subs	r3, r0, #0
 80018c8:	d007      	beq.n	80018da <main+0xba>
 80018ca:	4b1b      	ldr	r3, [pc, #108]	; (8001938 <main+0x118>)
 80018cc:	0018      	movs	r0, r3
 80018ce:	f7fe fcc9 	bl	8000264 <_ZN6Button9getPrevStEv>
 80018d2:	1e03      	subs	r3, r0, #0
 80018d4:	d101      	bne.n	80018da <main+0xba>
 80018d6:	2301      	movs	r3, #1
 80018d8:	e000      	b.n	80018dc <main+0xbc>
 80018da:	2300      	movs	r3, #0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d009      	beq.n	80018f4 <main+0xd4>
			button_up.setPrevSt(1);
 80018e0:	4b15      	ldr	r3, [pc, #84]	; (8001938 <main+0x118>)
 80018e2:	2101      	movs	r1, #1
 80018e4:	0018      	movs	r0, r3
 80018e6:	f7fe fcc7 	bl	8000278 <_ZN6Button9setPrevStEh>
			main_screen.cursorUp();
 80018ea:	4b12      	ldr	r3, [pc, #72]	; (8001934 <main+0x114>)
 80018ec:	0018      	movs	r0, r3
 80018ee:	f7fe fe78 	bl	80005e2 <_ZN6Screen8cursorUpEv>
 80018f2:	e7af      	b.n	8001854 <main+0x34>
		} else if (button_up.getPrevSt() == 1) {
 80018f4:	4b10      	ldr	r3, [pc, #64]	; (8001938 <main+0x118>)
 80018f6:	0018      	movs	r0, r3
 80018f8:	f7fe fcb4 	bl	8000264 <_ZN6Button9getPrevStEv>
 80018fc:	0003      	movs	r3, r0
 80018fe:	3b01      	subs	r3, #1
 8001900:	425a      	negs	r2, r3
 8001902:	4153      	adcs	r3, r2
 8001904:	b2db      	uxtb	r3, r3
 8001906:	2b00      	cmp	r3, #0
 8001908:	d0a4      	beq.n	8001854 <main+0x34>
			if (button_up.unclicked()) {
 800190a:	4b0b      	ldr	r3, [pc, #44]	; (8001938 <main+0x118>)
 800190c:	0018      	movs	r0, r3
 800190e:	f7fe fcf5 	bl	80002fc <_ZN6Button9unclickedEv>
 8001912:	0003      	movs	r3, r0
 8001914:	1e5a      	subs	r2, r3, #1
 8001916:	4193      	sbcs	r3, r2
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d09a      	beq.n	8001854 <main+0x34>
				button_up.setPrevSt(0);
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <main+0x118>)
 8001920:	2100      	movs	r1, #0
 8001922:	0018      	movs	r0, r3
 8001924:	f7fe fca8 	bl	8000278 <_ZN6Button9setPrevStEh>
		if (button_down.clicked() && button_down.getPrevSt() == 0) {
 8001928:	e794      	b.n	8001854 <main+0x34>
 800192a:	46c0      	nop			; (mov r8, r8)
 800192c:	08006bb4 	.word	0x08006bb4
 8001930:	200002c4 	.word	0x200002c4
 8001934:	200002d4 	.word	0x200002d4
 8001938:	200002cc 	.word	0x200002cc

0800193c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800193c:	b590      	push	{r4, r7, lr}
 800193e:	b095      	sub	sp, #84	; 0x54
 8001940:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001942:	2420      	movs	r4, #32
 8001944:	193b      	adds	r3, r7, r4
 8001946:	0018      	movs	r0, r3
 8001948:	2330      	movs	r3, #48	; 0x30
 800194a:	001a      	movs	r2, r3
 800194c:	2100      	movs	r1, #0
 800194e:	f005 f8c1 	bl	8006ad4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001952:	2310      	movs	r3, #16
 8001954:	18fb      	adds	r3, r7, r3
 8001956:	0018      	movs	r0, r3
 8001958:	2310      	movs	r3, #16
 800195a:	001a      	movs	r2, r3
 800195c:	2100      	movs	r1, #0
 800195e:	f005 f8b9 	bl	8006ad4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001962:	003b      	movs	r3, r7
 8001964:	0018      	movs	r0, r3
 8001966:	2310      	movs	r3, #16
 8001968:	001a      	movs	r2, r3
 800196a:	2100      	movs	r1, #0
 800196c:	f005 f8b2 	bl	8006ad4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001970:	0021      	movs	r1, r4
 8001972:	187b      	adds	r3, r7, r1
 8001974:	2202      	movs	r2, #2
 8001976:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001978:	187b      	adds	r3, r7, r1
 800197a:	2201      	movs	r2, #1
 800197c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800197e:	187b      	adds	r3, r7, r1
 8001980:	2210      	movs	r2, #16
 8001982:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001984:	187b      	adds	r3, r7, r1
 8001986:	2202      	movs	r2, #2
 8001988:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800198a:	187b      	adds	r3, r7, r1
 800198c:	2200      	movs	r2, #0
 800198e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001990:	187b      	adds	r3, r7, r1
 8001992:	22a0      	movs	r2, #160	; 0xa0
 8001994:	0392      	lsls	r2, r2, #14
 8001996:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001998:	187b      	adds	r3, r7, r1
 800199a:	2200      	movs	r2, #0
 800199c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800199e:	187b      	adds	r3, r7, r1
 80019a0:	0018      	movs	r0, r3
 80019a2:	f003 f9c1 	bl	8004d28 <HAL_RCC_OscConfig>
 80019a6:	0003      	movs	r3, r0
 80019a8:	1e5a      	subs	r2, r3, #1
 80019aa:	4193      	sbcs	r3, r2
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <_Z18SystemClock_Configv+0x7a>
  {
    Error_Handler();
 80019b2:	f000 f9d5 	bl	8001d60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019b6:	2110      	movs	r1, #16
 80019b8:	187b      	adds	r3, r7, r1
 80019ba:	2207      	movs	r2, #7
 80019bc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019be:	187b      	adds	r3, r7, r1
 80019c0:	2202      	movs	r2, #2
 80019c2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019c4:	187b      	adds	r3, r7, r1
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019ca:	187b      	adds	r3, r7, r1
 80019cc:	2200      	movs	r2, #0
 80019ce:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80019d0:	187b      	adds	r3, r7, r1
 80019d2:	2101      	movs	r1, #1
 80019d4:	0018      	movs	r0, r3
 80019d6:	f003 fcc1 	bl	800535c <HAL_RCC_ClockConfig>
 80019da:	0003      	movs	r3, r0
 80019dc:	1e5a      	subs	r2, r3, #1
 80019de:	4193      	sbcs	r3, r2
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 80019e6:	f000 f9bb 	bl	8001d60 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80019ea:	003b      	movs	r3, r7
 80019ec:	2220      	movs	r2, #32
 80019ee:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80019f0:	003b      	movs	r3, r7
 80019f2:	2200      	movs	r2, #0
 80019f4:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f6:	003b      	movs	r3, r7
 80019f8:	0018      	movs	r0, r3
 80019fa:	f003 fdf3 	bl	80055e4 <HAL_RCCEx_PeriphCLKConfig>
 80019fe:	0003      	movs	r3, r0
 8001a00:	1e5a      	subs	r2, r3, #1
 8001a02:	4193      	sbcs	r3, r2
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 8001a0a:	f000 f9a9 	bl	8001d60 <Error_Handler>
  }
}
 8001a0e:	46c0      	nop			; (mov r8, r8)
 8001a10:	46bd      	mov	sp, r7
 8001a12:	b015      	add	sp, #84	; 0x54
 8001a14:	bd90      	pop	{r4, r7, pc}
	...

08001a18 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a1c:	4b21      	ldr	r3, [pc, #132]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a1e:	4a22      	ldr	r2, [pc, #136]	; (8001aa8 <_ZL12MX_I2C1_Initv+0x90>)
 8001a20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001a22:	4b20      	ldr	r3, [pc, #128]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a24:	4a21      	ldr	r2, [pc, #132]	; (8001aac <_ZL12MX_I2C1_Initv+0x94>)
 8001a26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a28:	4b1e      	ldr	r3, [pc, #120]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a2e:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a34:	4b1b      	ldr	r3, [pc, #108]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001a3a:	4b1a      	ldr	r3, [pc, #104]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a40:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a46:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a4c:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a52:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a54:	0018      	movs	r0, r3
 8001a56:	f001 fa49 	bl	8002eec <HAL_I2C_Init>
 8001a5a:	0003      	movs	r3, r0
 8001a5c:	1e5a      	subs	r2, r3, #1
 8001a5e:	4193      	sbcs	r3, r2
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 8001a66:	f000 f97b 	bl	8001d60 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f003 f8c2 	bl	8004bf8 <HAL_I2CEx_ConfigAnalogFilter>
 8001a74:	0003      	movs	r3, r0
 8001a76:	1e5a      	subs	r2, r3, #1
 8001a78:	4193      	sbcs	r3, r2
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 8001a80:	f000 f96e 	bl	8001d60 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a84:	4b07      	ldr	r3, [pc, #28]	; (8001aa4 <_ZL12MX_I2C1_Initv+0x8c>)
 8001a86:	2100      	movs	r1, #0
 8001a88:	0018      	movs	r0, r3
 8001a8a:	f003 f901 	bl	8004c90 <HAL_I2CEx_ConfigDigitalFilter>
 8001a8e:	0003      	movs	r3, r0
 8001a90:	1e5a      	subs	r2, r3, #1
 8001a92:	4193      	sbcs	r3, r2
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 8001a9a:	f000 f961 	bl	8001d60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a9e:	46c0      	nop			; (mov r8, r8)
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	20000090 	.word	0x20000090
 8001aa8:	40005400 	.word	0x40005400
 8001aac:	2000090e 	.word	0x2000090e

08001ab0 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001ab4:	4b0e      	ldr	r3, [pc, #56]	; (8001af0 <_ZL12MX_TIM6_Initv+0x40>)
 8001ab6:	4a0f      	ldr	r2, [pc, #60]	; (8001af4 <_ZL12MX_TIM6_Initv+0x44>)
 8001ab8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 23999;
 8001aba:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <_ZL12MX_TIM6_Initv+0x40>)
 8001abc:	4a0e      	ldr	r2, [pc, #56]	; (8001af8 <_ZL12MX_TIM6_Initv+0x48>)
 8001abe:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <_ZL12MX_TIM6_Initv+0x40>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1;
 8001ac6:	4b0a      	ldr	r3, [pc, #40]	; (8001af0 <_ZL12MX_TIM6_Initv+0x40>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001acc:	4b08      	ldr	r3, [pc, #32]	; (8001af0 <_ZL12MX_TIM6_Initv+0x40>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ad2:	4b07      	ldr	r3, [pc, #28]	; (8001af0 <_ZL12MX_TIM6_Initv+0x40>)
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f003 fe53 	bl	8005780 <HAL_TIM_Base_Init>
 8001ada:	0003      	movs	r3, r0
 8001adc:	1e5a      	subs	r2, r3, #1
 8001ade:	4193      	sbcs	r3, r2
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 8001ae6:	f000 f93b 	bl	8001d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001aea:	46c0      	nop			; (mov r8, r8)
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	2000016c 	.word	0x2000016c
 8001af4:	40001000 	.word	0x40001000
 8001af8:	00005dbf 	.word	0x00005dbf

08001afc <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b00:	4b16      	ldr	r3, [pc, #88]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b02:	4a17      	ldr	r2, [pc, #92]	; (8001b60 <_ZL19MX_USART2_UART_Initv+0x64>)
 8001b04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001b06:	4b15      	ldr	r3, [pc, #84]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b08:	2296      	movs	r2, #150	; 0x96
 8001b0a:	0212      	lsls	r2, r2, #8
 8001b0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b0e:	4b13      	ldr	r3, [pc, #76]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b14:	4b11      	ldr	r3, [pc, #68]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b1a:	4b10      	ldr	r3, [pc, #64]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b20:	4b0e      	ldr	r3, [pc, #56]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b22:	220c      	movs	r2, #12
 8001b24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b26:	4b0d      	ldr	r3, [pc, #52]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b32:	4b0a      	ldr	r3, [pc, #40]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b38:	4b08      	ldr	r3, [pc, #32]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b3e:	4b07      	ldr	r3, [pc, #28]	; (8001b5c <_ZL19MX_USART2_UART_Initv+0x60>)
 8001b40:	0018      	movs	r0, r3
 8001b42:	f004 f8a3 	bl	8005c8c <HAL_UART_Init>
 8001b46:	0003      	movs	r3, r0
 8001b48:	1e5a      	subs	r2, r3, #1
 8001b4a:	4193      	sbcs	r3, r2
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 8001b52:	f000 f905 	bl	8001d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	200001b4 	.word	0x200001b4
 8001b60:	40004400 	.word	0x40004400

08001b64 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <_ZL11MX_DMA_Initv+0x48>)
 8001b6c:	695a      	ldr	r2, [r3, #20]
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <_ZL11MX_DMA_Initv+0x48>)
 8001b70:	2101      	movs	r1, #1
 8001b72:	430a      	orrs	r2, r1
 8001b74:	615a      	str	r2, [r3, #20]
 8001b76:	4b0d      	ldr	r3, [pc, #52]	; (8001bac <_ZL11MX_DMA_Initv+0x48>)
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2100      	movs	r1, #0
 8001b86:	200a      	movs	r0, #10
 8001b88:	f000 fdce 	bl	8002728 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001b8c:	200a      	movs	r0, #10
 8001b8e:	f000 fde0 	bl	8002752 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2100      	movs	r1, #0
 8001b96:	200b      	movs	r0, #11
 8001b98:	f000 fdc6 	bl	8002728 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8001b9c:	200b      	movs	r0, #11
 8001b9e:	f000 fdd8 	bl	8002752 <HAL_NVIC_EnableIRQ>

}
 8001ba2:	46c0      	nop			; (mov r8, r8)
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	b002      	add	sp, #8
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	40021000 	.word	0x40021000

08001bb0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	b089      	sub	sp, #36	; 0x24
 8001bb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb6:	240c      	movs	r4, #12
 8001bb8:	193b      	adds	r3, r7, r4
 8001bba:	0018      	movs	r0, r3
 8001bbc:	2314      	movs	r3, #20
 8001bbe:	001a      	movs	r2, r3
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	f004 ff87 	bl	8006ad4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc6:	4b49      	ldr	r3, [pc, #292]	; (8001cec <_ZL12MX_GPIO_Initv+0x13c>)
 8001bc8:	695a      	ldr	r2, [r3, #20]
 8001bca:	4b48      	ldr	r3, [pc, #288]	; (8001cec <_ZL12MX_GPIO_Initv+0x13c>)
 8001bcc:	2180      	movs	r1, #128	; 0x80
 8001bce:	0289      	lsls	r1, r1, #10
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	615a      	str	r2, [r3, #20]
 8001bd4:	4b45      	ldr	r3, [pc, #276]	; (8001cec <_ZL12MX_GPIO_Initv+0x13c>)
 8001bd6:	695a      	ldr	r2, [r3, #20]
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	029b      	lsls	r3, r3, #10
 8001bdc:	4013      	ands	r3, r2
 8001bde:	60bb      	str	r3, [r7, #8]
 8001be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be2:	4b42      	ldr	r3, [pc, #264]	; (8001cec <_ZL12MX_GPIO_Initv+0x13c>)
 8001be4:	695a      	ldr	r2, [r3, #20]
 8001be6:	4b41      	ldr	r3, [pc, #260]	; (8001cec <_ZL12MX_GPIO_Initv+0x13c>)
 8001be8:	2180      	movs	r1, #128	; 0x80
 8001bea:	02c9      	lsls	r1, r1, #11
 8001bec:	430a      	orrs	r2, r1
 8001bee:	615a      	str	r2, [r3, #20]
 8001bf0:	4b3e      	ldr	r3, [pc, #248]	; (8001cec <_ZL12MX_GPIO_Initv+0x13c>)
 8001bf2:	695a      	ldr	r2, [r3, #20]
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	02db      	lsls	r3, r3, #11
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	607b      	str	r3, [r7, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bfe:	4b3b      	ldr	r3, [pc, #236]	; (8001cec <_ZL12MX_GPIO_Initv+0x13c>)
 8001c00:	695a      	ldr	r2, [r3, #20]
 8001c02:	4b3a      	ldr	r3, [pc, #232]	; (8001cec <_ZL12MX_GPIO_Initv+0x13c>)
 8001c04:	2180      	movs	r1, #128	; 0x80
 8001c06:	0309      	lsls	r1, r1, #12
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	615a      	str	r2, [r3, #20]
 8001c0c:	4b37      	ldr	r3, [pc, #220]	; (8001cec <_ZL12MX_GPIO_Initv+0x13c>)
 8001c0e:	695a      	ldr	r2, [r3, #20]
 8001c10:	2380      	movs	r3, #128	; 0x80
 8001c12:	031b      	lsls	r3, r3, #12
 8001c14:	4013      	ands	r3, r2
 8001c16:	603b      	str	r3, [r7, #0]
 8001c18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001c1a:	23f0      	movs	r3, #240	; 0xf0
 8001c1c:	021b      	lsls	r3, r3, #8
 8001c1e:	4834      	ldr	r0, [pc, #208]	; (8001cf0 <_ZL12MX_GPIO_Initv+0x140>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	0019      	movs	r1, r3
 8001c24:	f001 f944 	bl	8002eb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001c28:	23f0      	movs	r3, #240	; 0xf0
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4831      	ldr	r0, [pc, #196]	; (8001cf4 <_ZL12MX_GPIO_Initv+0x144>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	0019      	movs	r1, r3
 8001c32:	f001 f93d 	bl	8002eb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001c36:	23d8      	movs	r3, #216	; 0xd8
 8001c38:	0159      	lsls	r1, r3, #5
 8001c3a:	2390      	movs	r3, #144	; 0x90
 8001c3c:	05db      	lsls	r3, r3, #23
 8001c3e:	2200      	movs	r2, #0
 8001c40:	0018      	movs	r0, r3
 8001c42:	f001 f935 	bl	8002eb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 8001c46:	193b      	adds	r3, r7, r4
 8001c48:	4a2b      	ldr	r2, [pc, #172]	; (8001cf8 <_ZL12MX_GPIO_Initv+0x148>)
 8001c4a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c4c:	193b      	adds	r3, r7, r4
 8001c4e:	2200      	movs	r2, #0
 8001c50:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c52:	193b      	adds	r3, r7, r4
 8001c54:	2200      	movs	r2, #0
 8001c56:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c58:	193a      	adds	r2, r7, r4
 8001c5a:	2390      	movs	r3, #144	; 0x90
 8001c5c:	05db      	lsls	r3, r3, #23
 8001c5e:	0011      	movs	r1, r2
 8001c60:	0018      	movs	r0, r3
 8001c62:	f000 ffb5 	bl	8002bd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c66:	0021      	movs	r1, r4
 8001c68:	187b      	adds	r3, r7, r1
 8001c6a:	22f0      	movs	r2, #240	; 0xf0
 8001c6c:	0212      	lsls	r2, r2, #8
 8001c6e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c70:	000c      	movs	r4, r1
 8001c72:	193b      	adds	r3, r7, r4
 8001c74:	2201      	movs	r2, #1
 8001c76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	193b      	adds	r3, r7, r4
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	193b      	adds	r3, r7, r4
 8001c80:	2200      	movs	r2, #0
 8001c82:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c84:	193b      	adds	r3, r7, r4
 8001c86:	4a1a      	ldr	r2, [pc, #104]	; (8001cf0 <_ZL12MX_GPIO_Initv+0x140>)
 8001c88:	0019      	movs	r1, r3
 8001c8a:	0010      	movs	r0, r2
 8001c8c:	f000 ffa0 	bl	8002bd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001c90:	0021      	movs	r1, r4
 8001c92:	187b      	adds	r3, r7, r1
 8001c94:	22f0      	movs	r2, #240	; 0xf0
 8001c96:	0092      	lsls	r2, r2, #2
 8001c98:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c9a:	000c      	movs	r4, r1
 8001c9c:	193b      	adds	r3, r7, r4
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca2:	193b      	adds	r3, r7, r4
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca8:	193b      	adds	r3, r7, r4
 8001caa:	2200      	movs	r2, #0
 8001cac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cae:	193b      	adds	r3, r7, r4
 8001cb0:	4a10      	ldr	r2, [pc, #64]	; (8001cf4 <_ZL12MX_GPIO_Initv+0x144>)
 8001cb2:	0019      	movs	r1, r3
 8001cb4:	0010      	movs	r0, r2
 8001cb6:	f000 ff8b 	bl	8002bd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8001cba:	0021      	movs	r1, r4
 8001cbc:	187b      	adds	r3, r7, r1
 8001cbe:	22d8      	movs	r2, #216	; 0xd8
 8001cc0:	0152      	lsls	r2, r2, #5
 8001cc2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc4:	187b      	adds	r3, r7, r1
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	187b      	adds	r3, r7, r1
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd0:	187b      	adds	r3, r7, r1
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd6:	187a      	adds	r2, r7, r1
 8001cd8:	2390      	movs	r3, #144	; 0x90
 8001cda:	05db      	lsls	r3, r3, #23
 8001cdc:	0011      	movs	r1, r2
 8001cde:	0018      	movs	r0, r3
 8001ce0:	f000 ff76 	bl	8002bd0 <HAL_GPIO_Init>

}
 8001ce4:	46c0      	nop			; (mov r8, r8)
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b009      	add	sp, #36	; 0x24
 8001cea:	bd90      	pop	{r4, r7, pc}
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	48000400 	.word	0x48000400
 8001cf4:	48000800 	.word	0x48000800
 8001cf8:	00000401 	.word	0x00000401

08001cfc <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	i2cLcdState = 0;
 8001d04:	4b03      	ldr	r3, [pc, #12]	; (8001d14 <HAL_I2C_MasterTxCpltCallback+0x18>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
}
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	b002      	add	sp, #8
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	46c0      	nop			; (mov r8, r8)
 8001d14:	2000008c 	.word	0x2000008c

08001d18 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]

}
 8001d20:	46c0      	nop			; (mov r8, r8)
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b002      	add	sp, #8
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]

}
 8001d30:	46c0      	nop			; (mov r8, r8)
 8001d32:	46bd      	mov	sp, r7
 8001d34:	b002      	add	sp, #8
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
	button_down.interrupt();
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d42:	0018      	movs	r0, r3
 8001d44:	f7fe fb0c 	bl	8000360 <_ZN6Button9interruptEv>
	button_up.interrupt();
 8001d48:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	f7fe fb08 	bl	8000360 <_ZN6Button9interruptEv>
}
 8001d50:	46c0      	nop			; (mov r8, r8)
 8001d52:	46bd      	mov	sp, r7
 8001d54:	b002      	add	sp, #8
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	200002c4 	.word	0x200002c4
 8001d5c:	200002cc 	.word	0x200002cc

08001d60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d64:	b672      	cpsid	i
}
 8001d66:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d68:	e7fe      	b.n	8001d68 <Error_Handler+0x8>

08001d6a <_ZN6ScreenD1Ev>:
#include <vector>
#include <string>

extern I2C_HandleTypeDef hi2c1;

class Screen {
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	334c      	adds	r3, #76	; 0x4c
 8001d76:	0018      	movs	r0, r3
 8001d78:	f000 f88a 	bl	8001e90 <_ZNSt6vectorI4LineSaIS0_EED1Ev>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	333c      	adds	r3, #60	; 0x3c
 8001d80:	0018      	movs	r0, r3
 8001d82:	f000 f86a 	bl	8001e5a <_ZNSt6vectorIhSaIhEED1Ev>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3330      	adds	r3, #48	; 0x30
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	f000 f865 	bl	8001e5a <_ZNSt6vectorIhSaIhEED1Ev>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	3324      	adds	r3, #36	; 0x24
 8001d94:	0018      	movs	r0, r3
 8001d96:	f000 f860 	bl	8001e5a <_ZNSt6vectorIhSaIhEED1Ev>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3318      	adds	r3, #24
 8001d9e:	0018      	movs	r0, r3
 8001da0:	f000 f840 	bl	8001e24 <_ZNSt6vectorIcSaIcEED1Ev>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	0018      	movs	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	b002      	add	sp, #8
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d117      	bne.n	8001df0 <_Z41__static_initialization_and_destruction_0ii+0x40>
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	4a13      	ldr	r2, [pc, #76]	; (8001e10 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d113      	bne.n	8001df0 <_Z41__static_initialization_and_destruction_0ii+0x40>
Button button_down(GPIOA, 0);
 8001dc8:	2390      	movs	r3, #144	; 0x90
 8001dca:	05d9      	lsls	r1, r3, #23
 8001dcc:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	f7fe fa25 	bl	8000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>
Button button_up(GPIOA, 10);
 8001dd6:	2390      	movs	r3, #144	; 0x90
 8001dd8:	05d9      	lsls	r1, r3, #23
 8001dda:	4b0f      	ldr	r3, [pc, #60]	; (8001e18 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8001ddc:	220a      	movs	r2, #10
 8001dde:	0018      	movs	r0, r3
 8001de0:	f7fe fa1e 	bl	8000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>
Screen main_screen(&hi2c1, 0x4E);
 8001de4:	490d      	ldr	r1, [pc, #52]	; (8001e1c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8001de6:	4b0e      	ldr	r3, [pc, #56]	; (8001e20 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8001de8:	224e      	movs	r2, #78	; 0x4e
 8001dea:	0018      	movs	r0, r3
 8001dec:	f7fe fb1c 	bl	8000428 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d107      	bne.n	8001e06 <_Z41__static_initialization_and_destruction_0ii+0x56>
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	4a05      	ldr	r2, [pc, #20]	; (8001e10 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d103      	bne.n	8001e06 <_Z41__static_initialization_and_destruction_0ii+0x56>
 8001dfe:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8001e00:	0018      	movs	r0, r3
 8001e02:	f7ff ffb2 	bl	8001d6a <_ZN6ScreenD1Ev>
}
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	b002      	add	sp, #8
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	46c0      	nop			; (mov r8, r8)
 8001e10:	0000ffff 	.word	0x0000ffff
 8001e14:	200002c4 	.word	0x200002c4
 8001e18:	200002cc 	.word	0x200002cc
 8001e1c:	20000090 	.word	0x20000090
 8001e20:	200002d4 	.word	0x200002d4

08001e24 <_ZNSt6vectorIcSaIcEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8001e24:	b5b0      	push	{r4, r5, r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681c      	ldr	r4, [r3, #0]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	0018      	movs	r0, r3
 8001e38:	f7fe ff77 	bl	8000d2a <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8001e3c:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001e3e:	001a      	movs	r2, r3
 8001e40:	0029      	movs	r1, r5
 8001e42:	0020      	movs	r0, r4
 8001e44:	f7fe ff7a 	bl	8000d3c <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>
      }
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	0018      	movs	r0, r3
 8001e4c:	f000 f848 	bl	8001ee0 <_ZNSt12_Vector_baseIcSaIcEED1Ev>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	0018      	movs	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	b002      	add	sp, #8
 8001e58:	bdb0      	pop	{r4, r5, r7, pc}

08001e5a <_ZNSt6vectorIhSaIhEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8001e5a:	b5b0      	push	{r4, r5, r7, lr}
 8001e5c:	b082      	sub	sp, #8
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681c      	ldr	r4, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f7fe ffa7 	bl	8000dc0 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001e72:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001e74:	001a      	movs	r2, r3
 8001e76:	0029      	movs	r1, r5
 8001e78:	0020      	movs	r0, r4
 8001e7a:	f7fe ffaa 	bl	8000dd2 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
      }
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	0018      	movs	r0, r3
 8001e82:	f000 f853 	bl	8001f2c <_ZNSt12_Vector_baseIhSaIhEED1Ev>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	0018      	movs	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	b002      	add	sp, #8
 8001e8e:	bdb0      	pop	{r4, r5, r7, pc}

08001e90 <_ZNSt6vectorI4LineSaIS0_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8001e90:	b5b0      	push	{r4, r5, r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681c      	ldr	r4, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	f7fe ffd7 	bl	8000e56 <_ZNSt12_Vector_baseI4LineSaIS0_EE19_M_get_Tp_allocatorEv>
 8001ea8:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001eaa:	001a      	movs	r2, r3
 8001eac:	0029      	movs	r1, r5
 8001eae:	0020      	movs	r0, r4
 8001eb0:	f7fe ffda 	bl	8000e68 <_ZSt8_DestroyIP4LineS0_EvT_S2_RSaIT0_E>
      }
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	0018      	movs	r0, r3
 8001eb8:	f000 f85e 	bl	8001f78 <_ZNSt12_Vector_baseI4LineSaIS0_EED1Ev>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	b002      	add	sp, #8
 8001ec4:	bdb0      	pop	{r4, r5, r7, pc}

08001ec6 <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implD1Ev>:
      struct _Vector_impl
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	f004 fdbc 	bl	8006a4e <_ZNSaIcED1Ev>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	0018      	movs	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	b002      	add	sp, #8
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <_ZNSt12_Vector_baseIcSaIcEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	1ad3      	subs	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8001ef6:	001a      	movs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	0018      	movs	r0, r3
 8001efc:	f7fe ff02 	bl	8000d04 <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>
      }
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	0018      	movs	r0, r3
 8001f04:	f7ff ffdf 	bl	8001ec6 <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implD1Ev>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	0018      	movs	r0, r3
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	b002      	add	sp, #8
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>:
      struct _Vector_impl
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f000 f851 	bl	8001fc4 <_ZNSaIhED1Ev>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	0018      	movs	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	b002      	add	sp, #8
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <_ZNSt12_Vector_baseIhSaIhEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689a      	ldr	r2, [r3, #8]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	1ad3      	subs	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8001f42:	001a      	movs	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	0018      	movs	r0, r3
 8001f48:	f7fe ff27 	bl	8000d9a <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
      }
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	0018      	movs	r0, r3
 8001f50:	f7ff ffdf 	bl	8001f12 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	0018      	movs	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	b002      	add	sp, #8
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <_ZNSt12_Vector_baseI4LineSaIS0_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b082      	sub	sp, #8
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	0018      	movs	r0, r3
 8001f6a:	f000 f838 	bl	8001fde <_ZNSaI4LineED1Ev>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	0018      	movs	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	b002      	add	sp, #8
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <_ZNSt12_Vector_baseI4LineSaIS0_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6818      	ldr	r0, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	10da      	asrs	r2, r3, #3
 8001f90:	0013      	movs	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	189b      	adds	r3, r3, r2
 8001f96:	0119      	lsls	r1, r3, #4
 8001f98:	185b      	adds	r3, r3, r1
 8001f9a:	0219      	lsls	r1, r3, #8
 8001f9c:	185b      	adds	r3, r3, r1
 8001f9e:	0419      	lsls	r1, r3, #16
 8001fa0:	185b      	adds	r3, r3, r1
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	189b      	adds	r3, r3, r2
	_M_deallocate(_M_impl._M_start,
 8001fa6:	001a      	movs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	0001      	movs	r1, r0
 8001fac:	0018      	movs	r0, r3
 8001fae:	f7fe ff3f 	bl	8000e30 <_ZNSt12_Vector_baseI4LineSaIS0_EE13_M_deallocateEPS0_j>
      }
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	f7ff ffd2 	bl	8001f5e <_ZNSt12_Vector_baseI4LineSaIS0_EE12_Vector_implD1Ev>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	b002      	add	sp, #8
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <_ZNSaIhED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f000 f812 	bl	8001ff8 <_ZN9__gnu_cxx13new_allocatorIhED1Ev>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	0018      	movs	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	b002      	add	sp, #8
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <_ZNSaI4LineED1Ev>:
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b082      	sub	sp, #8
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	0018      	movs	r0, r3
 8001fea:	f000 f80e 	bl	800200a <_ZN9__gnu_cxx13new_allocatorI4LineED1Ev>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	b002      	add	sp, #8
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <_ZN9__gnu_cxx13new_allocatorIhED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	0018      	movs	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	b002      	add	sp, #8
 8002008:	bd80      	pop	{r7, pc}

0800200a <_ZN9__gnu_cxx13new_allocatorI4LineED1Ev>:
 800200a:	b580      	push	{r7, lr}
 800200c:	b082      	sub	sp, #8
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	0018      	movs	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	b002      	add	sp, #8
 800201a:	bd80      	pop	{r7, pc}

0800201c <_GLOBAL__sub_I_hi2c1>:
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
 8002020:	4b03      	ldr	r3, [pc, #12]	; (8002030 <_GLOBAL__sub_I_hi2c1+0x14>)
 8002022:	0019      	movs	r1, r3
 8002024:	2001      	movs	r0, #1
 8002026:	f7ff fec3 	bl	8001db0 <_Z41__static_initialization_and_destruction_0ii>
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	46c0      	nop			; (mov r8, r8)
 8002030:	0000ffff 	.word	0x0000ffff

08002034 <_GLOBAL__sub_D_hi2c1>:
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
 8002038:	4b03      	ldr	r3, [pc, #12]	; (8002048 <_GLOBAL__sub_D_hi2c1+0x14>)
 800203a:	0019      	movs	r1, r3
 800203c:	2000      	movs	r0, #0
 800203e:	f7ff feb7 	bl	8001db0 <_Z41__static_initialization_and_destruction_0ii>
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	0000ffff 	.word	0x0000ffff

0800204c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002052:	4b0f      	ldr	r3, [pc, #60]	; (8002090 <HAL_MspInit+0x44>)
 8002054:	699a      	ldr	r2, [r3, #24]
 8002056:	4b0e      	ldr	r3, [pc, #56]	; (8002090 <HAL_MspInit+0x44>)
 8002058:	2101      	movs	r1, #1
 800205a:	430a      	orrs	r2, r1
 800205c:	619a      	str	r2, [r3, #24]
 800205e:	4b0c      	ldr	r3, [pc, #48]	; (8002090 <HAL_MspInit+0x44>)
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	2201      	movs	r2, #1
 8002064:	4013      	ands	r3, r2
 8002066:	607b      	str	r3, [r7, #4]
 8002068:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800206a:	4b09      	ldr	r3, [pc, #36]	; (8002090 <HAL_MspInit+0x44>)
 800206c:	69da      	ldr	r2, [r3, #28]
 800206e:	4b08      	ldr	r3, [pc, #32]	; (8002090 <HAL_MspInit+0x44>)
 8002070:	2180      	movs	r1, #128	; 0x80
 8002072:	0549      	lsls	r1, r1, #21
 8002074:	430a      	orrs	r2, r1
 8002076:	61da      	str	r2, [r3, #28]
 8002078:	4b05      	ldr	r3, [pc, #20]	; (8002090 <HAL_MspInit+0x44>)
 800207a:	69da      	ldr	r2, [r3, #28]
 800207c:	2380      	movs	r3, #128	; 0x80
 800207e:	055b      	lsls	r3, r3, #21
 8002080:	4013      	ands	r3, r2
 8002082:	603b      	str	r3, [r7, #0]
 8002084:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002086:	46c0      	nop			; (mov r8, r8)
 8002088:	46bd      	mov	sp, r7
 800208a:	b002      	add	sp, #8
 800208c:	bd80      	pop	{r7, pc}
 800208e:	46c0      	nop			; (mov r8, r8)
 8002090:	40021000 	.word	0x40021000

08002094 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002094:	b590      	push	{r4, r7, lr}
 8002096:	b08b      	sub	sp, #44	; 0x2c
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209c:	2414      	movs	r4, #20
 800209e:	193b      	adds	r3, r7, r4
 80020a0:	0018      	movs	r0, r3
 80020a2:	2314      	movs	r3, #20
 80020a4:	001a      	movs	r2, r3
 80020a6:	2100      	movs	r1, #0
 80020a8:	f004 fd14 	bl	8006ad4 <memset>
  if(hi2c->Instance==I2C1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a46      	ldr	r2, [pc, #280]	; (80021cc <HAL_I2C_MspInit+0x138>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d000      	beq.n	80020b8 <HAL_I2C_MspInit+0x24>
 80020b6:	e085      	b.n	80021c4 <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020b8:	4b45      	ldr	r3, [pc, #276]	; (80021d0 <HAL_I2C_MspInit+0x13c>)
 80020ba:	695a      	ldr	r2, [r3, #20]
 80020bc:	4b44      	ldr	r3, [pc, #272]	; (80021d0 <HAL_I2C_MspInit+0x13c>)
 80020be:	2180      	movs	r1, #128	; 0x80
 80020c0:	02c9      	lsls	r1, r1, #11
 80020c2:	430a      	orrs	r2, r1
 80020c4:	615a      	str	r2, [r3, #20]
 80020c6:	4b42      	ldr	r3, [pc, #264]	; (80021d0 <HAL_I2C_MspInit+0x13c>)
 80020c8:	695a      	ldr	r2, [r3, #20]
 80020ca:	2380      	movs	r3, #128	; 0x80
 80020cc:	02db      	lsls	r3, r3, #11
 80020ce:	4013      	ands	r3, r2
 80020d0:	613b      	str	r3, [r7, #16]
 80020d2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020d4:	0021      	movs	r1, r4
 80020d6:	187b      	adds	r3, r7, r1
 80020d8:	22c0      	movs	r2, #192	; 0xc0
 80020da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020dc:	187b      	adds	r3, r7, r1
 80020de:	2212      	movs	r2, #18
 80020e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	187b      	adds	r3, r7, r1
 80020e4:	2200      	movs	r2, #0
 80020e6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020e8:	187b      	adds	r3, r7, r1
 80020ea:	2203      	movs	r2, #3
 80020ec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80020ee:	187b      	adds	r3, r7, r1
 80020f0:	2201      	movs	r2, #1
 80020f2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f4:	187b      	adds	r3, r7, r1
 80020f6:	4a37      	ldr	r2, [pc, #220]	; (80021d4 <HAL_I2C_MspInit+0x140>)
 80020f8:	0019      	movs	r1, r3
 80020fa:	0010      	movs	r0, r2
 80020fc:	f000 fd68 	bl	8002bd0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002100:	4b33      	ldr	r3, [pc, #204]	; (80021d0 <HAL_I2C_MspInit+0x13c>)
 8002102:	69da      	ldr	r2, [r3, #28]
 8002104:	4b32      	ldr	r3, [pc, #200]	; (80021d0 <HAL_I2C_MspInit+0x13c>)
 8002106:	2180      	movs	r1, #128	; 0x80
 8002108:	0389      	lsls	r1, r1, #14
 800210a:	430a      	orrs	r2, r1
 800210c:	61da      	str	r2, [r3, #28]
 800210e:	4b30      	ldr	r3, [pc, #192]	; (80021d0 <HAL_I2C_MspInit+0x13c>)
 8002110:	69da      	ldr	r2, [r3, #28]
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	039b      	lsls	r3, r3, #14
 8002116:	4013      	ands	r3, r2
 8002118:	60fb      	str	r3, [r7, #12]
 800211a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 800211c:	4b2e      	ldr	r3, [pc, #184]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 800211e:	4a2f      	ldr	r2, [pc, #188]	; (80021dc <HAL_I2C_MspInit+0x148>)
 8002120:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002122:	4b2d      	ldr	r3, [pc, #180]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 8002124:	2200      	movs	r2, #0
 8002126:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002128:	4b2b      	ldr	r3, [pc, #172]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 800212a:	2200      	movs	r2, #0
 800212c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800212e:	4b2a      	ldr	r3, [pc, #168]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 8002130:	2280      	movs	r2, #128	; 0x80
 8002132:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002134:	4b28      	ldr	r3, [pc, #160]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 8002136:	2200      	movs	r2, #0
 8002138:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800213a:	4b27      	ldr	r3, [pc, #156]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 800213c:	2200      	movs	r2, #0
 800213e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002140:	4b25      	ldr	r3, [pc, #148]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 8002142:	2200      	movs	r2, #0
 8002144:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002146:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 8002148:	2200      	movs	r2, #0
 800214a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800214c:	4b22      	ldr	r3, [pc, #136]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 800214e:	0018      	movs	r0, r3
 8002150:	f000 fb1c 	bl	800278c <HAL_DMA_Init>
 8002154:	1e03      	subs	r3, r0, #0
 8002156:	d001      	beq.n	800215c <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 8002158:	f7ff fe02 	bl	8001d60 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a1e      	ldr	r2, [pc, #120]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 8002160:	63da      	str	r2, [r3, #60]	; 0x3c
 8002162:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <HAL_I2C_MspInit+0x144>)
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002168:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 800216a:	4a1e      	ldr	r2, [pc, #120]	; (80021e4 <HAL_I2C_MspInit+0x150>)
 800216c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800216e:	4b1c      	ldr	r3, [pc, #112]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 8002170:	2210      	movs	r2, #16
 8002172:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002174:	4b1a      	ldr	r3, [pc, #104]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 8002176:	2200      	movs	r2, #0
 8002178:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800217a:	4b19      	ldr	r3, [pc, #100]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 800217c:	2280      	movs	r2, #128	; 0x80
 800217e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002180:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 8002182:	2200      	movs	r2, #0
 8002184:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002186:	4b16      	ldr	r3, [pc, #88]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 8002188:	2200      	movs	r2, #0
 800218a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800218c:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 800218e:	2200      	movs	r2, #0
 8002190:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002192:	4b13      	ldr	r3, [pc, #76]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 8002194:	2200      	movs	r2, #0
 8002196:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002198:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 800219a:	0018      	movs	r0, r3
 800219c:	f000 faf6 	bl	800278c <HAL_DMA_Init>
 80021a0:	1e03      	subs	r3, r0, #0
 80021a2:	d001      	beq.n	80021a8 <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 80021a4:	f7ff fddc 	bl	8001d60 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a0d      	ldr	r2, [pc, #52]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 80021ac:	639a      	str	r2, [r3, #56]	; 0x38
 80021ae:	4b0c      	ldr	r3, [pc, #48]	; (80021e0 <HAL_I2C_MspInit+0x14c>)
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80021b4:	2200      	movs	r2, #0
 80021b6:	2100      	movs	r1, #0
 80021b8:	2017      	movs	r0, #23
 80021ba:	f000 fab5 	bl	8002728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 80021be:	2017      	movs	r0, #23
 80021c0:	f000 fac7 	bl	8002752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80021c4:	46c0      	nop			; (mov r8, r8)
 80021c6:	46bd      	mov	sp, r7
 80021c8:	b00b      	add	sp, #44	; 0x2c
 80021ca:	bd90      	pop	{r4, r7, pc}
 80021cc:	40005400 	.word	0x40005400
 80021d0:	40021000 	.word	0x40021000
 80021d4:	48000400 	.word	0x48000400
 80021d8:	200000e4 	.word	0x200000e4
 80021dc:	40020030 	.word	0x40020030
 80021e0:	20000128 	.word	0x20000128
 80021e4:	4002001c 	.word	0x4002001c

080021e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a0d      	ldr	r2, [pc, #52]	; (800222c <HAL_TIM_Base_MspInit+0x44>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d113      	bne.n	8002222 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80021fa:	4b0d      	ldr	r3, [pc, #52]	; (8002230 <HAL_TIM_Base_MspInit+0x48>)
 80021fc:	69da      	ldr	r2, [r3, #28]
 80021fe:	4b0c      	ldr	r3, [pc, #48]	; (8002230 <HAL_TIM_Base_MspInit+0x48>)
 8002200:	2110      	movs	r1, #16
 8002202:	430a      	orrs	r2, r1
 8002204:	61da      	str	r2, [r3, #28]
 8002206:	4b0a      	ldr	r3, [pc, #40]	; (8002230 <HAL_TIM_Base_MspInit+0x48>)
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	2210      	movs	r2, #16
 800220c:	4013      	ands	r3, r2
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002212:	2200      	movs	r2, #0
 8002214:	2100      	movs	r1, #0
 8002216:	2011      	movs	r0, #17
 8002218:	f000 fa86 	bl	8002728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800221c:	2011      	movs	r0, #17
 800221e:	f000 fa98 	bl	8002752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002222:	46c0      	nop			; (mov r8, r8)
 8002224:	46bd      	mov	sp, r7
 8002226:	b004      	add	sp, #16
 8002228:	bd80      	pop	{r7, pc}
 800222a:	46c0      	nop			; (mov r8, r8)
 800222c:	40001000 	.word	0x40001000
 8002230:	40021000 	.word	0x40021000

08002234 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002234:	b590      	push	{r4, r7, lr}
 8002236:	b08b      	sub	sp, #44	; 0x2c
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800223c:	2414      	movs	r4, #20
 800223e:	193b      	adds	r3, r7, r4
 8002240:	0018      	movs	r0, r3
 8002242:	2314      	movs	r3, #20
 8002244:	001a      	movs	r2, r3
 8002246:	2100      	movs	r1, #0
 8002248:	f004 fc44 	bl	8006ad4 <memset>
  if(huart->Instance==USART2)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a47      	ldr	r2, [pc, #284]	; (8002370 <HAL_UART_MspInit+0x13c>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d000      	beq.n	8002258 <HAL_UART_MspInit+0x24>
 8002256:	e086      	b.n	8002366 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002258:	4b46      	ldr	r3, [pc, #280]	; (8002374 <HAL_UART_MspInit+0x140>)
 800225a:	69da      	ldr	r2, [r3, #28]
 800225c:	4b45      	ldr	r3, [pc, #276]	; (8002374 <HAL_UART_MspInit+0x140>)
 800225e:	2180      	movs	r1, #128	; 0x80
 8002260:	0289      	lsls	r1, r1, #10
 8002262:	430a      	orrs	r2, r1
 8002264:	61da      	str	r2, [r3, #28]
 8002266:	4b43      	ldr	r3, [pc, #268]	; (8002374 <HAL_UART_MspInit+0x140>)
 8002268:	69da      	ldr	r2, [r3, #28]
 800226a:	2380      	movs	r3, #128	; 0x80
 800226c:	029b      	lsls	r3, r3, #10
 800226e:	4013      	ands	r3, r2
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002274:	4b3f      	ldr	r3, [pc, #252]	; (8002374 <HAL_UART_MspInit+0x140>)
 8002276:	695a      	ldr	r2, [r3, #20]
 8002278:	4b3e      	ldr	r3, [pc, #248]	; (8002374 <HAL_UART_MspInit+0x140>)
 800227a:	2180      	movs	r1, #128	; 0x80
 800227c:	0289      	lsls	r1, r1, #10
 800227e:	430a      	orrs	r2, r1
 8002280:	615a      	str	r2, [r3, #20]
 8002282:	4b3c      	ldr	r3, [pc, #240]	; (8002374 <HAL_UART_MspInit+0x140>)
 8002284:	695a      	ldr	r2, [r3, #20]
 8002286:	2380      	movs	r3, #128	; 0x80
 8002288:	029b      	lsls	r3, r3, #10
 800228a:	4013      	ands	r3, r2
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002290:	0021      	movs	r1, r4
 8002292:	187b      	adds	r3, r7, r1
 8002294:	220c      	movs	r2, #12
 8002296:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002298:	187b      	adds	r3, r7, r1
 800229a:	2202      	movs	r2, #2
 800229c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	187b      	adds	r3, r7, r1
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022a4:	187b      	adds	r3, r7, r1
 80022a6:	2203      	movs	r2, #3
 80022a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80022aa:	187b      	adds	r3, r7, r1
 80022ac:	2201      	movs	r2, #1
 80022ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b0:	187a      	adds	r2, r7, r1
 80022b2:	2390      	movs	r3, #144	; 0x90
 80022b4:	05db      	lsls	r3, r3, #23
 80022b6:	0011      	movs	r1, r2
 80022b8:	0018      	movs	r0, r3
 80022ba:	f000 fc89 	bl	8002bd0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 80022be:	4b2e      	ldr	r3, [pc, #184]	; (8002378 <HAL_UART_MspInit+0x144>)
 80022c0:	4a2e      	ldr	r2, [pc, #184]	; (800237c <HAL_UART_MspInit+0x148>)
 80022c2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022c4:	4b2c      	ldr	r3, [pc, #176]	; (8002378 <HAL_UART_MspInit+0x144>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022ca:	4b2b      	ldr	r3, [pc, #172]	; (8002378 <HAL_UART_MspInit+0x144>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022d0:	4b29      	ldr	r3, [pc, #164]	; (8002378 <HAL_UART_MspInit+0x144>)
 80022d2:	2280      	movs	r2, #128	; 0x80
 80022d4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022d6:	4b28      	ldr	r3, [pc, #160]	; (8002378 <HAL_UART_MspInit+0x144>)
 80022d8:	2200      	movs	r2, #0
 80022da:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022dc:	4b26      	ldr	r3, [pc, #152]	; (8002378 <HAL_UART_MspInit+0x144>)
 80022de:	2200      	movs	r2, #0
 80022e0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80022e2:	4b25      	ldr	r3, [pc, #148]	; (8002378 <HAL_UART_MspInit+0x144>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022e8:	4b23      	ldr	r3, [pc, #140]	; (8002378 <HAL_UART_MspInit+0x144>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80022ee:	4b22      	ldr	r3, [pc, #136]	; (8002378 <HAL_UART_MspInit+0x144>)
 80022f0:	0018      	movs	r0, r3
 80022f2:	f000 fa4b 	bl	800278c <HAL_DMA_Init>
 80022f6:	1e03      	subs	r3, r0, #0
 80022f8:	d001      	beq.n	80022fe <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80022fa:	f7ff fd31 	bl	8001d60 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a1d      	ldr	r2, [pc, #116]	; (8002378 <HAL_UART_MspInit+0x144>)
 8002302:	675a      	str	r2, [r3, #116]	; 0x74
 8002304:	4b1c      	ldr	r3, [pc, #112]	; (8002378 <HAL_UART_MspInit+0x144>)
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 800230a:	4b1d      	ldr	r3, [pc, #116]	; (8002380 <HAL_UART_MspInit+0x14c>)
 800230c:	4a1d      	ldr	r2, [pc, #116]	; (8002384 <HAL_UART_MspInit+0x150>)
 800230e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002310:	4b1b      	ldr	r3, [pc, #108]	; (8002380 <HAL_UART_MspInit+0x14c>)
 8002312:	2210      	movs	r2, #16
 8002314:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002316:	4b1a      	ldr	r3, [pc, #104]	; (8002380 <HAL_UART_MspInit+0x14c>)
 8002318:	2200      	movs	r2, #0
 800231a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800231c:	4b18      	ldr	r3, [pc, #96]	; (8002380 <HAL_UART_MspInit+0x14c>)
 800231e:	2280      	movs	r2, #128	; 0x80
 8002320:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002322:	4b17      	ldr	r3, [pc, #92]	; (8002380 <HAL_UART_MspInit+0x14c>)
 8002324:	2200      	movs	r2, #0
 8002326:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002328:	4b15      	ldr	r3, [pc, #84]	; (8002380 <HAL_UART_MspInit+0x14c>)
 800232a:	2200      	movs	r2, #0
 800232c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800232e:	4b14      	ldr	r3, [pc, #80]	; (8002380 <HAL_UART_MspInit+0x14c>)
 8002330:	2200      	movs	r2, #0
 8002332:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <HAL_UART_MspInit+0x14c>)
 8002336:	2200      	movs	r2, #0
 8002338:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800233a:	4b11      	ldr	r3, [pc, #68]	; (8002380 <HAL_UART_MspInit+0x14c>)
 800233c:	0018      	movs	r0, r3
 800233e:	f000 fa25 	bl	800278c <HAL_DMA_Init>
 8002342:	1e03      	subs	r3, r0, #0
 8002344:	d001      	beq.n	800234a <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8002346:	f7ff fd0b 	bl	8001d60 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a0c      	ldr	r2, [pc, #48]	; (8002380 <HAL_UART_MspInit+0x14c>)
 800234e:	671a      	str	r2, [r3, #112]	; 0x70
 8002350:	4b0b      	ldr	r3, [pc, #44]	; (8002380 <HAL_UART_MspInit+0x14c>)
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002356:	2200      	movs	r2, #0
 8002358:	2100      	movs	r1, #0
 800235a:	201c      	movs	r0, #28
 800235c:	f000 f9e4 	bl	8002728 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002360:	201c      	movs	r0, #28
 8002362:	f000 f9f6 	bl	8002752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002366:	46c0      	nop			; (mov r8, r8)
 8002368:	46bd      	mov	sp, r7
 800236a:	b00b      	add	sp, #44	; 0x2c
 800236c:	bd90      	pop	{r4, r7, pc}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	40004400 	.word	0x40004400
 8002374:	40021000 	.word	0x40021000
 8002378:	2000023c 	.word	0x2000023c
 800237c:	40020058 	.word	0x40020058
 8002380:	20000280 	.word	0x20000280
 8002384:	40020044 	.word	0x40020044

08002388 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800238c:	e7fe      	b.n	800238c <NMI_Handler+0x4>

0800238e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002392:	e7fe      	b.n	8002392 <HardFault_Handler+0x4>

08002394 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002398:	46c0      	nop			; (mov r8, r8)
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ac:	f000 f8d0 	bl	8002550 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023b0:	46c0      	nop			; (mov r8, r8)
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
	...

080023b8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80023bc:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <DMA1_Channel2_3_IRQHandler+0x1c>)
 80023be:	0018      	movs	r0, r3
 80023c0:	f000 fb0f 	bl	80029e2 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80023c4:	4b04      	ldr	r3, [pc, #16]	; (80023d8 <DMA1_Channel2_3_IRQHandler+0x20>)
 80023c6:	0018      	movs	r0, r3
 80023c8:	f000 fb0b 	bl	80029e2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80023cc:	46c0      	nop			; (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	46c0      	nop			; (mov r8, r8)
 80023d4:	20000128 	.word	0x20000128
 80023d8:	200000e4 	.word	0x200000e4

080023dc <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80023e0:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <DMA1_Channel4_5_IRQHandler+0x1c>)
 80023e2:	0018      	movs	r0, r3
 80023e4:	f000 fafd 	bl	80029e2 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80023e8:	4b04      	ldr	r3, [pc, #16]	; (80023fc <DMA1_Channel4_5_IRQHandler+0x20>)
 80023ea:	0018      	movs	r0, r3
 80023ec:	f000 faf9 	bl	80029e2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80023f0:	46c0      	nop			; (mov r8, r8)
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	20000280 	.word	0x20000280
 80023fc:	2000023c 	.word	0x2000023c

08002400 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002404:	4b03      	ldr	r3, [pc, #12]	; (8002414 <TIM6_IRQHandler+0x14>)
 8002406:	0018      	movs	r0, r3
 8002408:	f003 fa84 	bl	8005914 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800240c:	46c0      	nop			; (mov r8, r8)
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	46c0      	nop			; (mov r8, r8)
 8002414:	2000016c 	.word	0x2000016c

08002418 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 800241c:	4b09      	ldr	r3, [pc, #36]	; (8002444 <I2C1_IRQHandler+0x2c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	699a      	ldr	r2, [r3, #24]
 8002422:	23e0      	movs	r3, #224	; 0xe0
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	4013      	ands	r3, r2
 8002428:	d004      	beq.n	8002434 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800242a:	4b06      	ldr	r3, [pc, #24]	; (8002444 <I2C1_IRQHandler+0x2c>)
 800242c:	0018      	movs	r0, r3
 800242e:	f000 ff13 	bl	8003258 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8002432:	e003      	b.n	800243c <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8002434:	4b03      	ldr	r3, [pc, #12]	; (8002444 <I2C1_IRQHandler+0x2c>)
 8002436:	0018      	movs	r0, r3
 8002438:	f000 fef4 	bl	8003224 <HAL_I2C_EV_IRQHandler>
}
 800243c:	46c0      	nop			; (mov r8, r8)
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	20000090 	.word	0x20000090

08002448 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800244c:	4b03      	ldr	r3, [pc, #12]	; (800245c <USART2_IRQHandler+0x14>)
 800244e:	0018      	movs	r0, r3
 8002450:	f003 fc70 	bl	8005d34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002454:	46c0      	nop			; (mov r8, r8)
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	200001b4 	.word	0x200001b4

08002460 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002464:	46c0      	nop			; (mov r8, r8)
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
	...

0800246c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800246c:	480d      	ldr	r0, [pc, #52]	; (80024a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800246e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002470:	f7ff fff6 	bl	8002460 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002474:	480c      	ldr	r0, [pc, #48]	; (80024a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002476:	490d      	ldr	r1, [pc, #52]	; (80024ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002478:	4a0d      	ldr	r2, [pc, #52]	; (80024b0 <LoopForever+0xe>)
  movs r3, #0
 800247a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800247c:	e002      	b.n	8002484 <LoopCopyDataInit>

0800247e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800247e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002482:	3304      	adds	r3, #4

08002484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002488:	d3f9      	bcc.n	800247e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800248a:	4a0a      	ldr	r2, [pc, #40]	; (80024b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800248c:	4c0a      	ldr	r4, [pc, #40]	; (80024b8 <LoopForever+0x16>)
  movs r3, #0
 800248e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002490:	e001      	b.n	8002496 <LoopFillZerobss>

08002492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002494:	3204      	adds	r2, #4

08002496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002498:	d3fb      	bcc.n	8002492 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800249a:	f004 faed 	bl	8006a78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800249e:	f7ff f9bf 	bl	8001820 <main>

080024a2 <LoopForever>:

LoopForever:
    b LoopForever
 80024a2:	e7fe      	b.n	80024a2 <LoopForever>
  ldr   r0, =_estack
 80024a4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80024a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024ac:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80024b0:	08006c04 	.word	0x08006c04
  ldr r2, =_sbss
 80024b4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80024b8:	2000033c 	.word	0x2000033c

080024bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024bc:	e7fe      	b.n	80024bc <ADC1_IRQHandler>
	...

080024c0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024c4:	4b07      	ldr	r3, [pc, #28]	; (80024e4 <HAL_Init+0x24>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4b06      	ldr	r3, [pc, #24]	; (80024e4 <HAL_Init+0x24>)
 80024ca:	2110      	movs	r1, #16
 80024cc:	430a      	orrs	r2, r1
 80024ce:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80024d0:	2000      	movs	r0, #0
 80024d2:	f000 f809 	bl	80024e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024d6:	f7ff fdb9 	bl	800204c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	0018      	movs	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	46c0      	nop			; (mov r8, r8)
 80024e4:	40022000 	.word	0x40022000

080024e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024e8:	b590      	push	{r4, r7, lr}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024f0:	4b14      	ldr	r3, [pc, #80]	; (8002544 <HAL_InitTick+0x5c>)
 80024f2:	681c      	ldr	r4, [r3, #0]
 80024f4:	4b14      	ldr	r3, [pc, #80]	; (8002548 <HAL_InitTick+0x60>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	0019      	movs	r1, r3
 80024fa:	23fa      	movs	r3, #250	; 0xfa
 80024fc:	0098      	lsls	r0, r3, #2
 80024fe:	f7fd fe03 	bl	8000108 <__udivsi3>
 8002502:	0003      	movs	r3, r0
 8002504:	0019      	movs	r1, r3
 8002506:	0020      	movs	r0, r4
 8002508:	f7fd fdfe 	bl	8000108 <__udivsi3>
 800250c:	0003      	movs	r3, r0
 800250e:	0018      	movs	r0, r3
 8002510:	f000 f92f 	bl	8002772 <HAL_SYSTICK_Config>
 8002514:	1e03      	subs	r3, r0, #0
 8002516:	d001      	beq.n	800251c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e00f      	b.n	800253c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b03      	cmp	r3, #3
 8002520:	d80b      	bhi.n	800253a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002522:	6879      	ldr	r1, [r7, #4]
 8002524:	2301      	movs	r3, #1
 8002526:	425b      	negs	r3, r3
 8002528:	2200      	movs	r2, #0
 800252a:	0018      	movs	r0, r3
 800252c:	f000 f8fc 	bl	8002728 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002530:	4b06      	ldr	r3, [pc, #24]	; (800254c <HAL_InitTick+0x64>)
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002536:	2300      	movs	r3, #0
 8002538:	e000      	b.n	800253c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
}
 800253c:	0018      	movs	r0, r3
 800253e:	46bd      	mov	sp, r7
 8002540:	b003      	add	sp, #12
 8002542:	bd90      	pop	{r4, r7, pc}
 8002544:	20000000 	.word	0x20000000
 8002548:	20000008 	.word	0x20000008
 800254c:	20000004 	.word	0x20000004

08002550 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002554:	4b05      	ldr	r3, [pc, #20]	; (800256c <HAL_IncTick+0x1c>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	001a      	movs	r2, r3
 800255a:	4b05      	ldr	r3, [pc, #20]	; (8002570 <HAL_IncTick+0x20>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	18d2      	adds	r2, r2, r3
 8002560:	4b03      	ldr	r3, [pc, #12]	; (8002570 <HAL_IncTick+0x20>)
 8002562:	601a      	str	r2, [r3, #0]
}
 8002564:	46c0      	nop			; (mov r8, r8)
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	46c0      	nop			; (mov r8, r8)
 800256c:	20000008 	.word	0x20000008
 8002570:	20000330 	.word	0x20000330

08002574 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  return uwTick;
 8002578:	4b02      	ldr	r3, [pc, #8]	; (8002584 <HAL_GetTick+0x10>)
 800257a:	681b      	ldr	r3, [r3, #0]
}
 800257c:	0018      	movs	r0, r3
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	46c0      	nop			; (mov r8, r8)
 8002584:	20000330 	.word	0x20000330

08002588 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002590:	f7ff fff0 	bl	8002574 <HAL_GetTick>
 8002594:	0003      	movs	r3, r0
 8002596:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	3301      	adds	r3, #1
 80025a0:	d005      	beq.n	80025ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025a2:	4b0a      	ldr	r3, [pc, #40]	; (80025cc <HAL_Delay+0x44>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	001a      	movs	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	189b      	adds	r3, r3, r2
 80025ac:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80025ae:	46c0      	nop			; (mov r8, r8)
 80025b0:	f7ff ffe0 	bl	8002574 <HAL_GetTick>
 80025b4:	0002      	movs	r2, r0
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d8f7      	bhi.n	80025b0 <HAL_Delay+0x28>
  {
  }
}
 80025c0:	46c0      	nop			; (mov r8, r8)
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	46bd      	mov	sp, r7
 80025c6:	b004      	add	sp, #16
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	46c0      	nop			; (mov r8, r8)
 80025cc:	20000008 	.word	0x20000008

080025d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	0002      	movs	r2, r0
 80025d8:	1dfb      	adds	r3, r7, #7
 80025da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80025dc:	1dfb      	adds	r3, r7, #7
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b7f      	cmp	r3, #127	; 0x7f
 80025e2:	d809      	bhi.n	80025f8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025e4:	1dfb      	adds	r3, r7, #7
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	001a      	movs	r2, r3
 80025ea:	231f      	movs	r3, #31
 80025ec:	401a      	ands	r2, r3
 80025ee:	4b04      	ldr	r3, [pc, #16]	; (8002600 <__NVIC_EnableIRQ+0x30>)
 80025f0:	2101      	movs	r1, #1
 80025f2:	4091      	lsls	r1, r2
 80025f4:	000a      	movs	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]
  }
}
 80025f8:	46c0      	nop			; (mov r8, r8)
 80025fa:	46bd      	mov	sp, r7
 80025fc:	b002      	add	sp, #8
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	e000e100 	.word	0xe000e100

08002604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002604:	b590      	push	{r4, r7, lr}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	0002      	movs	r2, r0
 800260c:	6039      	str	r1, [r7, #0]
 800260e:	1dfb      	adds	r3, r7, #7
 8002610:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002612:	1dfb      	adds	r3, r7, #7
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	2b7f      	cmp	r3, #127	; 0x7f
 8002618:	d828      	bhi.n	800266c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800261a:	4a2f      	ldr	r2, [pc, #188]	; (80026d8 <__NVIC_SetPriority+0xd4>)
 800261c:	1dfb      	adds	r3, r7, #7
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	b25b      	sxtb	r3, r3
 8002622:	089b      	lsrs	r3, r3, #2
 8002624:	33c0      	adds	r3, #192	; 0xc0
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	589b      	ldr	r3, [r3, r2]
 800262a:	1dfa      	adds	r2, r7, #7
 800262c:	7812      	ldrb	r2, [r2, #0]
 800262e:	0011      	movs	r1, r2
 8002630:	2203      	movs	r2, #3
 8002632:	400a      	ands	r2, r1
 8002634:	00d2      	lsls	r2, r2, #3
 8002636:	21ff      	movs	r1, #255	; 0xff
 8002638:	4091      	lsls	r1, r2
 800263a:	000a      	movs	r2, r1
 800263c:	43d2      	mvns	r2, r2
 800263e:	401a      	ands	r2, r3
 8002640:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	019b      	lsls	r3, r3, #6
 8002646:	22ff      	movs	r2, #255	; 0xff
 8002648:	401a      	ands	r2, r3
 800264a:	1dfb      	adds	r3, r7, #7
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	0018      	movs	r0, r3
 8002650:	2303      	movs	r3, #3
 8002652:	4003      	ands	r3, r0
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002658:	481f      	ldr	r0, [pc, #124]	; (80026d8 <__NVIC_SetPriority+0xd4>)
 800265a:	1dfb      	adds	r3, r7, #7
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	b25b      	sxtb	r3, r3
 8002660:	089b      	lsrs	r3, r3, #2
 8002662:	430a      	orrs	r2, r1
 8002664:	33c0      	adds	r3, #192	; 0xc0
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800266a:	e031      	b.n	80026d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800266c:	4a1b      	ldr	r2, [pc, #108]	; (80026dc <__NVIC_SetPriority+0xd8>)
 800266e:	1dfb      	adds	r3, r7, #7
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	0019      	movs	r1, r3
 8002674:	230f      	movs	r3, #15
 8002676:	400b      	ands	r3, r1
 8002678:	3b08      	subs	r3, #8
 800267a:	089b      	lsrs	r3, r3, #2
 800267c:	3306      	adds	r3, #6
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	18d3      	adds	r3, r2, r3
 8002682:	3304      	adds	r3, #4
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	1dfa      	adds	r2, r7, #7
 8002688:	7812      	ldrb	r2, [r2, #0]
 800268a:	0011      	movs	r1, r2
 800268c:	2203      	movs	r2, #3
 800268e:	400a      	ands	r2, r1
 8002690:	00d2      	lsls	r2, r2, #3
 8002692:	21ff      	movs	r1, #255	; 0xff
 8002694:	4091      	lsls	r1, r2
 8002696:	000a      	movs	r2, r1
 8002698:	43d2      	mvns	r2, r2
 800269a:	401a      	ands	r2, r3
 800269c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	019b      	lsls	r3, r3, #6
 80026a2:	22ff      	movs	r2, #255	; 0xff
 80026a4:	401a      	ands	r2, r3
 80026a6:	1dfb      	adds	r3, r7, #7
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	0018      	movs	r0, r3
 80026ac:	2303      	movs	r3, #3
 80026ae:	4003      	ands	r3, r0
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80026b4:	4809      	ldr	r0, [pc, #36]	; (80026dc <__NVIC_SetPriority+0xd8>)
 80026b6:	1dfb      	adds	r3, r7, #7
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	001c      	movs	r4, r3
 80026bc:	230f      	movs	r3, #15
 80026be:	4023      	ands	r3, r4
 80026c0:	3b08      	subs	r3, #8
 80026c2:	089b      	lsrs	r3, r3, #2
 80026c4:	430a      	orrs	r2, r1
 80026c6:	3306      	adds	r3, #6
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	18c3      	adds	r3, r0, r3
 80026cc:	3304      	adds	r3, #4
 80026ce:	601a      	str	r2, [r3, #0]
}
 80026d0:	46c0      	nop			; (mov r8, r8)
 80026d2:	46bd      	mov	sp, r7
 80026d4:	b003      	add	sp, #12
 80026d6:	bd90      	pop	{r4, r7, pc}
 80026d8:	e000e100 	.word	0xe000e100
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	1e5a      	subs	r2, r3, #1
 80026ec:	2380      	movs	r3, #128	; 0x80
 80026ee:	045b      	lsls	r3, r3, #17
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d301      	bcc.n	80026f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026f4:	2301      	movs	r3, #1
 80026f6:	e010      	b.n	800271a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026f8:	4b0a      	ldr	r3, [pc, #40]	; (8002724 <SysTick_Config+0x44>)
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	3a01      	subs	r2, #1
 80026fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002700:	2301      	movs	r3, #1
 8002702:	425b      	negs	r3, r3
 8002704:	2103      	movs	r1, #3
 8002706:	0018      	movs	r0, r3
 8002708:	f7ff ff7c 	bl	8002604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800270c:	4b05      	ldr	r3, [pc, #20]	; (8002724 <SysTick_Config+0x44>)
 800270e:	2200      	movs	r2, #0
 8002710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002712:	4b04      	ldr	r3, [pc, #16]	; (8002724 <SysTick_Config+0x44>)
 8002714:	2207      	movs	r2, #7
 8002716:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002718:	2300      	movs	r3, #0
}
 800271a:	0018      	movs	r0, r3
 800271c:	46bd      	mov	sp, r7
 800271e:	b002      	add	sp, #8
 8002720:	bd80      	pop	{r7, pc}
 8002722:	46c0      	nop			; (mov r8, r8)
 8002724:	e000e010 	.word	0xe000e010

08002728 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	60b9      	str	r1, [r7, #8]
 8002730:	607a      	str	r2, [r7, #4]
 8002732:	210f      	movs	r1, #15
 8002734:	187b      	adds	r3, r7, r1
 8002736:	1c02      	adds	r2, r0, #0
 8002738:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800273a:	68ba      	ldr	r2, [r7, #8]
 800273c:	187b      	adds	r3, r7, r1
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	b25b      	sxtb	r3, r3
 8002742:	0011      	movs	r1, r2
 8002744:	0018      	movs	r0, r3
 8002746:	f7ff ff5d 	bl	8002604 <__NVIC_SetPriority>
}
 800274a:	46c0      	nop			; (mov r8, r8)
 800274c:	46bd      	mov	sp, r7
 800274e:	b004      	add	sp, #16
 8002750:	bd80      	pop	{r7, pc}

08002752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b082      	sub	sp, #8
 8002756:	af00      	add	r7, sp, #0
 8002758:	0002      	movs	r2, r0
 800275a:	1dfb      	adds	r3, r7, #7
 800275c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800275e:	1dfb      	adds	r3, r7, #7
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	b25b      	sxtb	r3, r3
 8002764:	0018      	movs	r0, r3
 8002766:	f7ff ff33 	bl	80025d0 <__NVIC_EnableIRQ>
}
 800276a:	46c0      	nop			; (mov r8, r8)
 800276c:	46bd      	mov	sp, r7
 800276e:	b002      	add	sp, #8
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b082      	sub	sp, #8
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	0018      	movs	r0, r3
 800277e:	f7ff ffaf 	bl	80026e0 <SysTick_Config>
 8002782:	0003      	movs	r3, r0
}
 8002784:	0018      	movs	r0, r3
 8002786:	46bd      	mov	sp, r7
 8002788:	b002      	add	sp, #8
 800278a:	bd80      	pop	{r7, pc}

0800278c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002794:	2300      	movs	r3, #0
 8002796:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e036      	b.n	8002810 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2221      	movs	r2, #33	; 0x21
 80027a6:	2102      	movs	r1, #2
 80027a8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	4a18      	ldr	r2, [pc, #96]	; (8002818 <HAL_DMA_Init+0x8c>)
 80027b6:	4013      	ands	r3, r2
 80027b8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	695b      	ldr	r3, [r3, #20]
 80027d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	69db      	ldr	r3, [r3, #28]
 80027e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	0018      	movs	r0, r3
 80027f4:	f000 f9d0 	bl	8002b98 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2221      	movs	r2, #33	; 0x21
 8002802:	2101      	movs	r1, #1
 8002804:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2220      	movs	r2, #32
 800280a:	2100      	movs	r1, #0
 800280c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	b004      	add	sp, #16
 8002816:	bd80      	pop	{r7, pc}
 8002818:	ffffc00f 	.word	0xffffc00f

0800281c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
 8002828:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800282a:	2317      	movs	r3, #23
 800282c:	18fb      	adds	r3, r7, r3
 800282e:	2200      	movs	r2, #0
 8002830:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2220      	movs	r2, #32
 8002836:	5c9b      	ldrb	r3, [r3, r2]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d101      	bne.n	8002840 <HAL_DMA_Start_IT+0x24>
 800283c:	2302      	movs	r3, #2
 800283e:	e04f      	b.n	80028e0 <HAL_DMA_Start_IT+0xc4>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2220      	movs	r2, #32
 8002844:	2101      	movs	r1, #1
 8002846:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2221      	movs	r2, #33	; 0x21
 800284c:	5c9b      	ldrb	r3, [r3, r2]
 800284e:	b2db      	uxtb	r3, r3
 8002850:	2b01      	cmp	r3, #1
 8002852:	d13a      	bne.n	80028ca <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2221      	movs	r2, #33	; 0x21
 8002858:	2102      	movs	r1, #2
 800285a:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2101      	movs	r1, #1
 800286e:	438a      	bics	r2, r1
 8002870:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	68b9      	ldr	r1, [r7, #8]
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	f000 f960 	bl	8002b3e <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002882:	2b00      	cmp	r3, #0
 8002884:	d008      	beq.n	8002898 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	210e      	movs	r1, #14
 8002892:	430a      	orrs	r2, r1
 8002894:	601a      	str	r2, [r3, #0]
 8002896:	e00f      	b.n	80028b8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	210a      	movs	r1, #10
 80028a4:	430a      	orrs	r2, r1
 80028a6:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2104      	movs	r1, #4
 80028b4:	438a      	bics	r2, r1
 80028b6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2101      	movs	r1, #1
 80028c4:	430a      	orrs	r2, r1
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	e007      	b.n	80028da <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2220      	movs	r2, #32
 80028ce:	2100      	movs	r1, #0
 80028d0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80028d2:	2317      	movs	r3, #23
 80028d4:	18fb      	adds	r3, r7, r3
 80028d6:	2202      	movs	r2, #2
 80028d8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80028da:	2317      	movs	r3, #23
 80028dc:	18fb      	adds	r3, r7, r3
 80028de:	781b      	ldrb	r3, [r3, #0]
}
 80028e0:	0018      	movs	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	b006      	add	sp, #24
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2221      	movs	r2, #33	; 0x21
 80028f4:	5c9b      	ldrb	r3, [r3, r2]
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d008      	beq.n	800290e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2204      	movs	r2, #4
 8002900:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2220      	movs	r2, #32
 8002906:	2100      	movs	r1, #0
 8002908:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e020      	b.n	8002950 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	210e      	movs	r1, #14
 800291a:	438a      	bics	r2, r1
 800291c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2101      	movs	r1, #1
 800292a:	438a      	bics	r2, r1
 800292c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002936:	2101      	movs	r1, #1
 8002938:	4091      	lsls	r1, r2
 800293a:	000a      	movs	r2, r1
 800293c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2221      	movs	r2, #33	; 0x21
 8002942:	2101      	movs	r1, #1
 8002944:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2220      	movs	r2, #32
 800294a:	2100      	movs	r1, #0
 800294c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800294e:	2300      	movs	r3, #0
}
 8002950:	0018      	movs	r0, r3
 8002952:	46bd      	mov	sp, r7
 8002954:	b002      	add	sp, #8
 8002956:	bd80      	pop	{r7, pc}

08002958 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002960:	210f      	movs	r1, #15
 8002962:	187b      	adds	r3, r7, r1
 8002964:	2200      	movs	r2, #0
 8002966:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2221      	movs	r2, #33	; 0x21
 800296c:	5c9b      	ldrb	r3, [r3, r2]
 800296e:	b2db      	uxtb	r3, r3
 8002970:	2b02      	cmp	r3, #2
 8002972:	d006      	beq.n	8002982 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2204      	movs	r2, #4
 8002978:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800297a:	187b      	adds	r3, r7, r1
 800297c:	2201      	movs	r2, #1
 800297e:	701a      	strb	r2, [r3, #0]
 8002980:	e028      	b.n	80029d4 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	210e      	movs	r1, #14
 800298e:	438a      	bics	r2, r1
 8002990:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2101      	movs	r1, #1
 800299e:	438a      	bics	r2, r1
 80029a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029aa:	2101      	movs	r1, #1
 80029ac:	4091      	lsls	r1, r2
 80029ae:	000a      	movs	r2, r1
 80029b0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2221      	movs	r2, #33	; 0x21
 80029b6:	2101      	movs	r1, #1
 80029b8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2220      	movs	r2, #32
 80029be:	2100      	movs	r1, #0
 80029c0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d004      	beq.n	80029d4 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	0010      	movs	r0, r2
 80029d2:	4798      	blx	r3
    }
  }
  return status;
 80029d4:	230f      	movs	r3, #15
 80029d6:	18fb      	adds	r3, r7, r3
 80029d8:	781b      	ldrb	r3, [r3, #0]
}
 80029da:	0018      	movs	r0, r3
 80029dc:	46bd      	mov	sp, r7
 80029de:	b004      	add	sp, #16
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b084      	sub	sp, #16
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	2204      	movs	r2, #4
 8002a00:	409a      	lsls	r2, r3
 8002a02:	0013      	movs	r3, r2
 8002a04:	68fa      	ldr	r2, [r7, #12]
 8002a06:	4013      	ands	r3, r2
 8002a08:	d024      	beq.n	8002a54 <HAL_DMA_IRQHandler+0x72>
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	2204      	movs	r2, #4
 8002a0e:	4013      	ands	r3, r2
 8002a10:	d020      	beq.n	8002a54 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2220      	movs	r2, #32
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	d107      	bne.n	8002a2e <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2104      	movs	r1, #4
 8002a2a:	438a      	bics	r2, r1
 8002a2c:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a36:	2104      	movs	r1, #4
 8002a38:	4091      	lsls	r1, r2
 8002a3a:	000a      	movs	r2, r1
 8002a3c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d100      	bne.n	8002a48 <HAL_DMA_IRQHandler+0x66>
 8002a46:	e06a      	b.n	8002b1e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	0010      	movs	r0, r2
 8002a50:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002a52:	e064      	b.n	8002b1e <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	2202      	movs	r2, #2
 8002a5a:	409a      	lsls	r2, r3
 8002a5c:	0013      	movs	r3, r2
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	4013      	ands	r3, r2
 8002a62:	d02b      	beq.n	8002abc <HAL_DMA_IRQHandler+0xda>
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	2202      	movs	r2, #2
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d027      	beq.n	8002abc <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2220      	movs	r2, #32
 8002a74:	4013      	ands	r3, r2
 8002a76:	d10b      	bne.n	8002a90 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	210a      	movs	r1, #10
 8002a84:	438a      	bics	r2, r1
 8002a86:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2221      	movs	r2, #33	; 0x21
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a98:	2102      	movs	r1, #2
 8002a9a:	4091      	lsls	r1, r2
 8002a9c:	000a      	movs	r2, r1
 8002a9e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d036      	beq.n	8002b1e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	0010      	movs	r0, r2
 8002ab8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002aba:	e030      	b.n	8002b1e <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac0:	2208      	movs	r2, #8
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	0013      	movs	r3, r2
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	d028      	beq.n	8002b1e <HAL_DMA_IRQHandler+0x13c>
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	2208      	movs	r2, #8
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d024      	beq.n	8002b1e <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	210e      	movs	r1, #14
 8002ae0:	438a      	bics	r2, r1
 8002ae2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aec:	2101      	movs	r1, #1
 8002aee:	4091      	lsls	r1, r2
 8002af0:	000a      	movs	r2, r1
 8002af2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2221      	movs	r2, #33	; 0x21
 8002afe:	2101      	movs	r1, #1
 8002b00:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2220      	movs	r2, #32
 8002b06:	2100      	movs	r1, #0
 8002b08:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d005      	beq.n	8002b1e <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	0010      	movs	r0, r2
 8002b1a:	4798      	blx	r3
    }
  }
}
 8002b1c:	e7ff      	b.n	8002b1e <HAL_DMA_IRQHandler+0x13c>
 8002b1e:	46c0      	nop			; (mov r8, r8)
 8002b20:	46bd      	mov	sp, r7
 8002b22:	b004      	add	sp, #16
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b082      	sub	sp, #8
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2221      	movs	r2, #33	; 0x21
 8002b32:	5c9b      	ldrb	r3, [r3, r2]
 8002b34:	b2db      	uxtb	r3, r3
}
 8002b36:	0018      	movs	r0, r3
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	b002      	add	sp, #8
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b084      	sub	sp, #16
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	60f8      	str	r0, [r7, #12]
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
 8002b4a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b54:	2101      	movs	r1, #1
 8002b56:	4091      	lsls	r1, r2
 8002b58:	000a      	movs	r2, r1
 8002b5a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b10      	cmp	r3, #16
 8002b6a:	d108      	bne.n	8002b7e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b7c:	e007      	b.n	8002b8e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68ba      	ldr	r2, [r7, #8]
 8002b84:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	60da      	str	r2, [r3, #12]
}
 8002b8e:	46c0      	nop			; (mov r8, r8)
 8002b90:	46bd      	mov	sp, r7
 8002b92:	b004      	add	sp, #16
 8002b94:	bd80      	pop	{r7, pc}
	...

08002b98 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a08      	ldr	r2, [pc, #32]	; (8002bc8 <DMA_CalcBaseAndBitshift+0x30>)
 8002ba6:	4694      	mov	ip, r2
 8002ba8:	4463      	add	r3, ip
 8002baa:	2114      	movs	r1, #20
 8002bac:	0018      	movs	r0, r3
 8002bae:	f7fd faab 	bl	8000108 <__udivsi3>
 8002bb2:	0003      	movs	r3, r0
 8002bb4:	009a      	lsls	r2, r3, #2
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a03      	ldr	r2, [pc, #12]	; (8002bcc <DMA_CalcBaseAndBitshift+0x34>)
 8002bbe:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002bc0:	46c0      	nop			; (mov r8, r8)
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	b002      	add	sp, #8
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	bffdfff8 	.word	0xbffdfff8
 8002bcc:	40020000 	.word	0x40020000

08002bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bde:	e14f      	b.n	8002e80 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2101      	movs	r1, #1
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	4091      	lsls	r1, r2
 8002bea:	000a      	movs	r2, r1
 8002bec:	4013      	ands	r3, r2
 8002bee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d100      	bne.n	8002bf8 <HAL_GPIO_Init+0x28>
 8002bf6:	e140      	b.n	8002e7a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	2203      	movs	r2, #3
 8002bfe:	4013      	ands	r3, r2
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d005      	beq.n	8002c10 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	2203      	movs	r2, #3
 8002c0a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d130      	bne.n	8002c72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	2203      	movs	r2, #3
 8002c1c:	409a      	lsls	r2, r3
 8002c1e:	0013      	movs	r3, r2
 8002c20:	43da      	mvns	r2, r3
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	4013      	ands	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	68da      	ldr	r2, [r3, #12]
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	409a      	lsls	r2, r3
 8002c32:	0013      	movs	r3, r2
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c46:	2201      	movs	r2, #1
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	409a      	lsls	r2, r3
 8002c4c:	0013      	movs	r3, r2
 8002c4e:	43da      	mvns	r2, r3
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	4013      	ands	r3, r2
 8002c54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	091b      	lsrs	r3, r3, #4
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	401a      	ands	r2, r3
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	409a      	lsls	r2, r3
 8002c64:	0013      	movs	r3, r2
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	2203      	movs	r2, #3
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b03      	cmp	r3, #3
 8002c7c:	d017      	beq.n	8002cae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	2203      	movs	r2, #3
 8002c8a:	409a      	lsls	r2, r3
 8002c8c:	0013      	movs	r3, r2
 8002c8e:	43da      	mvns	r2, r3
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	4013      	ands	r3, r2
 8002c94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	409a      	lsls	r2, r3
 8002ca0:	0013      	movs	r3, r2
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	2203      	movs	r2, #3
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d123      	bne.n	8002d02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	08da      	lsrs	r2, r3, #3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	3208      	adds	r2, #8
 8002cc2:	0092      	lsls	r2, r2, #2
 8002cc4:	58d3      	ldr	r3, [r2, r3]
 8002cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	2207      	movs	r2, #7
 8002ccc:	4013      	ands	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	220f      	movs	r2, #15
 8002cd2:	409a      	lsls	r2, r3
 8002cd4:	0013      	movs	r3, r2
 8002cd6:	43da      	mvns	r2, r3
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	691a      	ldr	r2, [r3, #16]
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	2107      	movs	r1, #7
 8002ce6:	400b      	ands	r3, r1
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	409a      	lsls	r2, r3
 8002cec:	0013      	movs	r3, r2
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	08da      	lsrs	r2, r3, #3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3208      	adds	r2, #8
 8002cfc:	0092      	lsls	r2, r2, #2
 8002cfe:	6939      	ldr	r1, [r7, #16]
 8002d00:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	2203      	movs	r2, #3
 8002d0e:	409a      	lsls	r2, r3
 8002d10:	0013      	movs	r3, r2
 8002d12:	43da      	mvns	r2, r3
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	4013      	ands	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	2203      	movs	r2, #3
 8002d20:	401a      	ands	r2, r3
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	409a      	lsls	r2, r3
 8002d28:	0013      	movs	r3, r2
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	23c0      	movs	r3, #192	; 0xc0
 8002d3c:	029b      	lsls	r3, r3, #10
 8002d3e:	4013      	ands	r3, r2
 8002d40:	d100      	bne.n	8002d44 <HAL_GPIO_Init+0x174>
 8002d42:	e09a      	b.n	8002e7a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d44:	4b54      	ldr	r3, [pc, #336]	; (8002e98 <HAL_GPIO_Init+0x2c8>)
 8002d46:	699a      	ldr	r2, [r3, #24]
 8002d48:	4b53      	ldr	r3, [pc, #332]	; (8002e98 <HAL_GPIO_Init+0x2c8>)
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	619a      	str	r2, [r3, #24]
 8002d50:	4b51      	ldr	r3, [pc, #324]	; (8002e98 <HAL_GPIO_Init+0x2c8>)
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	2201      	movs	r2, #1
 8002d56:	4013      	ands	r3, r2
 8002d58:	60bb      	str	r3, [r7, #8]
 8002d5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002d5c:	4a4f      	ldr	r2, [pc, #316]	; (8002e9c <HAL_GPIO_Init+0x2cc>)
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	089b      	lsrs	r3, r3, #2
 8002d62:	3302      	adds	r3, #2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	589b      	ldr	r3, [r3, r2]
 8002d68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	2203      	movs	r2, #3
 8002d6e:	4013      	ands	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	220f      	movs	r2, #15
 8002d74:	409a      	lsls	r2, r3
 8002d76:	0013      	movs	r3, r2
 8002d78:	43da      	mvns	r2, r3
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	2390      	movs	r3, #144	; 0x90
 8002d84:	05db      	lsls	r3, r3, #23
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d013      	beq.n	8002db2 <HAL_GPIO_Init+0x1e2>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a44      	ldr	r2, [pc, #272]	; (8002ea0 <HAL_GPIO_Init+0x2d0>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d00d      	beq.n	8002dae <HAL_GPIO_Init+0x1de>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a43      	ldr	r2, [pc, #268]	; (8002ea4 <HAL_GPIO_Init+0x2d4>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d007      	beq.n	8002daa <HAL_GPIO_Init+0x1da>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a42      	ldr	r2, [pc, #264]	; (8002ea8 <HAL_GPIO_Init+0x2d8>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d101      	bne.n	8002da6 <HAL_GPIO_Init+0x1d6>
 8002da2:	2303      	movs	r3, #3
 8002da4:	e006      	b.n	8002db4 <HAL_GPIO_Init+0x1e4>
 8002da6:	2305      	movs	r3, #5
 8002da8:	e004      	b.n	8002db4 <HAL_GPIO_Init+0x1e4>
 8002daa:	2302      	movs	r3, #2
 8002dac:	e002      	b.n	8002db4 <HAL_GPIO_Init+0x1e4>
 8002dae:	2301      	movs	r3, #1
 8002db0:	e000      	b.n	8002db4 <HAL_GPIO_Init+0x1e4>
 8002db2:	2300      	movs	r3, #0
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	2103      	movs	r1, #3
 8002db8:	400a      	ands	r2, r1
 8002dba:	0092      	lsls	r2, r2, #2
 8002dbc:	4093      	lsls	r3, r2
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002dc4:	4935      	ldr	r1, [pc, #212]	; (8002e9c <HAL_GPIO_Init+0x2cc>)
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	089b      	lsrs	r3, r3, #2
 8002dca:	3302      	adds	r3, #2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	693a      	ldr	r2, [r7, #16]
 8002dd0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dd2:	4b36      	ldr	r3, [pc, #216]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	43da      	mvns	r2, r3
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4013      	ands	r3, r2
 8002de0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	2380      	movs	r3, #128	; 0x80
 8002de8:	035b      	lsls	r3, r3, #13
 8002dea:	4013      	ands	r3, r2
 8002dec:	d003      	beq.n	8002df6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002df6:	4b2d      	ldr	r3, [pc, #180]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002dfc:	4b2b      	ldr	r3, [pc, #172]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	43da      	mvns	r2, r3
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	2380      	movs	r3, #128	; 0x80
 8002e12:	039b      	lsls	r3, r3, #14
 8002e14:	4013      	ands	r3, r2
 8002e16:	d003      	beq.n	8002e20 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002e20:	4b22      	ldr	r3, [pc, #136]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002e26:	4b21      	ldr	r3, [pc, #132]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	43da      	mvns	r2, r3
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	4013      	ands	r3, r2
 8002e34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	2380      	movs	r3, #128	; 0x80
 8002e3c:	029b      	lsls	r3, r3, #10
 8002e3e:	4013      	ands	r3, r2
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002e4a:	4b18      	ldr	r3, [pc, #96]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002e50:	4b16      	ldr	r3, [pc, #88]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	43da      	mvns	r2, r3
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	2380      	movs	r3, #128	; 0x80
 8002e66:	025b      	lsls	r3, r3, #9
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d003      	beq.n	8002e74 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002e74:	4b0d      	ldr	r3, [pc, #52]	; (8002eac <HAL_GPIO_Init+0x2dc>)
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	40da      	lsrs	r2, r3
 8002e88:	1e13      	subs	r3, r2, #0
 8002e8a:	d000      	beq.n	8002e8e <HAL_GPIO_Init+0x2be>
 8002e8c:	e6a8      	b.n	8002be0 <HAL_GPIO_Init+0x10>
  } 
}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	46c0      	nop			; (mov r8, r8)
 8002e92:	46bd      	mov	sp, r7
 8002e94:	b006      	add	sp, #24
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	40010000 	.word	0x40010000
 8002ea0:	48000400 	.word	0x48000400
 8002ea4:	48000800 	.word	0x48000800
 8002ea8:	48000c00 	.word	0x48000c00
 8002eac:	40010400 	.word	0x40010400

08002eb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	0008      	movs	r0, r1
 8002eba:	0011      	movs	r1, r2
 8002ebc:	1cbb      	adds	r3, r7, #2
 8002ebe:	1c02      	adds	r2, r0, #0
 8002ec0:	801a      	strh	r2, [r3, #0]
 8002ec2:	1c7b      	adds	r3, r7, #1
 8002ec4:	1c0a      	adds	r2, r1, #0
 8002ec6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ec8:	1c7b      	adds	r3, r7, #1
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d004      	beq.n	8002eda <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ed0:	1cbb      	adds	r3, r7, #2
 8002ed2:	881a      	ldrh	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ed8:	e003      	b.n	8002ee2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002eda:	1cbb      	adds	r3, r7, #2
 8002edc:	881a      	ldrh	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ee2:	46c0      	nop			; (mov r8, r8)
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	b002      	add	sp, #8
 8002ee8:	bd80      	pop	{r7, pc}
	...

08002eec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e082      	b.n	8003004 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2241      	movs	r2, #65	; 0x41
 8002f02:	5c9b      	ldrb	r3, [r3, r2]
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d107      	bne.n	8002f1a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2240      	movs	r2, #64	; 0x40
 8002f0e:	2100      	movs	r1, #0
 8002f10:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	0018      	movs	r0, r3
 8002f16:	f7ff f8bd 	bl	8002094 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2241      	movs	r2, #65	; 0x41
 8002f1e:	2124      	movs	r1, #36	; 0x24
 8002f20:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	438a      	bics	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4934      	ldr	r1, [pc, #208]	; (800300c <HAL_I2C_Init+0x120>)
 8002f3c:	400a      	ands	r2, r1
 8002f3e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4931      	ldr	r1, [pc, #196]	; (8003010 <HAL_I2C_Init+0x124>)
 8002f4c:	400a      	ands	r2, r1
 8002f4e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d108      	bne.n	8002f6a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2180      	movs	r1, #128	; 0x80
 8002f62:	0209      	lsls	r1, r1, #8
 8002f64:	430a      	orrs	r2, r1
 8002f66:	609a      	str	r2, [r3, #8]
 8002f68:	e007      	b.n	8002f7a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2184      	movs	r1, #132	; 0x84
 8002f74:	0209      	lsls	r1, r1, #8
 8002f76:	430a      	orrs	r2, r1
 8002f78:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d104      	bne.n	8002f8c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2280      	movs	r2, #128	; 0x80
 8002f88:	0112      	lsls	r2, r2, #4
 8002f8a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	491f      	ldr	r1, [pc, #124]	; (8003014 <HAL_I2C_Init+0x128>)
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	491a      	ldr	r1, [pc, #104]	; (8003010 <HAL_I2C_Init+0x124>)
 8002fa8:	400a      	ands	r2, r1
 8002faa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	691a      	ldr	r2, [r3, #16]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	431a      	orrs	r2, r3
 8002fb6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69d9      	ldr	r1, [r3, #28]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1a      	ldr	r2, [r3, #32]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2241      	movs	r2, #65	; 0x41
 8002ff0:	2120      	movs	r1, #32
 8002ff2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2242      	movs	r2, #66	; 0x42
 8002ffe:	2100      	movs	r1, #0
 8003000:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003002:	2300      	movs	r3, #0
}
 8003004:	0018      	movs	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	b002      	add	sp, #8
 800300a:	bd80      	pop	{r7, pc}
 800300c:	f0ffffff 	.word	0xf0ffffff
 8003010:	ffff7fff 	.word	0xffff7fff
 8003014:	02008000 	.word	0x02008000

08003018 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003018:	b5b0      	push	{r4, r5, r7, lr}
 800301a:	b088      	sub	sp, #32
 800301c:	af02      	add	r7, sp, #8
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	0008      	movs	r0, r1
 8003022:	607a      	str	r2, [r7, #4]
 8003024:	0019      	movs	r1, r3
 8003026:	230a      	movs	r3, #10
 8003028:	18fb      	adds	r3, r7, r3
 800302a:	1c02      	adds	r2, r0, #0
 800302c:	801a      	strh	r2, [r3, #0]
 800302e:	2308      	movs	r3, #8
 8003030:	18fb      	adds	r3, r7, r3
 8003032:	1c0a      	adds	r2, r1, #0
 8003034:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2241      	movs	r2, #65	; 0x41
 800303a:	5c9b      	ldrb	r3, [r3, r2]
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b20      	cmp	r3, #32
 8003040:	d000      	beq.n	8003044 <HAL_I2C_Master_Transmit_DMA+0x2c>
 8003042:	e0dd      	b.n	8003200 <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	699a      	ldr	r2, [r3, #24]
 800304a:	2380      	movs	r3, #128	; 0x80
 800304c:	021b      	lsls	r3, r3, #8
 800304e:	401a      	ands	r2, r3
 8003050:	2380      	movs	r3, #128	; 0x80
 8003052:	021b      	lsls	r3, r3, #8
 8003054:	429a      	cmp	r2, r3
 8003056:	d101      	bne.n	800305c <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8003058:	2302      	movs	r3, #2
 800305a:	e0d2      	b.n	8003202 <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2240      	movs	r2, #64	; 0x40
 8003060:	5c9b      	ldrb	r3, [r3, r2]
 8003062:	2b01      	cmp	r3, #1
 8003064:	d101      	bne.n	800306a <HAL_I2C_Master_Transmit_DMA+0x52>
 8003066:	2302      	movs	r3, #2
 8003068:	e0cb      	b.n	8003202 <HAL_I2C_Master_Transmit_DMA+0x1ea>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2240      	movs	r2, #64	; 0x40
 800306e:	2101      	movs	r1, #1
 8003070:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2241      	movs	r2, #65	; 0x41
 8003076:	2121      	movs	r1, #33	; 0x21
 8003078:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2242      	movs	r2, #66	; 0x42
 800307e:	2110      	movs	r1, #16
 8003080:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2208      	movs	r2, #8
 8003092:	18ba      	adds	r2, r7, r2
 8003094:	8812      	ldrh	r2, [r2, #0]
 8003096:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4a5c      	ldr	r2, [pc, #368]	; (800320c <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 800309c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4a5b      	ldr	r2, [pc, #364]	; (8003210 <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 80030a2:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	2bff      	cmp	r3, #255	; 0xff
 80030ac:	d906      	bls.n	80030bc <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	22ff      	movs	r2, #255	; 0xff
 80030b2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80030b4:	2380      	movs	r3, #128	; 0x80
 80030b6:	045b      	lsls	r3, r3, #17
 80030b8:	617b      	str	r3, [r7, #20]
 80030ba:	e007      	b.n	80030cc <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80030c6:	2380      	movs	r3, #128	; 0x80
 80030c8:	049b      	lsls	r3, r3, #18
 80030ca:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d100      	bne.n	80030d6 <HAL_I2C_Master_Transmit_DMA+0xbe>
 80030d4:	e078      	b.n	80031c8 <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d023      	beq.n	8003126 <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e2:	4a4c      	ldr	r2, [pc, #304]	; (8003214 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 80030e4:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ea:	4a4b      	ldr	r2, [pc, #300]	; (8003218 <HAL_I2C_Master_Transmit_DMA+0x200>)
 80030ec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f2:	2200      	movs	r2, #0
 80030f4:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030fa:	2200      	movs	r2, #0
 80030fc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003102:	6879      	ldr	r1, [r7, #4]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	3328      	adds	r3, #40	; 0x28
 800310a:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003110:	2513      	movs	r5, #19
 8003112:	197c      	adds	r4, r7, r5
 8003114:	f7ff fb82 	bl	800281c <HAL_DMA_Start_IT>
 8003118:	0003      	movs	r3, r0
 800311a:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800311c:	197b      	adds	r3, r7, r5
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d13d      	bne.n	80031a0 <HAL_I2C_Master_Transmit_DMA+0x188>
 8003124:	e013      	b.n	800314e <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2241      	movs	r2, #65	; 0x41
 800312a:	2120      	movs	r1, #32
 800312c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2242      	movs	r2, #66	; 0x42
 8003132:	2100      	movs	r1, #0
 8003134:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800313a:	2280      	movs	r2, #128	; 0x80
 800313c:	431a      	orrs	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2240      	movs	r2, #64	; 0x40
 8003146:	2100      	movs	r1, #0
 8003148:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e059      	b.n	8003202 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003152:	b2da      	uxtb	r2, r3
 8003154:	697c      	ldr	r4, [r7, #20]
 8003156:	230a      	movs	r3, #10
 8003158:	18fb      	adds	r3, r7, r3
 800315a:	8819      	ldrh	r1, [r3, #0]
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	4b2f      	ldr	r3, [pc, #188]	; (800321c <HAL_I2C_Master_Transmit_DMA+0x204>)
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	0023      	movs	r3, r4
 8003164:	f001 fc1c 	bl	80049a0 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800316c:	b29a      	uxth	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	b29a      	uxth	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2240      	movs	r2, #64	; 0x40
 800317e:	2100      	movs	r1, #0
 8003180:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2110      	movs	r1, #16
 8003186:	0018      	movs	r0, r3
 8003188:	f001 fc44 	bl	8004a14 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2180      	movs	r1, #128	; 0x80
 8003198:	01c9      	lsls	r1, r1, #7
 800319a:	430a      	orrs	r2, r1
 800319c:	601a      	str	r2, [r3, #0]
 800319e:	e02d      	b.n	80031fc <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2241      	movs	r2, #65	; 0x41
 80031a4:	2120      	movs	r1, #32
 80031a6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2242      	movs	r2, #66	; 0x42
 80031ac:	2100      	movs	r1, #0
 80031ae:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031b4:	2210      	movs	r2, #16
 80031b6:	431a      	orrs	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2240      	movs	r2, #64	; 0x40
 80031c0:	2100      	movs	r1, #0
 80031c2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e01c      	b.n	8003202 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4a15      	ldr	r2, [pc, #84]	; (8003220 <HAL_I2C_Master_Transmit_DMA+0x208>)
 80031cc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031d2:	b2da      	uxtb	r2, r3
 80031d4:	2380      	movs	r3, #128	; 0x80
 80031d6:	049c      	lsls	r4, r3, #18
 80031d8:	230a      	movs	r3, #10
 80031da:	18fb      	adds	r3, r7, r3
 80031dc:	8819      	ldrh	r1, [r3, #0]
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	4b0e      	ldr	r3, [pc, #56]	; (800321c <HAL_I2C_Master_Transmit_DMA+0x204>)
 80031e2:	9300      	str	r3, [sp, #0]
 80031e4:	0023      	movs	r3, r4
 80031e6:	f001 fbdb 	bl	80049a0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2240      	movs	r2, #64	; 0x40
 80031ee:	2100      	movs	r1, #0
 80031f0:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2101      	movs	r1, #1
 80031f6:	0018      	movs	r0, r3
 80031f8:	f001 fc0c 	bl	8004a14 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80031fc:	2300      	movs	r3, #0
 80031fe:	e000      	b.n	8003202 <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003200:	2302      	movs	r3, #2
  }
}
 8003202:	0018      	movs	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	b006      	add	sp, #24
 8003208:	bdb0      	pop	{r4, r5, r7, pc}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	ffff0000 	.word	0xffff0000
 8003210:	08003859 	.word	0x08003859
 8003214:	08004891 	.word	0x08004891
 8003218:	08004931 	.word	0x08004931
 800321c:	80002000 	.word	0x80002000
 8003220:	080033ad 	.word	0x080033ad

08003224 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	68f9      	ldr	r1, [r7, #12]
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	4798      	blx	r3
  }
}
 8003250:	46c0      	nop			; (mov r8, r8)
 8003252:	46bd      	mov	sp, r7
 8003254:	b004      	add	sp, #16
 8003256:	bd80      	pop	{r7, pc}

08003258 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	0a1b      	lsrs	r3, r3, #8
 8003274:	001a      	movs	r2, r3
 8003276:	2301      	movs	r3, #1
 8003278:	4013      	ands	r3, r2
 800327a:	d010      	beq.n	800329e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	09db      	lsrs	r3, r3, #7
 8003280:	001a      	movs	r2, r3
 8003282:	2301      	movs	r3, #1
 8003284:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003286:	d00a      	beq.n	800329e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328c:	2201      	movs	r2, #1
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2280      	movs	r2, #128	; 0x80
 800329a:	0052      	lsls	r2, r2, #1
 800329c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	0a9b      	lsrs	r3, r3, #10
 80032a2:	001a      	movs	r2, r3
 80032a4:	2301      	movs	r3, #1
 80032a6:	4013      	ands	r3, r2
 80032a8:	d010      	beq.n	80032cc <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	09db      	lsrs	r3, r3, #7
 80032ae:	001a      	movs	r2, r3
 80032b0:	2301      	movs	r3, #1
 80032b2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80032b4:	d00a      	beq.n	80032cc <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ba:	2208      	movs	r2, #8
 80032bc:	431a      	orrs	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2280      	movs	r2, #128	; 0x80
 80032c8:	00d2      	lsls	r2, r2, #3
 80032ca:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	0a5b      	lsrs	r3, r3, #9
 80032d0:	001a      	movs	r2, r3
 80032d2:	2301      	movs	r3, #1
 80032d4:	4013      	ands	r3, r2
 80032d6:	d010      	beq.n	80032fa <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	09db      	lsrs	r3, r3, #7
 80032dc:	001a      	movs	r2, r3
 80032de:	2301      	movs	r3, #1
 80032e0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80032e2:	d00a      	beq.n	80032fa <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e8:	2202      	movs	r2, #2
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2280      	movs	r2, #128	; 0x80
 80032f6:	0092      	lsls	r2, r2, #2
 80032f8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032fe:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	220b      	movs	r2, #11
 8003304:	4013      	ands	r3, r2
 8003306:	d005      	beq.n	8003314 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	0011      	movs	r1, r2
 800330e:	0018      	movs	r0, r3
 8003310:	f001 f970 	bl	80045f4 <I2C_ITError>
  }
}
 8003314:	46c0      	nop			; (mov r8, r8)
 8003316:	46bd      	mov	sp, r7
 8003318:	b006      	add	sp, #24
 800331a:	bd80      	pop	{r7, pc}

0800331c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003324:	46c0      	nop			; (mov r8, r8)
 8003326:	46bd      	mov	sp, r7
 8003328:	b002      	add	sp, #8
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003334:	46c0      	nop			; (mov r8, r8)
 8003336:	46bd      	mov	sp, r7
 8003338:	b002      	add	sp, #8
 800333a:	bd80      	pop	{r7, pc}

0800333c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003344:	46c0      	nop			; (mov r8, r8)
 8003346:	46bd      	mov	sp, r7
 8003348:	b002      	add	sp, #8
 800334a:	bd80      	pop	{r7, pc}

0800334c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	0008      	movs	r0, r1
 8003356:	0011      	movs	r1, r2
 8003358:	1cfb      	adds	r3, r7, #3
 800335a:	1c02      	adds	r2, r0, #0
 800335c:	701a      	strb	r2, [r3, #0]
 800335e:	003b      	movs	r3, r7
 8003360:	1c0a      	adds	r2, r1, #0
 8003362:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003364:	46c0      	nop			; (mov r8, r8)
 8003366:	46bd      	mov	sp, r7
 8003368:	b002      	add	sp, #8
 800336a:	bd80      	pop	{r7, pc}

0800336c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003374:	46c0      	nop			; (mov r8, r8)
 8003376:	46bd      	mov	sp, r7
 8003378:	b002      	add	sp, #8
 800337a:	bd80      	pop	{r7, pc}

0800337c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003384:	46c0      	nop			; (mov r8, r8)
 8003386:	46bd      	mov	sp, r7
 8003388:	b002      	add	sp, #8
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003394:	46c0      	nop			; (mov r8, r8)
 8003396:	46bd      	mov	sp, r7
 8003398:	b002      	add	sp, #8
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80033a4:	46c0      	nop			; (mov r8, r8)
 80033a6:	46bd      	mov	sp, r7
 80033a8:	b002      	add	sp, #8
 80033aa:	bd80      	pop	{r7, pc}

080033ac <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80033ac:	b590      	push	{r4, r7, lr}
 80033ae:	b089      	sub	sp, #36	; 0x24
 80033b0:	af02      	add	r7, sp, #8
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2240      	movs	r2, #64	; 0x40
 80033c0:	5c9b      	ldrb	r3, [r3, r2]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d101      	bne.n	80033ca <I2C_Master_ISR_IT+0x1e>
 80033c6:	2302      	movs	r3, #2
 80033c8:	e12b      	b.n	8003622 <I2C_Master_ISR_IT+0x276>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2240      	movs	r2, #64	; 0x40
 80033ce:	2101      	movs	r1, #1
 80033d0:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	091b      	lsrs	r3, r3, #4
 80033d6:	001a      	movs	r2, r3
 80033d8:	2301      	movs	r3, #1
 80033da:	4013      	ands	r3, r2
 80033dc:	d014      	beq.n	8003408 <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	091b      	lsrs	r3, r3, #4
 80033e2:	001a      	movs	r2, r3
 80033e4:	2301      	movs	r3, #1
 80033e6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80033e8:	d00e      	beq.n	8003408 <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2210      	movs	r2, #16
 80033f0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f6:	2204      	movs	r2, #4
 80033f8:	431a      	orrs	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	0018      	movs	r0, r3
 8003402:	f001 fa22 	bl	800484a <I2C_Flush_TXDR>
 8003406:	e0f5      	b.n	80035f4 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	089b      	lsrs	r3, r3, #2
 800340c:	001a      	movs	r2, r3
 800340e:	2301      	movs	r3, #1
 8003410:	4013      	ands	r3, r2
 8003412:	d023      	beq.n	800345c <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	089b      	lsrs	r3, r3, #2
 8003418:	001a      	movs	r2, r3
 800341a:	2301      	movs	r3, #1
 800341c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800341e:	d01d      	beq.n	800345c <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	2204      	movs	r2, #4
 8003424:	4393      	bics	r3, r2
 8003426:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003432:	b2d2      	uxtb	r2, r2
 8003434:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343a:	1c5a      	adds	r2, r3, #1
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003444:	3b01      	subs	r3, #1
 8003446:	b29a      	uxth	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003450:	b29b      	uxth	r3, r3
 8003452:	3b01      	subs	r3, #1
 8003454:	b29a      	uxth	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	855a      	strh	r2, [r3, #42]	; 0x2a
 800345a:	e0cb      	b.n	80035f4 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	085b      	lsrs	r3, r3, #1
 8003460:	001a      	movs	r2, r3
 8003462:	2301      	movs	r3, #1
 8003464:	4013      	ands	r3, r2
 8003466:	d01e      	beq.n	80034a6 <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	085b      	lsrs	r3, r3, #1
 800346c:	001a      	movs	r2, r3
 800346e:	2301      	movs	r3, #1
 8003470:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003472:	d018      	beq.n	80034a6 <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003478:	781a      	ldrb	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	1c5a      	adds	r2, r3, #1
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348e:	3b01      	subs	r3, #1
 8003490:	b29a      	uxth	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800349a:	b29b      	uxth	r3, r3
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034a4:	e0a6      	b.n	80035f4 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	09db      	lsrs	r3, r3, #7
 80034aa:	001a      	movs	r2, r3
 80034ac:	2301      	movs	r3, #1
 80034ae:	4013      	ands	r3, r2
 80034b0:	d100      	bne.n	80034b4 <I2C_Master_ISR_IT+0x108>
 80034b2:	e06b      	b.n	800358c <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	099b      	lsrs	r3, r3, #6
 80034b8:	001a      	movs	r2, r3
 80034ba:	2301      	movs	r3, #1
 80034bc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80034be:	d065      	beq.n	800358c <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d04a      	beq.n	8003560 <I2C_Master_ISR_IT+0x1b4>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d146      	bne.n	8003560 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	b29a      	uxth	r2, r3
 80034da:	2112      	movs	r1, #18
 80034dc:	187b      	adds	r3, r7, r1
 80034de:	0592      	lsls	r2, r2, #22
 80034e0:	0d92      	lsrs	r2, r2, #22
 80034e2:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	2bff      	cmp	r3, #255	; 0xff
 80034ec:	d910      	bls.n	8003510 <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	22ff      	movs	r2, #255	; 0xff
 80034f2:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	2380      	movs	r3, #128	; 0x80
 80034fc:	045c      	lsls	r4, r3, #17
 80034fe:	187b      	adds	r3, r7, r1
 8003500:	8819      	ldrh	r1, [r3, #0]
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	2300      	movs	r3, #0
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	0023      	movs	r3, r4
 800350a:	f001 fa49 	bl	80049a0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800350e:	e03c      	b.n	800358a <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003514:	b29a      	uxth	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800351e:	4a43      	ldr	r2, [pc, #268]	; (800362c <I2C_Master_ISR_IT+0x280>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d00e      	beq.n	8003542 <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003528:	b2da      	uxtb	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800352e:	2312      	movs	r3, #18
 8003530:	18fb      	adds	r3, r7, r3
 8003532:	8819      	ldrh	r1, [r3, #0]
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	2300      	movs	r3, #0
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	0023      	movs	r3, r4
 800353c:	f001 fa30 	bl	80049a0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003540:	e023      	b.n	800358a <I2C_Master_ISR_IT+0x1de>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003546:	b2da      	uxtb	r2, r3
 8003548:	2380      	movs	r3, #128	; 0x80
 800354a:	049c      	lsls	r4, r3, #18
 800354c:	2312      	movs	r3, #18
 800354e:	18fb      	adds	r3, r7, r3
 8003550:	8819      	ldrh	r1, [r3, #0]
 8003552:	68f8      	ldr	r0, [r7, #12]
 8003554:	2300      	movs	r3, #0
 8003556:	9300      	str	r3, [sp, #0]
 8003558:	0023      	movs	r3, r4
 800355a:	f001 fa21 	bl	80049a0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800355e:	e014      	b.n	800358a <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	2380      	movs	r3, #128	; 0x80
 8003568:	049b      	lsls	r3, r3, #18
 800356a:	401a      	ands	r2, r3
 800356c:	2380      	movs	r3, #128	; 0x80
 800356e:	049b      	lsls	r3, r3, #18
 8003570:	429a      	cmp	r2, r3
 8003572:	d004      	beq.n	800357e <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	0018      	movs	r0, r3
 8003578:	f000 fd44 	bl	8004004 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800357c:	e03a      	b.n	80035f4 <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2140      	movs	r1, #64	; 0x40
 8003582:	0018      	movs	r0, r3
 8003584:	f001 f836 	bl	80045f4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003588:	e034      	b.n	80035f4 <I2C_Master_ISR_IT+0x248>
 800358a:	e033      	b.n	80035f4 <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	099b      	lsrs	r3, r3, #6
 8003590:	001a      	movs	r2, r3
 8003592:	2301      	movs	r3, #1
 8003594:	4013      	ands	r3, r2
 8003596:	d02d      	beq.n	80035f4 <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	099b      	lsrs	r3, r3, #6
 800359c:	001a      	movs	r2, r3
 800359e:	2301      	movs	r3, #1
 80035a0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80035a2:	d027      	beq.n	80035f4 <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d11d      	bne.n	80035ea <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	2380      	movs	r3, #128	; 0x80
 80035b6:	049b      	lsls	r3, r3, #18
 80035b8:	401a      	ands	r2, r3
 80035ba:	2380      	movs	r3, #128	; 0x80
 80035bc:	049b      	lsls	r3, r3, #18
 80035be:	429a      	cmp	r2, r3
 80035c0:	d018      	beq.n	80035f4 <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c6:	4a19      	ldr	r2, [pc, #100]	; (800362c <I2C_Master_ISR_IT+0x280>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d109      	bne.n	80035e0 <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	2180      	movs	r1, #128	; 0x80
 80035d8:	01c9      	lsls	r1, r1, #7
 80035da:	430a      	orrs	r2, r1
 80035dc:	605a      	str	r2, [r3, #4]
 80035de:	e009      	b.n	80035f4 <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	0018      	movs	r0, r3
 80035e4:	f000 fd0e 	bl	8004004 <I2C_ITMasterSeqCplt>
 80035e8:	e004      	b.n	80035f4 <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2140      	movs	r1, #64	; 0x40
 80035ee:	0018      	movs	r0, r3
 80035f0:	f001 f800 	bl	80045f4 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	095b      	lsrs	r3, r3, #5
 80035f8:	001a      	movs	r2, r3
 80035fa:	2301      	movs	r3, #1
 80035fc:	4013      	ands	r3, r2
 80035fe:	d00b      	beq.n	8003618 <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	095b      	lsrs	r3, r3, #5
 8003604:	001a      	movs	r2, r3
 8003606:	2301      	movs	r3, #1
 8003608:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800360a:	d005      	beq.n	8003618 <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800360c:	697a      	ldr	r2, [r7, #20]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	0011      	movs	r1, r2
 8003612:	0018      	movs	r0, r3
 8003614:	f000 fd9e 	bl	8004154 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2240      	movs	r2, #64	; 0x40
 800361c:	2100      	movs	r1, #0
 800361e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003620:	2300      	movs	r3, #0
}
 8003622:	0018      	movs	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	b007      	add	sp, #28
 8003628:	bd90      	pop	{r4, r7, pc}
 800362a:	46c0      	nop			; (mov r8, r8)
 800362c:	ffff0000 	.word	0xffff0000

08003630 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003640:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2240      	movs	r2, #64	; 0x40
 800364a:	5c9b      	ldrb	r3, [r3, r2]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d101      	bne.n	8003654 <I2C_Slave_ISR_IT+0x24>
 8003650:	2302      	movs	r3, #2
 8003652:	e0fa      	b.n	800384a <I2C_Slave_ISR_IT+0x21a>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2240      	movs	r2, #64	; 0x40
 8003658:	2101      	movs	r1, #1
 800365a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	095b      	lsrs	r3, r3, #5
 8003660:	001a      	movs	r2, r3
 8003662:	2301      	movs	r3, #1
 8003664:	4013      	ands	r3, r2
 8003666:	d00b      	beq.n	8003680 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	095b      	lsrs	r3, r3, #5
 800366c:	001a      	movs	r2, r3
 800366e:	2301      	movs	r3, #1
 8003670:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003672:	d005      	beq.n	8003680 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	0011      	movs	r1, r2
 800367a:	0018      	movs	r0, r3
 800367c:	f000 fe3c 	bl	80042f8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	091b      	lsrs	r3, r3, #4
 8003684:	001a      	movs	r2, r3
 8003686:	2301      	movs	r3, #1
 8003688:	4013      	ands	r3, r2
 800368a:	d054      	beq.n	8003736 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	091b      	lsrs	r3, r3, #4
 8003690:	001a      	movs	r2, r3
 8003692:	2301      	movs	r3, #1
 8003694:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003696:	d04e      	beq.n	8003736 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800369c:	b29b      	uxth	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d12d      	bne.n	80036fe <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2241      	movs	r2, #65	; 0x41
 80036a6:	5c9b      	ldrb	r3, [r3, r2]
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b28      	cmp	r3, #40	; 0x28
 80036ac:	d10b      	bne.n	80036c6 <I2C_Slave_ISR_IT+0x96>
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	2380      	movs	r3, #128	; 0x80
 80036b2:	049b      	lsls	r3, r3, #18
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d106      	bne.n	80036c6 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	0011      	movs	r1, r2
 80036be:	0018      	movs	r0, r3
 80036c0:	f000 ff3e 	bl	8004540 <I2C_ITListenCplt>
 80036c4:	e036      	b.n	8003734 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2241      	movs	r2, #65	; 0x41
 80036ca:	5c9b      	ldrb	r3, [r3, r2]
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b29      	cmp	r3, #41	; 0x29
 80036d0:	d110      	bne.n	80036f4 <I2C_Slave_ISR_IT+0xc4>
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	4a5f      	ldr	r2, [pc, #380]	; (8003854 <I2C_Slave_ISR_IT+0x224>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d00c      	beq.n	80036f4 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2210      	movs	r2, #16
 80036e0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	0018      	movs	r0, r3
 80036e6:	f001 f8b0 	bl	800484a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	0018      	movs	r0, r3
 80036ee:	f000 fccb 	bl	8004088 <I2C_ITSlaveSeqCplt>
 80036f2:	e01f      	b.n	8003734 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2210      	movs	r2, #16
 80036fa:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80036fc:	e09d      	b.n	800383a <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2210      	movs	r2, #16
 8003704:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370a:	2204      	movs	r2, #4
 800370c:	431a      	orrs	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d005      	beq.n	8003724 <I2C_Slave_ISR_IT+0xf4>
 8003718:	697a      	ldr	r2, [r7, #20]
 800371a:	2380      	movs	r3, #128	; 0x80
 800371c:	045b      	lsls	r3, r3, #17
 800371e:	429a      	cmp	r2, r3
 8003720:	d000      	beq.n	8003724 <I2C_Slave_ISR_IT+0xf4>
 8003722:	e08a      	b.n	800383a <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	0011      	movs	r1, r2
 800372c:	0018      	movs	r0, r3
 800372e:	f000 ff61 	bl	80045f4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003732:	e082      	b.n	800383a <I2C_Slave_ISR_IT+0x20a>
 8003734:	e081      	b.n	800383a <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	089b      	lsrs	r3, r3, #2
 800373a:	001a      	movs	r2, r3
 800373c:	2301      	movs	r3, #1
 800373e:	4013      	ands	r3, r2
 8003740:	d031      	beq.n	80037a6 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	089b      	lsrs	r3, r3, #2
 8003746:	001a      	movs	r2, r3
 8003748:	2301      	movs	r3, #1
 800374a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800374c:	d02b      	beq.n	80037a6 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003752:	b29b      	uxth	r3, r3
 8003754:	2b00      	cmp	r3, #0
 8003756:	d018      	beq.n	800378a <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003762:	b2d2      	uxtb	r2, r2
 8003764:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376a:	1c5a      	adds	r2, r3, #1
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003780:	b29b      	uxth	r3, r3
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800378e:	b29b      	uxth	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	d154      	bne.n	800383e <I2C_Slave_ISR_IT+0x20e>
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	4a2f      	ldr	r2, [pc, #188]	; (8003854 <I2C_Slave_ISR_IT+0x224>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d050      	beq.n	800383e <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	0018      	movs	r0, r3
 80037a0:	f000 fc72 	bl	8004088 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80037a4:	e04b      	b.n	800383e <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	08db      	lsrs	r3, r3, #3
 80037aa:	001a      	movs	r2, r3
 80037ac:	2301      	movs	r3, #1
 80037ae:	4013      	ands	r3, r2
 80037b0:	d00c      	beq.n	80037cc <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	08db      	lsrs	r3, r3, #3
 80037b6:	001a      	movs	r2, r3
 80037b8:	2301      	movs	r3, #1
 80037ba:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80037bc:	d006      	beq.n	80037cc <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	0011      	movs	r1, r2
 80037c4:	0018      	movs	r0, r3
 80037c6:	f000 fb79 	bl	8003ebc <I2C_ITAddrCplt>
 80037ca:	e039      	b.n	8003840 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	085b      	lsrs	r3, r3, #1
 80037d0:	001a      	movs	r2, r3
 80037d2:	2301      	movs	r3, #1
 80037d4:	4013      	ands	r3, r2
 80037d6:	d033      	beq.n	8003840 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	085b      	lsrs	r3, r3, #1
 80037dc:	001a      	movs	r2, r3
 80037de:	2301      	movs	r3, #1
 80037e0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80037e2:	d02d      	beq.n	8003840 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d018      	beq.n	8003820 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f2:	781a      	ldrb	r2, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fe:	1c5a      	adds	r2, r3, #1
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003808:	b29b      	uxth	r3, r3
 800380a:	3b01      	subs	r3, #1
 800380c:	b29a      	uxth	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003816:	3b01      	subs	r3, #1
 8003818:	b29a      	uxth	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	851a      	strh	r2, [r3, #40]	; 0x28
 800381e:	e00f      	b.n	8003840 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	2380      	movs	r3, #128	; 0x80
 8003824:	045b      	lsls	r3, r3, #17
 8003826:	429a      	cmp	r2, r3
 8003828:	d002      	beq.n	8003830 <I2C_Slave_ISR_IT+0x200>
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d107      	bne.n	8003840 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	0018      	movs	r0, r3
 8003834:	f000 fc28 	bl	8004088 <I2C_ITSlaveSeqCplt>
 8003838:	e002      	b.n	8003840 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 800383a:	46c0      	nop			; (mov r8, r8)
 800383c:	e000      	b.n	8003840 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 800383e:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2240      	movs	r2, #64	; 0x40
 8003844:	2100      	movs	r1, #0
 8003846:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	0018      	movs	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	b006      	add	sp, #24
 8003850:	bd80      	pop	{r7, pc}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	ffff0000 	.word	0xffff0000

08003858 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003858:	b590      	push	{r4, r7, lr}
 800385a:	b089      	sub	sp, #36	; 0x24
 800385c:	af02      	add	r7, sp, #8
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2240      	movs	r2, #64	; 0x40
 8003868:	5c9b      	ldrb	r3, [r3, r2]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d101      	bne.n	8003872 <I2C_Master_ISR_DMA+0x1a>
 800386e:	2302      	movs	r3, #2
 8003870:	e0f7      	b.n	8003a62 <I2C_Master_ISR_DMA+0x20a>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2240      	movs	r2, #64	; 0x40
 8003876:	2101      	movs	r1, #1
 8003878:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	091b      	lsrs	r3, r3, #4
 800387e:	001a      	movs	r2, r3
 8003880:	2301      	movs	r3, #1
 8003882:	4013      	ands	r3, r2
 8003884:	d019      	beq.n	80038ba <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	091b      	lsrs	r3, r3, #4
 800388a:	001a      	movs	r2, r3
 800388c:	2301      	movs	r3, #1
 800388e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003890:	d013      	beq.n	80038ba <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2210      	movs	r2, #16
 8003898:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800389e:	2204      	movs	r2, #4
 80038a0:	431a      	orrs	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2120      	movs	r1, #32
 80038aa:	0018      	movs	r0, r3
 80038ac:	f001 f8b2 	bl	8004a14 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	0018      	movs	r0, r3
 80038b4:	f000 ffc9 	bl	800484a <I2C_Flush_TXDR>
 80038b8:	e0ce      	b.n	8003a58 <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	09db      	lsrs	r3, r3, #7
 80038be:	001a      	movs	r2, r3
 80038c0:	2301      	movs	r3, #1
 80038c2:	4013      	ands	r3, r2
 80038c4:	d100      	bne.n	80038c8 <I2C_Master_ISR_DMA+0x70>
 80038c6:	e07e      	b.n	80039c6 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	099b      	lsrs	r3, r3, #6
 80038cc:	001a      	movs	r2, r3
 80038ce:	2301      	movs	r3, #1
 80038d0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80038d2:	d100      	bne.n	80038d6 <I2C_Master_ISR_DMA+0x7e>
 80038d4:	e077      	b.n	80039c6 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2140      	movs	r1, #64	; 0x40
 80038e2:	438a      	bics	r2, r1
 80038e4:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d055      	beq.n	800399c <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	2312      	movs	r3, #18
 80038fa:	18fb      	adds	r3, r7, r3
 80038fc:	0592      	lsls	r2, r2, #22
 80038fe:	0d92      	lsrs	r2, r2, #22
 8003900:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003906:	b29b      	uxth	r3, r3
 8003908:	2bff      	cmp	r3, #255	; 0xff
 800390a:	d906      	bls.n	800391a <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	22ff      	movs	r2, #255	; 0xff
 8003910:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8003912:	2380      	movs	r3, #128	; 0x80
 8003914:	045b      	lsls	r3, r3, #17
 8003916:	617b      	str	r3, [r7, #20]
 8003918:	e010      	b.n	800393c <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800391e:	b29a      	uxth	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003928:	4a50      	ldr	r2, [pc, #320]	; (8003a6c <I2C_Master_ISR_DMA+0x214>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d003      	beq.n	8003936 <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003932:	617b      	str	r3, [r7, #20]
 8003934:	e002      	b.n	800393c <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8003936:	2380      	movs	r3, #128	; 0x80
 8003938:	049b      	lsls	r3, r3, #18
 800393a:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003940:	b2da      	uxtb	r2, r3
 8003942:	697c      	ldr	r4, [r7, #20]
 8003944:	2312      	movs	r3, #18
 8003946:	18fb      	adds	r3, r7, r3
 8003948:	8819      	ldrh	r1, [r3, #0]
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	2300      	movs	r3, #0
 800394e:	9300      	str	r3, [sp, #0]
 8003950:	0023      	movs	r3, r4
 8003952:	f001 f825 	bl	80049a0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800395a:	b29a      	uxth	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	b29a      	uxth	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2241      	movs	r2, #65	; 0x41
 800396c:	5c9b      	ldrb	r3, [r3, r2]
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b22      	cmp	r3, #34	; 0x22
 8003972:	d109      	bne.n	8003988 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2180      	movs	r1, #128	; 0x80
 8003980:	0209      	lsls	r1, r1, #8
 8003982:	430a      	orrs	r2, r1
 8003984:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003986:	e067      	b.n	8003a58 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2180      	movs	r1, #128	; 0x80
 8003994:	01c9      	lsls	r1, r1, #7
 8003996:	430a      	orrs	r2, r1
 8003998:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800399a:	e05d      	b.n	8003a58 <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	2380      	movs	r3, #128	; 0x80
 80039a4:	049b      	lsls	r3, r3, #18
 80039a6:	401a      	ands	r2, r3
 80039a8:	2380      	movs	r3, #128	; 0x80
 80039aa:	049b      	lsls	r3, r3, #18
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d004      	beq.n	80039ba <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	0018      	movs	r0, r3
 80039b4:	f000 fb26 	bl	8004004 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80039b8:	e04e      	b.n	8003a58 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2140      	movs	r1, #64	; 0x40
 80039be:	0018      	movs	r0, r3
 80039c0:	f000 fe18 	bl	80045f4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80039c4:	e048      	b.n	8003a58 <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	099b      	lsrs	r3, r3, #6
 80039ca:	001a      	movs	r2, r3
 80039cc:	2301      	movs	r3, #1
 80039ce:	4013      	ands	r3, r2
 80039d0:	d02e      	beq.n	8003a30 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	099b      	lsrs	r3, r3, #6
 80039d6:	001a      	movs	r2, r3
 80039d8:	2301      	movs	r3, #1
 80039da:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80039dc:	d028      	beq.n	8003a30 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d11d      	bne.n	8003a24 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	2380      	movs	r3, #128	; 0x80
 80039f0:	049b      	lsls	r3, r3, #18
 80039f2:	401a      	ands	r2, r3
 80039f4:	2380      	movs	r3, #128	; 0x80
 80039f6:	049b      	lsls	r3, r3, #18
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d02c      	beq.n	8003a56 <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a00:	4a1a      	ldr	r2, [pc, #104]	; (8003a6c <I2C_Master_ISR_DMA+0x214>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d109      	bne.n	8003a1a <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2180      	movs	r1, #128	; 0x80
 8003a12:	01c9      	lsls	r1, r1, #7
 8003a14:	430a      	orrs	r2, r1
 8003a16:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003a18:	e01d      	b.n	8003a56 <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	f000 faf1 	bl	8004004 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003a22:	e018      	b.n	8003a56 <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2140      	movs	r1, #64	; 0x40
 8003a28:	0018      	movs	r0, r3
 8003a2a:	f000 fde3 	bl	80045f4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003a2e:	e012      	b.n	8003a56 <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	095b      	lsrs	r3, r3, #5
 8003a34:	001a      	movs	r2, r3
 8003a36:	2301      	movs	r3, #1
 8003a38:	4013      	ands	r3, r2
 8003a3a:	d00d      	beq.n	8003a58 <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	095b      	lsrs	r3, r3, #5
 8003a40:	001a      	movs	r2, r3
 8003a42:	2301      	movs	r3, #1
 8003a44:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003a46:	d007      	beq.n	8003a58 <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	0011      	movs	r1, r2
 8003a4e:	0018      	movs	r0, r3
 8003a50:	f000 fb80 	bl	8004154 <I2C_ITMasterCplt>
 8003a54:	e000      	b.n	8003a58 <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 8003a56:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2240      	movs	r2, #64	; 0x40
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	0018      	movs	r0, r3
 8003a64:	46bd      	mov	sp, r7
 8003a66:	b007      	add	sp, #28
 8003a68:	bd90      	pop	{r4, r7, pc}
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	ffff0000 	.word	0xffff0000

08003a70 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003a70:	b590      	push	{r4, r7, lr}
 8003a72:	b089      	sub	sp, #36	; 0x24
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003a7c:	4b92      	ldr	r3, [pc, #584]	; (8003cc8 <I2C_Mem_ISR_DMA+0x258>)
 8003a7e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2240      	movs	r2, #64	; 0x40
 8003a84:	5c9b      	ldrb	r3, [r3, r2]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d101      	bne.n	8003a8e <I2C_Mem_ISR_DMA+0x1e>
 8003a8a:	2302      	movs	r3, #2
 8003a8c:	e118      	b.n	8003cc0 <I2C_Mem_ISR_DMA+0x250>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2240      	movs	r2, #64	; 0x40
 8003a92:	2101      	movs	r1, #1
 8003a94:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	091b      	lsrs	r3, r3, #4
 8003a9a:	001a      	movs	r2, r3
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	d019      	beq.n	8003ad6 <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	091b      	lsrs	r3, r3, #4
 8003aa6:	001a      	movs	r2, r3
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003aac:	d013      	beq.n	8003ad6 <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2210      	movs	r2, #16
 8003ab4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aba:	2204      	movs	r2, #4
 8003abc:	431a      	orrs	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2120      	movs	r1, #32
 8003ac6:	0018      	movs	r0, r3
 8003ac8:	f000 ffa4 	bl	8004a14 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	0018      	movs	r0, r3
 8003ad0:	f000 febb 	bl	800484a <I2C_Flush_TXDR>
 8003ad4:	e0ef      	b.n	8003cb6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	085b      	lsrs	r3, r3, #1
 8003ada:	001a      	movs	r2, r3
 8003adc:	2301      	movs	r3, #1
 8003ade:	4013      	ands	r3, r2
 8003ae0:	d00f      	beq.n	8003b02 <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	085b      	lsrs	r3, r3, #1
 8003ae6:	001a      	movs	r2, r3
 8003ae8:	2301      	movs	r3, #1
 8003aea:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003aec:	d009      	beq.n	8003b02 <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003af6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2201      	movs	r2, #1
 8003afc:	4252      	negs	r2, r2
 8003afe:	651a      	str	r2, [r3, #80]	; 0x50
 8003b00:	e0d9      	b.n	8003cb6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	09db      	lsrs	r3, r3, #7
 8003b06:	001a      	movs	r2, r3
 8003b08:	2301      	movs	r3, #1
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	d060      	beq.n	8003bd0 <I2C_Mem_ISR_DMA+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	099b      	lsrs	r3, r3, #6
 8003b12:	001a      	movs	r2, r3
 8003b14:	2301      	movs	r3, #1
 8003b16:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003b18:	d05a      	beq.n	8003bd0 <I2C_Mem_ISR_DMA+0x160>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2110      	movs	r1, #16
 8003b1e:	0018      	movs	r0, r3
 8003b20:	f000 ff78 	bl	8004a14 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d04a      	beq.n	8003bc4 <I2C_Mem_ISR_DMA+0x154>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	2bff      	cmp	r3, #255	; 0xff
 8003b36:	d910      	bls.n	8003b5a <I2C_Mem_ISR_DMA+0xea>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	22ff      	movs	r2, #255	; 0xff
 8003b3c:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b42:	b299      	uxth	r1, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	2380      	movs	r3, #128	; 0x80
 8003b4c:	045b      	lsls	r3, r3, #17
 8003b4e:	68f8      	ldr	r0, [r7, #12]
 8003b50:	2400      	movs	r4, #0
 8003b52:	9400      	str	r4, [sp, #0]
 8003b54:	f000 ff24 	bl	80049a0 <I2C_TransferConfig>
 8003b58:	e011      	b.n	8003b7e <I2C_Mem_ISR_DMA+0x10e>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b68:	b299      	uxth	r1, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b6e:	b2da      	uxtb	r2, r3
 8003b70:	2380      	movs	r3, #128	; 0x80
 8003b72:	049b      	lsls	r3, r3, #18
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	2400      	movs	r4, #0
 8003b78:	9400      	str	r4, [sp, #0]
 8003b7a:	f000 ff11 	bl	80049a0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2241      	movs	r2, #65	; 0x41
 8003b94:	5c9b      	ldrb	r3, [r3, r2]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b22      	cmp	r3, #34	; 0x22
 8003b9a:	d109      	bne.n	8003bb0 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2180      	movs	r1, #128	; 0x80
 8003ba8:	0209      	lsls	r1, r1, #8
 8003baa:	430a      	orrs	r2, r1
 8003bac:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003bae:	e082      	b.n	8003cb6 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2180      	movs	r1, #128	; 0x80
 8003bbc:	01c9      	lsls	r1, r1, #7
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003bc2:	e078      	b.n	8003cb6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2140      	movs	r1, #64	; 0x40
 8003bc8:	0018      	movs	r0, r3
 8003bca:	f000 fd13 	bl	80045f4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003bce:	e072      	b.n	8003cb6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	099b      	lsrs	r3, r3, #6
 8003bd4:	001a      	movs	r2, r3
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	4013      	ands	r3, r2
 8003bda:	d05a      	beq.n	8003c92 <I2C_Mem_ISR_DMA+0x222>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	099b      	lsrs	r3, r3, #6
 8003be0:	001a      	movs	r2, r3
 8003be2:	2301      	movs	r3, #1
 8003be4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003be6:	d054      	beq.n	8003c92 <I2C_Mem_ISR_DMA+0x222>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2241      	movs	r2, #65	; 0x41
 8003bec:	5c9b      	ldrb	r3, [r3, r2]
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b22      	cmp	r3, #34	; 0x22
 8003bf2:	d101      	bne.n	8003bf8 <I2C_Mem_ISR_DMA+0x188>
    {
      direction = I2C_GENERATE_START_READ;
 8003bf4:	4b35      	ldr	r3, [pc, #212]	; (8003ccc <I2C_Mem_ISR_DMA+0x25c>)
 8003bf6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	2bff      	cmp	r3, #255	; 0xff
 8003c00:	d911      	bls.n	8003c26 <I2C_Mem_ISR_DMA+0x1b6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	22ff      	movs	r2, #255	; 0xff
 8003c06:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c0c:	b299      	uxth	r1, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c12:	b2da      	uxtb	r2, r3
 8003c14:	2380      	movs	r3, #128	; 0x80
 8003c16:	045c      	lsls	r4, r3, #17
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	0023      	movs	r3, r4
 8003c20:	f000 febe 	bl	80049a0 <I2C_TransferConfig>
 8003c24:	e012      	b.n	8003c4c <I2C_Mem_ISR_DMA+0x1dc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c2a:	b29a      	uxth	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c34:	b299      	uxth	r1, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c3a:	b2da      	uxtb	r2, r3
 8003c3c:	2380      	movs	r3, #128	; 0x80
 8003c3e:	049c      	lsls	r4, r3, #18
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	9300      	str	r3, [sp, #0]
 8003c46:	0023      	movs	r3, r4
 8003c48:	f000 feaa 	bl	80049a0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	b29a      	uxth	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2241      	movs	r2, #65	; 0x41
 8003c62:	5c9b      	ldrb	r3, [r3, r2]
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b22      	cmp	r3, #34	; 0x22
 8003c68:	d109      	bne.n	8003c7e <I2C_Mem_ISR_DMA+0x20e>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2180      	movs	r1, #128	; 0x80
 8003c76:	0209      	lsls	r1, r1, #8
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c7c:	e01b      	b.n	8003cb6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2180      	movs	r1, #128	; 0x80
 8003c8a:	01c9      	lsls	r1, r1, #7
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c90:	e011      	b.n	8003cb6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	095b      	lsrs	r3, r3, #5
 8003c96:	001a      	movs	r2, r3
 8003c98:	2301      	movs	r3, #1
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	d00b      	beq.n	8003cb6 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	095b      	lsrs	r3, r3, #5
 8003ca2:	001a      	movs	r2, r3
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ca8:	d005      	beq.n	8003cb6 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	0011      	movs	r1, r2
 8003cb0:	0018      	movs	r0, r3
 8003cb2:	f000 fa4f 	bl	8004154 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2240      	movs	r2, #64	; 0x40
 8003cba:	2100      	movs	r1, #0
 8003cbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	b007      	add	sp, #28
 8003cc6:	bd90      	pop	{r4, r7, pc}
 8003cc8:	80002000 	.word	0x80002000
 8003ccc:	80002400 	.word	0x80002400

08003cd0 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b088      	sub	sp, #32
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce0:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2240      	movs	r2, #64	; 0x40
 8003cea:	5c9b      	ldrb	r3, [r3, r2]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d101      	bne.n	8003cf4 <I2C_Slave_ISR_DMA+0x24>
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	e0dd      	b.n	8003eb0 <I2C_Slave_ISR_DMA+0x1e0>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2240      	movs	r2, #64	; 0x40
 8003cf8:	2101      	movs	r1, #1
 8003cfa:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	095b      	lsrs	r3, r3, #5
 8003d00:	001a      	movs	r2, r3
 8003d02:	2301      	movs	r3, #1
 8003d04:	4013      	ands	r3, r2
 8003d06:	d00b      	beq.n	8003d20 <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	095b      	lsrs	r3, r3, #5
 8003d0c:	001a      	movs	r2, r3
 8003d0e:	2301      	movs	r3, #1
 8003d10:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d12:	d005      	beq.n	8003d20 <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	0011      	movs	r1, r2
 8003d1a:	0018      	movs	r0, r3
 8003d1c:	f000 faec 	bl	80042f8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	091b      	lsrs	r3, r3, #4
 8003d24:	001a      	movs	r2, r3
 8003d26:	2301      	movs	r3, #1
 8003d28:	4013      	ands	r3, r2
 8003d2a:	d100      	bne.n	8003d2e <I2C_Slave_ISR_DMA+0x5e>
 8003d2c:	e0a9      	b.n	8003e82 <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	091b      	lsrs	r3, r3, #4
 8003d32:	001a      	movs	r2, r3
 8003d34:	2301      	movs	r3, #1
 8003d36:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d38:	d100      	bne.n	8003d3c <I2C_Slave_ISR_DMA+0x6c>
 8003d3a:	e0a2      	b.n	8003e82 <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	0b9b      	lsrs	r3, r3, #14
 8003d40:	001a      	movs	r2, r3
 8003d42:	2301      	movs	r3, #1
 8003d44:	4013      	ands	r3, r2
 8003d46:	d106      	bne.n	8003d56 <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	0bdb      	lsrs	r3, r3, #15
 8003d4c:	001a      	movs	r2, r3
 8003d4e:	2301      	movs	r3, #1
 8003d50:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003d52:	d100      	bne.n	8003d56 <I2C_Slave_ISR_DMA+0x86>
 8003d54:	e08e      	b.n	8003e74 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00d      	beq.n	8003d7a <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	0bdb      	lsrs	r3, r3, #15
 8003d62:	001a      	movs	r2, r3
 8003d64:	2301      	movs	r3, #1
 8003d66:	4013      	ands	r3, r2
 8003d68:	d007      	beq.n	8003d7a <I2C_Slave_ISR_DMA+0xaa>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 8003d76:	2301      	movs	r3, #1
 8003d78:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00d      	beq.n	8003d9e <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	0b9b      	lsrs	r3, r3, #14
 8003d86:	001a      	movs	r2, r3
 8003d88:	2301      	movs	r3, #1
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	d007      	beq.n	8003d9e <I2C_Slave_ISR_DMA+0xce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d101      	bne.n	8003d9e <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d12d      	bne.n	8003e00 <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2241      	movs	r2, #65	; 0x41
 8003da8:	5c9b      	ldrb	r3, [r3, r2]
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2b28      	cmp	r3, #40	; 0x28
 8003dae:	d10b      	bne.n	8003dc8 <I2C_Slave_ISR_DMA+0xf8>
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	2380      	movs	r3, #128	; 0x80
 8003db4:	049b      	lsls	r3, r3, #18
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d106      	bne.n	8003dc8 <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003dba:	68ba      	ldr	r2, [r7, #8]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	0011      	movs	r1, r2
 8003dc0:	0018      	movs	r0, r3
 8003dc2:	f000 fbbd 	bl	8004540 <I2C_ITListenCplt>
 8003dc6:	e054      	b.n	8003e72 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2241      	movs	r2, #65	; 0x41
 8003dcc:	5c9b      	ldrb	r3, [r3, r2]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	2b29      	cmp	r3, #41	; 0x29
 8003dd2:	d110      	bne.n	8003df6 <I2C_Slave_ISR_DMA+0x126>
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	4a38      	ldr	r2, [pc, #224]	; (8003eb8 <I2C_Slave_ISR_DMA+0x1e8>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d00c      	beq.n	8003df6 <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2210      	movs	r2, #16
 8003de2:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	0018      	movs	r0, r3
 8003de8:	f000 fd2f 	bl	800484a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	0018      	movs	r0, r3
 8003df0:	f000 f94a 	bl	8004088 <I2C_ITSlaveSeqCplt>
 8003df4:	e03d      	b.n	8003e72 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2210      	movs	r2, #16
 8003dfc:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003dfe:	e03e      	b.n	8003e7e <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2210      	movs	r2, #16
 8003e06:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e0c:	2204      	movs	r2, #4
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003e14:	2317      	movs	r3, #23
 8003e16:	18fb      	adds	r3, r7, r3
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	2141      	movs	r1, #65	; 0x41
 8003e1c:	5c52      	ldrb	r2, [r2, r1]
 8003e1e:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d004      	beq.n	8003e30 <I2C_Slave_ISR_DMA+0x160>
 8003e26:	69ba      	ldr	r2, [r7, #24]
 8003e28:	2380      	movs	r3, #128	; 0x80
 8003e2a:	045b      	lsls	r3, r3, #17
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d126      	bne.n	8003e7e <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e30:	2217      	movs	r2, #23
 8003e32:	18bb      	adds	r3, r7, r2
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	2b21      	cmp	r3, #33	; 0x21
 8003e38:	d003      	beq.n	8003e42 <I2C_Slave_ISR_DMA+0x172>
 8003e3a:	18bb      	adds	r3, r7, r2
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	2b29      	cmp	r3, #41	; 0x29
 8003e40:	d103      	bne.n	8003e4a <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2221      	movs	r2, #33	; 0x21
 8003e46:	631a      	str	r2, [r3, #48]	; 0x30
 8003e48:	e00b      	b.n	8003e62 <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e4a:	2217      	movs	r2, #23
 8003e4c:	18bb      	adds	r3, r7, r2
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	2b22      	cmp	r3, #34	; 0x22
 8003e52:	d003      	beq.n	8003e5c <I2C_Slave_ISR_DMA+0x18c>
 8003e54:	18bb      	adds	r3, r7, r2
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	2b2a      	cmp	r3, #42	; 0x2a
 8003e5a:	d102      	bne.n	8003e62 <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2222      	movs	r2, #34	; 0x22
 8003e60:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	0011      	movs	r1, r2
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	f000 fbc2 	bl	80045f4 <I2C_ITError>
      if (treatdmanack == 1U)
 8003e70:	e005      	b.n	8003e7e <I2C_Slave_ISR_DMA+0x1ae>
 8003e72:	e004      	b.n	8003e7e <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2210      	movs	r2, #16
 8003e7a:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003e7c:	e013      	b.n	8003ea6 <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 8003e7e:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003e80:	e011      	b.n	8003ea6 <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	08db      	lsrs	r3, r3, #3
 8003e86:	001a      	movs	r2, r3
 8003e88:	2301      	movs	r3, #1
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	d00b      	beq.n	8003ea6 <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	08db      	lsrs	r3, r3, #3
 8003e92:	001a      	movs	r2, r3
 8003e94:	2301      	movs	r3, #1
 8003e96:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003e98:	d005      	beq.n	8003ea6 <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	0011      	movs	r1, r2
 8003ea0:	0018      	movs	r0, r3
 8003ea2:	f000 f80b 	bl	8003ebc <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2240      	movs	r2, #64	; 0x40
 8003eaa:	2100      	movs	r1, #0
 8003eac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	b008      	add	sp, #32
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	ffff0000 	.word	0xffff0000

08003ebc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003ebc:	b5b0      	push	{r4, r5, r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2241      	movs	r2, #65	; 0x41
 8003eca:	5c9b      	ldrb	r3, [r3, r2]
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	001a      	movs	r2, r3
 8003ed0:	2328      	movs	r3, #40	; 0x28
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	2b28      	cmp	r3, #40	; 0x28
 8003ed6:	d000      	beq.n	8003eda <I2C_ITAddrCplt+0x1e>
 8003ed8:	e088      	b.n	8003fec <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	0c1b      	lsrs	r3, r3, #16
 8003ee2:	b2da      	uxtb	r2, r3
 8003ee4:	250f      	movs	r5, #15
 8003ee6:	197b      	adds	r3, r7, r5
 8003ee8:	2101      	movs	r1, #1
 8003eea:	400a      	ands	r2, r1
 8003eec:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	0c1b      	lsrs	r3, r3, #16
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	200c      	movs	r0, #12
 8003efa:	183b      	adds	r3, r7, r0
 8003efc:	21fe      	movs	r1, #254	; 0xfe
 8003efe:	400a      	ands	r2, r1
 8003f00:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	240a      	movs	r4, #10
 8003f0c:	193b      	adds	r3, r7, r4
 8003f0e:	0592      	lsls	r2, r2, #22
 8003f10:	0d92      	lsrs	r2, r2, #22
 8003f12:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	2308      	movs	r3, #8
 8003f1e:	18fb      	adds	r3, r7, r3
 8003f20:	21fe      	movs	r1, #254	; 0xfe
 8003f22:	400a      	ands	r2, r1
 8003f24:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d148      	bne.n	8003fc0 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003f2e:	0021      	movs	r1, r4
 8003f30:	187b      	adds	r3, r7, r1
 8003f32:	881b      	ldrh	r3, [r3, #0]
 8003f34:	09db      	lsrs	r3, r3, #7
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	183b      	adds	r3, r7, r0
 8003f3a:	881b      	ldrh	r3, [r3, #0]
 8003f3c:	4053      	eors	r3, r2
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	001a      	movs	r2, r3
 8003f42:	2306      	movs	r3, #6
 8003f44:	4013      	ands	r3, r2
 8003f46:	d120      	bne.n	8003f8a <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8003f48:	183b      	adds	r3, r7, r0
 8003f4a:	187a      	adds	r2, r7, r1
 8003f4c:	8812      	ldrh	r2, [r2, #0]
 8003f4e:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f54:	1c5a      	adds	r2, r3, #1
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d14c      	bne.n	8003ffc <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2208      	movs	r2, #8
 8003f6e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2240      	movs	r2, #64	; 0x40
 8003f74:	2100      	movs	r1, #0
 8003f76:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003f78:	183b      	adds	r3, r7, r0
 8003f7a:	881a      	ldrh	r2, [r3, #0]
 8003f7c:	197b      	adds	r3, r7, r5
 8003f7e:	7819      	ldrb	r1, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	0018      	movs	r0, r3
 8003f84:	f7ff f9e2 	bl	800334c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003f88:	e038      	b.n	8003ffc <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8003f8a:	240c      	movs	r4, #12
 8003f8c:	193b      	adds	r3, r7, r4
 8003f8e:	2208      	movs	r2, #8
 8003f90:	18ba      	adds	r2, r7, r2
 8003f92:	8812      	ldrh	r2, [r2, #0]
 8003f94:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003f96:	2380      	movs	r3, #128	; 0x80
 8003f98:	021a      	lsls	r2, r3, #8
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	0011      	movs	r1, r2
 8003f9e:	0018      	movs	r0, r3
 8003fa0:	f000 fdc6 	bl	8004b30 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2240      	movs	r2, #64	; 0x40
 8003fa8:	2100      	movs	r1, #0
 8003faa:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fac:	193b      	adds	r3, r7, r4
 8003fae:	881a      	ldrh	r2, [r3, #0]
 8003fb0:	230f      	movs	r3, #15
 8003fb2:	18fb      	adds	r3, r7, r3
 8003fb4:	7819      	ldrb	r1, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	0018      	movs	r0, r3
 8003fba:	f7ff f9c7 	bl	800334c <HAL_I2C_AddrCallback>
}
 8003fbe:	e01d      	b.n	8003ffc <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003fc0:	2380      	movs	r3, #128	; 0x80
 8003fc2:	021a      	lsls	r2, r3, #8
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	0011      	movs	r1, r2
 8003fc8:	0018      	movs	r0, r3
 8003fca:	f000 fdb1 	bl	8004b30 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2240      	movs	r2, #64	; 0x40
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fd6:	230c      	movs	r3, #12
 8003fd8:	18fb      	adds	r3, r7, r3
 8003fda:	881a      	ldrh	r2, [r3, #0]
 8003fdc:	230f      	movs	r3, #15
 8003fde:	18fb      	adds	r3, r7, r3
 8003fe0:	7819      	ldrb	r1, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	0018      	movs	r0, r3
 8003fe6:	f7ff f9b1 	bl	800334c <HAL_I2C_AddrCallback>
}
 8003fea:	e007      	b.n	8003ffc <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2208      	movs	r2, #8
 8003ff2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2240      	movs	r2, #64	; 0x40
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	5499      	strb	r1, [r3, r2]
}
 8003ffc:	46c0      	nop			; (mov r8, r8)
 8003ffe:	46bd      	mov	sp, r7
 8004000:	b004      	add	sp, #16
 8004002:	bdb0      	pop	{r4, r5, r7, pc}

08004004 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2242      	movs	r2, #66	; 0x42
 8004010:	2100      	movs	r1, #0
 8004012:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2241      	movs	r2, #65	; 0x41
 8004018:	5c9b      	ldrb	r3, [r3, r2]
 800401a:	b2db      	uxtb	r3, r3
 800401c:	2b21      	cmp	r3, #33	; 0x21
 800401e:	d117      	bne.n	8004050 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2241      	movs	r2, #65	; 0x41
 8004024:	2120      	movs	r1, #32
 8004026:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2211      	movs	r2, #17
 800402c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2101      	movs	r1, #1
 8004038:	0018      	movs	r0, r3
 800403a:	f000 fd79 	bl	8004b30 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2240      	movs	r2, #64	; 0x40
 8004042:	2100      	movs	r1, #0
 8004044:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	0018      	movs	r0, r3
 800404a:	f7fd fe57 	bl	8001cfc <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800404e:	e016      	b.n	800407e <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2241      	movs	r2, #65	; 0x41
 8004054:	2120      	movs	r1, #32
 8004056:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2212      	movs	r2, #18
 800405c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2102      	movs	r1, #2
 8004068:	0018      	movs	r0, r3
 800406a:	f000 fd61 	bl	8004b30 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2240      	movs	r2, #64	; 0x40
 8004072:	2100      	movs	r1, #0
 8004074:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	0018      	movs	r0, r3
 800407a:	f7ff f94f 	bl	800331c <HAL_I2C_MasterRxCpltCallback>
}
 800407e:	46c0      	nop			; (mov r8, r8)
 8004080:	46bd      	mov	sp, r7
 8004082:	b002      	add	sp, #8
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2242      	movs	r2, #66	; 0x42
 800409c:	2100      	movs	r1, #0
 800409e:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	0b9b      	lsrs	r3, r3, #14
 80040a4:	001a      	movs	r2, r3
 80040a6:	2301      	movs	r3, #1
 80040a8:	4013      	ands	r3, r2
 80040aa:	d008      	beq.n	80040be <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4925      	ldr	r1, [pc, #148]	; (800414c <I2C_ITSlaveSeqCplt+0xc4>)
 80040b8:	400a      	ands	r2, r1
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	e00d      	b.n	80040da <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	0bdb      	lsrs	r3, r3, #15
 80040c2:	001a      	movs	r2, r3
 80040c4:	2301      	movs	r3, #1
 80040c6:	4013      	ands	r3, r2
 80040c8:	d007      	beq.n	80040da <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	491e      	ldr	r1, [pc, #120]	; (8004150 <I2C_ITSlaveSeqCplt+0xc8>)
 80040d6:	400a      	ands	r2, r1
 80040d8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2241      	movs	r2, #65	; 0x41
 80040de:	5c9b      	ldrb	r3, [r3, r2]
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b29      	cmp	r3, #41	; 0x29
 80040e4:	d114      	bne.n	8004110 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2241      	movs	r2, #65	; 0x41
 80040ea:	2128      	movs	r1, #40	; 0x28
 80040ec:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2221      	movs	r2, #33	; 0x21
 80040f2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2101      	movs	r1, #1
 80040f8:	0018      	movs	r0, r3
 80040fa:	f000 fd19 	bl	8004b30 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2240      	movs	r2, #64	; 0x40
 8004102:	2100      	movs	r1, #0
 8004104:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	0018      	movs	r0, r3
 800410a:	f7ff f90f 	bl	800332c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800410e:	e019      	b.n	8004144 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2241      	movs	r2, #65	; 0x41
 8004114:	5c9b      	ldrb	r3, [r3, r2]
 8004116:	b2db      	uxtb	r3, r3
 8004118:	2b2a      	cmp	r3, #42	; 0x2a
 800411a:	d113      	bne.n	8004144 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2241      	movs	r2, #65	; 0x41
 8004120:	2128      	movs	r1, #40	; 0x28
 8004122:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2222      	movs	r2, #34	; 0x22
 8004128:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2102      	movs	r1, #2
 800412e:	0018      	movs	r0, r3
 8004130:	f000 fcfe 	bl	8004b30 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2240      	movs	r2, #64	; 0x40
 8004138:	2100      	movs	r1, #0
 800413a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	0018      	movs	r0, r3
 8004140:	f7ff f8fc 	bl	800333c <HAL_I2C_SlaveRxCpltCallback>
}
 8004144:	46c0      	nop			; (mov r8, r8)
 8004146:	46bd      	mov	sp, r7
 8004148:	b004      	add	sp, #16
 800414a:	bd80      	pop	{r7, pc}
 800414c:	ffffbfff 	.word	0xffffbfff
 8004150:	ffff7fff 	.word	0xffff7fff

08004154 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b086      	sub	sp, #24
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2220      	movs	r2, #32
 8004168:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2241      	movs	r2, #65	; 0x41
 800416e:	5c9b      	ldrb	r3, [r3, r2]
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b21      	cmp	r3, #33	; 0x21
 8004174:	d108      	bne.n	8004188 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2101      	movs	r1, #1
 800417a:	0018      	movs	r0, r3
 800417c:	f000 fcd8 	bl	8004b30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2211      	movs	r2, #17
 8004184:	631a      	str	r2, [r3, #48]	; 0x30
 8004186:	e00d      	b.n	80041a4 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2241      	movs	r2, #65	; 0x41
 800418c:	5c9b      	ldrb	r3, [r3, r2]
 800418e:	b2db      	uxtb	r3, r3
 8004190:	2b22      	cmp	r3, #34	; 0x22
 8004192:	d107      	bne.n	80041a4 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2102      	movs	r1, #2
 8004198:	0018      	movs	r0, r3
 800419a:	f000 fcc9 	bl	8004b30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2212      	movs	r2, #18
 80041a2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	685a      	ldr	r2, [r3, #4]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4950      	ldr	r1, [pc, #320]	; (80042f0 <I2C_ITMasterCplt+0x19c>)
 80041b0:	400a      	ands	r2, r1
 80041b2:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a4d      	ldr	r2, [pc, #308]	; (80042f4 <I2C_ITMasterCplt+0x1a0>)
 80041be:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	001a      	movs	r2, r3
 80041c6:	2301      	movs	r3, #1
 80041c8:	4013      	ands	r3, r2
 80041ca:	d009      	beq.n	80041e0 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2210      	movs	r2, #16
 80041d2:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041d8:	2204      	movs	r2, #4
 80041da:	431a      	orrs	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2241      	movs	r2, #65	; 0x41
 80041e4:	5c9b      	ldrb	r3, [r3, r2]
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b60      	cmp	r3, #96	; 0x60
 80041ea:	d10b      	bne.n	8004204 <I2C_ITMasterCplt+0xb0>
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	089b      	lsrs	r3, r3, #2
 80041f0:	001a      	movs	r2, r3
 80041f2:	2301      	movs	r3, #1
 80041f4:	4013      	ands	r3, r2
 80041f6:	d005      	beq.n	8004204 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004202:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	0018      	movs	r0, r3
 8004208:	f000 fb1f 	bl	800484a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004210:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2241      	movs	r2, #65	; 0x41
 8004216:	5c9b      	ldrb	r3, [r3, r2]
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b60      	cmp	r3, #96	; 0x60
 800421c:	d002      	beq.n	8004224 <I2C_ITMasterCplt+0xd0>
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d007      	beq.n	8004234 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	0011      	movs	r1, r2
 800422c:	0018      	movs	r0, r3
 800422e:	f000 f9e1 	bl	80045f4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004232:	e058      	b.n	80042e6 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2241      	movs	r2, #65	; 0x41
 8004238:	5c9b      	ldrb	r3, [r3, r2]
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b21      	cmp	r3, #33	; 0x21
 800423e:	d126      	bne.n	800428e <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2241      	movs	r2, #65	; 0x41
 8004244:	2120      	movs	r1, #32
 8004246:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2242      	movs	r2, #66	; 0x42
 8004252:	5c9b      	ldrb	r3, [r3, r2]
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b40      	cmp	r3, #64	; 0x40
 8004258:	d10c      	bne.n	8004274 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2242      	movs	r2, #66	; 0x42
 800425e:	2100      	movs	r1, #0
 8004260:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2240      	movs	r2, #64	; 0x40
 8004266:	2100      	movs	r1, #0
 8004268:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	0018      	movs	r0, r3
 800426e:	f7ff f885 	bl	800337c <HAL_I2C_MemTxCpltCallback>
}
 8004272:	e038      	b.n	80042e6 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2242      	movs	r2, #66	; 0x42
 8004278:	2100      	movs	r1, #0
 800427a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2240      	movs	r2, #64	; 0x40
 8004280:	2100      	movs	r1, #0
 8004282:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	0018      	movs	r0, r3
 8004288:	f7fd fd38 	bl	8001cfc <HAL_I2C_MasterTxCpltCallback>
}
 800428c:	e02b      	b.n	80042e6 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2241      	movs	r2, #65	; 0x41
 8004292:	5c9b      	ldrb	r3, [r3, r2]
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b22      	cmp	r3, #34	; 0x22
 8004298:	d125      	bne.n	80042e6 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2241      	movs	r2, #65	; 0x41
 800429e:	2120      	movs	r1, #32
 80042a0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2242      	movs	r2, #66	; 0x42
 80042ac:	5c9b      	ldrb	r3, [r3, r2]
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b40      	cmp	r3, #64	; 0x40
 80042b2:	d10c      	bne.n	80042ce <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2242      	movs	r2, #66	; 0x42
 80042b8:	2100      	movs	r1, #0
 80042ba:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2240      	movs	r2, #64	; 0x40
 80042c0:	2100      	movs	r1, #0
 80042c2:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	0018      	movs	r0, r3
 80042c8:	f7ff f860 	bl	800338c <HAL_I2C_MemRxCpltCallback>
}
 80042cc:	e00b      	b.n	80042e6 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2242      	movs	r2, #66	; 0x42
 80042d2:	2100      	movs	r1, #0
 80042d4:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2240      	movs	r2, #64	; 0x40
 80042da:	2100      	movs	r1, #0
 80042dc:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	0018      	movs	r0, r3
 80042e2:	f7ff f81b 	bl	800331c <HAL_I2C_MasterRxCpltCallback>
}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b006      	add	sp, #24
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	fe00e800 	.word	0xfe00e800
 80042f4:	ffff0000 	.word	0xffff0000

080042f8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800430e:	200f      	movs	r0, #15
 8004310:	183b      	adds	r3, r7, r0
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	2141      	movs	r1, #65	; 0x41
 8004316:	5c52      	ldrb	r2, [r2, r1]
 8004318:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2220      	movs	r2, #32
 8004320:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004322:	183b      	adds	r3, r7, r0
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	2b21      	cmp	r3, #33	; 0x21
 8004328:	d003      	beq.n	8004332 <I2C_ITSlaveCplt+0x3a>
 800432a:	183b      	adds	r3, r7, r0
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	2b29      	cmp	r3, #41	; 0x29
 8004330:	d109      	bne.n	8004346 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004332:	4a7d      	ldr	r2, [pc, #500]	; (8004528 <I2C_ITSlaveCplt+0x230>)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	0011      	movs	r1, r2
 8004338:	0018      	movs	r0, r3
 800433a:	f000 fbf9 	bl	8004b30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2221      	movs	r2, #33	; 0x21
 8004342:	631a      	str	r2, [r3, #48]	; 0x30
 8004344:	e011      	b.n	800436a <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004346:	220f      	movs	r2, #15
 8004348:	18bb      	adds	r3, r7, r2
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	2b22      	cmp	r3, #34	; 0x22
 800434e:	d003      	beq.n	8004358 <I2C_ITSlaveCplt+0x60>
 8004350:	18bb      	adds	r3, r7, r2
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	2b2a      	cmp	r3, #42	; 0x2a
 8004356:	d108      	bne.n	800436a <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004358:	4a74      	ldr	r2, [pc, #464]	; (800452c <I2C_ITSlaveCplt+0x234>)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	0011      	movs	r1, r2
 800435e:	0018      	movs	r0, r3
 8004360:	f000 fbe6 	bl	8004b30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2222      	movs	r2, #34	; 0x22
 8004368:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	685a      	ldr	r2, [r3, #4]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2180      	movs	r1, #128	; 0x80
 8004376:	0209      	lsls	r1, r1, #8
 8004378:	430a      	orrs	r2, r1
 800437a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	496a      	ldr	r1, [pc, #424]	; (8004530 <I2C_ITSlaveCplt+0x238>)
 8004388:	400a      	ands	r2, r1
 800438a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	0018      	movs	r0, r3
 8004390:	f000 fa5b 	bl	800484a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	0b9b      	lsrs	r3, r3, #14
 8004398:	001a      	movs	r2, r3
 800439a:	2301      	movs	r3, #1
 800439c:	4013      	ands	r3, r2
 800439e:	d013      	beq.n	80043c8 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4962      	ldr	r1, [pc, #392]	; (8004534 <I2C_ITSlaveCplt+0x23c>)
 80043ac:	400a      	ands	r2, r1
 80043ae:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d020      	beq.n	80043fa <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	b29a      	uxth	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043c6:	e018      	b.n	80043fa <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	0bdb      	lsrs	r3, r3, #15
 80043cc:	001a      	movs	r2, r3
 80043ce:	2301      	movs	r3, #1
 80043d0:	4013      	ands	r3, r2
 80043d2:	d012      	beq.n	80043fa <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4956      	ldr	r1, [pc, #344]	; (8004538 <I2C_ITSlaveCplt+0x240>)
 80043e0:	400a      	ands	r2, r1
 80043e2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d006      	beq.n	80043fa <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	b29a      	uxth	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	089b      	lsrs	r3, r3, #2
 80043fe:	001a      	movs	r2, r3
 8004400:	2301      	movs	r3, #1
 8004402:	4013      	ands	r3, r2
 8004404:	d020      	beq.n	8004448 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	2204      	movs	r2, #4
 800440a:	4393      	bics	r3, r2
 800440c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004418:	b2d2      	uxtb	r2, r2
 800441a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004420:	1c5a      	adds	r2, r3, #1
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00c      	beq.n	8004448 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004432:	3b01      	subs	r3, #1
 8004434:	b29a      	uxth	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800443e:	b29b      	uxth	r3, r3
 8004440:	3b01      	subs	r3, #1
 8004442:	b29a      	uxth	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800444c:	b29b      	uxth	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d005      	beq.n	800445e <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004456:	2204      	movs	r2, #4
 8004458:	431a      	orrs	r2, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2242      	movs	r2, #66	; 0x42
 8004462:	2100      	movs	r1, #0
 8004464:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004470:	2b00      	cmp	r3, #0
 8004472:	d013      	beq.n	800449c <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	0011      	movs	r1, r2
 800447c:	0018      	movs	r0, r3
 800447e:	f000 f8b9 	bl	80045f4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2241      	movs	r2, #65	; 0x41
 8004486:	5c9b      	ldrb	r3, [r3, r2]
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b28      	cmp	r3, #40	; 0x28
 800448c:	d147      	bne.n	800451e <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800448e:	697a      	ldr	r2, [r7, #20]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	0011      	movs	r1, r2
 8004494:	0018      	movs	r0, r3
 8004496:	f000 f853 	bl	8004540 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800449a:	e040      	b.n	800451e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a0:	4a26      	ldr	r2, [pc, #152]	; (800453c <I2C_ITSlaveCplt+0x244>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d016      	beq.n	80044d4 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	0018      	movs	r0, r3
 80044aa:	f7ff fded 	bl	8004088 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a22      	ldr	r2, [pc, #136]	; (800453c <I2C_ITSlaveCplt+0x244>)
 80044b2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2241      	movs	r2, #65	; 0x41
 80044b8:	2120      	movs	r1, #32
 80044ba:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2240      	movs	r2, #64	; 0x40
 80044c6:	2100      	movs	r1, #0
 80044c8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	0018      	movs	r0, r3
 80044ce:	f7fe ff4d 	bl	800336c <HAL_I2C_ListenCpltCallback>
}
 80044d2:	e024      	b.n	800451e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2241      	movs	r2, #65	; 0x41
 80044d8:	5c9b      	ldrb	r3, [r3, r2]
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	2b22      	cmp	r3, #34	; 0x22
 80044de:	d10f      	bne.n	8004500 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2241      	movs	r2, #65	; 0x41
 80044e4:	2120      	movs	r1, #32
 80044e6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2240      	movs	r2, #64	; 0x40
 80044f2:	2100      	movs	r1, #0
 80044f4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	0018      	movs	r0, r3
 80044fa:	f7fe ff1f 	bl	800333c <HAL_I2C_SlaveRxCpltCallback>
}
 80044fe:	e00e      	b.n	800451e <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2241      	movs	r2, #65	; 0x41
 8004504:	2120      	movs	r1, #32
 8004506:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2240      	movs	r2, #64	; 0x40
 8004512:	2100      	movs	r1, #0
 8004514:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	0018      	movs	r0, r3
 800451a:	f7fe ff07 	bl	800332c <HAL_I2C_SlaveTxCpltCallback>
}
 800451e:	46c0      	nop			; (mov r8, r8)
 8004520:	46bd      	mov	sp, r7
 8004522:	b006      	add	sp, #24
 8004524:	bd80      	pop	{r7, pc}
 8004526:	46c0      	nop			; (mov r8, r8)
 8004528:	00008001 	.word	0x00008001
 800452c:	00008002 	.word	0x00008002
 8004530:	fe00e800 	.word	0xfe00e800
 8004534:	ffffbfff 	.word	0xffffbfff
 8004538:	ffff7fff 	.word	0xffff7fff
 800453c:	ffff0000 	.word	0xffff0000

08004540 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a27      	ldr	r2, [pc, #156]	; (80045ec <I2C_ITListenCplt+0xac>)
 800454e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2241      	movs	r2, #65	; 0x41
 800455a:	2120      	movs	r1, #32
 800455c:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2242      	movs	r2, #66	; 0x42
 8004562:	2100      	movs	r1, #0
 8004564:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	089b      	lsrs	r3, r3, #2
 8004570:	001a      	movs	r2, r3
 8004572:	2301      	movs	r3, #1
 8004574:	4013      	ands	r3, r2
 8004576:	d022      	beq.n	80045be <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004582:	b2d2      	uxtb	r2, r2
 8004584:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458a:	1c5a      	adds	r2, r3, #1
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004594:	2b00      	cmp	r3, #0
 8004596:	d012      	beq.n	80045be <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800459c:	3b01      	subs	r3, #1
 800459e:	b29a      	uxth	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	3b01      	subs	r3, #1
 80045ac:	b29a      	uxth	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b6:	2204      	movs	r2, #4
 80045b8:	431a      	orrs	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80045be:	4a0c      	ldr	r2, [pc, #48]	; (80045f0 <I2C_ITListenCplt+0xb0>)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	0011      	movs	r1, r2
 80045c4:	0018      	movs	r0, r3
 80045c6:	f000 fab3 	bl	8004b30 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2210      	movs	r2, #16
 80045d0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2240      	movs	r2, #64	; 0x40
 80045d6:	2100      	movs	r1, #0
 80045d8:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	0018      	movs	r0, r3
 80045de:	f7fe fec5 	bl	800336c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80045e2:	46c0      	nop			; (mov r8, r8)
 80045e4:	46bd      	mov	sp, r7
 80045e6:	b002      	add	sp, #8
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	46c0      	nop			; (mov r8, r8)
 80045ec:	ffff0000 	.word	0xffff0000
 80045f0:	00008003 	.word	0x00008003

080045f4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80045fe:	200f      	movs	r0, #15
 8004600:	183b      	adds	r3, r7, r0
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	2141      	movs	r1, #65	; 0x41
 8004606:	5c52      	ldrb	r2, [r2, r1]
 8004608:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2242      	movs	r2, #66	; 0x42
 800460e:	2100      	movs	r1, #0
 8004610:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a72      	ldr	r2, [pc, #456]	; (80047e0 <I2C_ITError+0x1ec>)
 8004616:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	431a      	orrs	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800462a:	183b      	adds	r3, r7, r0
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	2b28      	cmp	r3, #40	; 0x28
 8004630:	d007      	beq.n	8004642 <I2C_ITError+0x4e>
 8004632:	183b      	adds	r3, r7, r0
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	2b29      	cmp	r3, #41	; 0x29
 8004638:	d003      	beq.n	8004642 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800463a:	183b      	adds	r3, r7, r0
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	2b2a      	cmp	r3, #42	; 0x2a
 8004640:	d10c      	bne.n	800465c <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2103      	movs	r1, #3
 8004646:	0018      	movs	r0, r3
 8004648:	f000 fa72 	bl	8004b30 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2241      	movs	r2, #65	; 0x41
 8004650:	2128      	movs	r1, #40	; 0x28
 8004652:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a63      	ldr	r2, [pc, #396]	; (80047e4 <I2C_ITError+0x1f0>)
 8004658:	635a      	str	r2, [r3, #52]	; 0x34
 800465a:	e032      	b.n	80046c2 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800465c:	4a62      	ldr	r2, [pc, #392]	; (80047e8 <I2C_ITError+0x1f4>)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	0011      	movs	r1, r2
 8004662:	0018      	movs	r0, r3
 8004664:	f000 fa64 	bl	8004b30 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	0018      	movs	r0, r3
 800466c:	f000 f8ed 	bl	800484a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2241      	movs	r2, #65	; 0x41
 8004674:	5c9b      	ldrb	r3, [r3, r2]
 8004676:	b2db      	uxtb	r3, r3
 8004678:	2b60      	cmp	r3, #96	; 0x60
 800467a:	d01f      	beq.n	80046bc <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2241      	movs	r2, #65	; 0x41
 8004680:	2120      	movs	r1, #32
 8004682:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	2220      	movs	r2, #32
 800468c:	4013      	ands	r3, r2
 800468e:	2b20      	cmp	r3, #32
 8004690:	d114      	bne.n	80046bc <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	2210      	movs	r2, #16
 800469a:	4013      	ands	r3, r2
 800469c:	2b10      	cmp	r3, #16
 800469e:	d109      	bne.n	80046b4 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2210      	movs	r2, #16
 80046a6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ac:	2204      	movs	r2, #4
 80046ae:	431a      	orrs	r2, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2220      	movs	r2, #32
 80046ba:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d03b      	beq.n	8004748 <I2C_ITError+0x154>
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	2b11      	cmp	r3, #17
 80046d4:	d002      	beq.n	80046dc <I2C_ITError+0xe8>
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	2b21      	cmp	r3, #33	; 0x21
 80046da:	d135      	bne.n	8004748 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	2380      	movs	r3, #128	; 0x80
 80046e4:	01db      	lsls	r3, r3, #7
 80046e6:	401a      	ands	r2, r3
 80046e8:	2380      	movs	r3, #128	; 0x80
 80046ea:	01db      	lsls	r3, r3, #7
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d107      	bne.n	8004700 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	493c      	ldr	r1, [pc, #240]	; (80047ec <I2C_ITError+0x1f8>)
 80046fc:	400a      	ands	r2, r1
 80046fe:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004704:	0018      	movs	r0, r3
 8004706:	f7fe fa0e 	bl	8002b26 <HAL_DMA_GetState>
 800470a:	0003      	movs	r3, r0
 800470c:	2b01      	cmp	r3, #1
 800470e:	d016      	beq.n	800473e <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004714:	4a36      	ldr	r2, [pc, #216]	; (80047f0 <I2C_ITError+0x1fc>)
 8004716:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2240      	movs	r2, #64	; 0x40
 800471c:	2100      	movs	r1, #0
 800471e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004724:	0018      	movs	r0, r3
 8004726:	f7fe f917 	bl	8002958 <HAL_DMA_Abort_IT>
 800472a:	1e03      	subs	r3, r0, #0
 800472c:	d051      	beq.n	80047d2 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004732:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004738:	0018      	movs	r0, r3
 800473a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800473c:	e049      	b.n	80047d2 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	0018      	movs	r0, r3
 8004742:	f000 f859 	bl	80047f8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004746:	e044      	b.n	80047d2 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800474c:	2b00      	cmp	r3, #0
 800474e:	d03b      	beq.n	80047c8 <I2C_ITError+0x1d4>
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b12      	cmp	r3, #18
 8004754:	d002      	beq.n	800475c <I2C_ITError+0x168>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	2b22      	cmp	r3, #34	; 0x22
 800475a:	d135      	bne.n	80047c8 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	2380      	movs	r3, #128	; 0x80
 8004764:	021b      	lsls	r3, r3, #8
 8004766:	401a      	ands	r2, r3
 8004768:	2380      	movs	r3, #128	; 0x80
 800476a:	021b      	lsls	r3, r3, #8
 800476c:	429a      	cmp	r2, r3
 800476e:	d107      	bne.n	8004780 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	491e      	ldr	r1, [pc, #120]	; (80047f4 <I2C_ITError+0x200>)
 800477c:	400a      	ands	r2, r1
 800477e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004784:	0018      	movs	r0, r3
 8004786:	f7fe f9ce 	bl	8002b26 <HAL_DMA_GetState>
 800478a:	0003      	movs	r3, r0
 800478c:	2b01      	cmp	r3, #1
 800478e:	d016      	beq.n	80047be <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004794:	4a16      	ldr	r2, [pc, #88]	; (80047f0 <I2C_ITError+0x1fc>)
 8004796:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2240      	movs	r2, #64	; 0x40
 800479c:	2100      	movs	r1, #0
 800479e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047a4:	0018      	movs	r0, r3
 80047a6:	f7fe f8d7 	bl	8002958 <HAL_DMA_Abort_IT>
 80047aa:	1e03      	subs	r3, r0, #0
 80047ac:	d013      	beq.n	80047d6 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b8:	0018      	movs	r0, r3
 80047ba:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047bc:	e00b      	b.n	80047d6 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	0018      	movs	r0, r3
 80047c2:	f000 f819 	bl	80047f8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047c6:	e006      	b.n	80047d6 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	0018      	movs	r0, r3
 80047cc:	f000 f814 	bl	80047f8 <I2C_TreatErrorCallback>
  }
}
 80047d0:	e002      	b.n	80047d8 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047d2:	46c0      	nop			; (mov r8, r8)
 80047d4:	e000      	b.n	80047d8 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047d6:	46c0      	nop			; (mov r8, r8)
}
 80047d8:	46c0      	nop			; (mov r8, r8)
 80047da:	46bd      	mov	sp, r7
 80047dc:	b004      	add	sp, #16
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	ffff0000 	.word	0xffff0000
 80047e4:	08003631 	.word	0x08003631
 80047e8:	00008003 	.word	0x00008003
 80047ec:	ffffbfff 	.word	0xffffbfff
 80047f0:	08004963 	.word	0x08004963
 80047f4:	ffff7fff 	.word	0xffff7fff

080047f8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2241      	movs	r2, #65	; 0x41
 8004804:	5c9b      	ldrb	r3, [r3, r2]
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b60      	cmp	r3, #96	; 0x60
 800480a:	d10f      	bne.n	800482c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2241      	movs	r2, #65	; 0x41
 8004810:	2120      	movs	r1, #32
 8004812:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2240      	movs	r2, #64	; 0x40
 800481e:	2100      	movs	r1, #0
 8004820:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	0018      	movs	r0, r3
 8004826:	f7fe fdb9 	bl	800339c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800482a:	e00a      	b.n	8004842 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2240      	movs	r2, #64	; 0x40
 8004836:	2100      	movs	r1, #0
 8004838:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	0018      	movs	r0, r3
 800483e:	f7fd fa6b 	bl	8001d18 <HAL_I2C_ErrorCallback>
}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	46bd      	mov	sp, r7
 8004846:	b002      	add	sp, #8
 8004848:	bd80      	pop	{r7, pc}

0800484a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b082      	sub	sp, #8
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	2202      	movs	r2, #2
 800485a:	4013      	ands	r3, r2
 800485c:	2b02      	cmp	r3, #2
 800485e:	d103      	bne.n	8004868 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2200      	movs	r2, #0
 8004866:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	2201      	movs	r2, #1
 8004870:	4013      	ands	r3, r2
 8004872:	2b01      	cmp	r3, #1
 8004874:	d007      	beq.n	8004886 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	699a      	ldr	r2, [r3, #24]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2101      	movs	r1, #1
 8004882:	430a      	orrs	r2, r1
 8004884:	619a      	str	r2, [r3, #24]
  }
}
 8004886:	46c0      	nop			; (mov r8, r8)
 8004888:	46bd      	mov	sp, r7
 800488a:	b002      	add	sp, #8
 800488c:	bd80      	pop	{r7, pc}
	...

08004890 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489c:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4920      	ldr	r1, [pc, #128]	; (800492c <I2C_DMAMasterTransmitCplt+0x9c>)
 80048aa:	400a      	ands	r2, r1
 80048ac:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d105      	bne.n	80048c4 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2120      	movs	r1, #32
 80048bc:	0018      	movs	r0, r3
 80048be:	f000 f8a9 	bl	8004a14 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80048c2:	e02e      	b.n	8004922 <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80048cc:	189a      	adds	r2, r3, r2
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	2bff      	cmp	r3, #255	; 0xff
 80048da:	d903      	bls.n	80048e4 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	22ff      	movs	r2, #255	; 0xff
 80048e0:	851a      	strh	r2, [r3, #40]	; 0x28
 80048e2:	e004      	b.n	80048ee <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e8:	b29a      	uxth	r2, r3
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f6:	0019      	movs	r1, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	3328      	adds	r3, #40	; 0x28
 80048fe:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8004904:	f7fd ff8a 	bl	800281c <HAL_DMA_Start_IT>
 8004908:	1e03      	subs	r3, r0, #0
 800490a:	d005      	beq.n	8004918 <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2110      	movs	r1, #16
 8004910:	0018      	movs	r0, r3
 8004912:	f7ff fe6f 	bl	80045f4 <I2C_ITError>
}
 8004916:	e004      	b.n	8004922 <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2140      	movs	r1, #64	; 0x40
 800491c:	0018      	movs	r0, r3
 800491e:	f000 f879 	bl	8004a14 <I2C_Enable_IRQ>
}
 8004922:	46c0      	nop			; (mov r8, r8)
 8004924:	46bd      	mov	sp, r7
 8004926:	b004      	add	sp, #16
 8004928:	bd80      	pop	{r7, pc}
 800492a:	46c0      	nop			; (mov r8, r8)
 800492c:	ffffbfff 	.word	0xffffbfff

08004930 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493c:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2180      	movs	r1, #128	; 0x80
 800494a:	0209      	lsls	r1, r1, #8
 800494c:	430a      	orrs	r2, r1
 800494e:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2110      	movs	r1, #16
 8004954:	0018      	movs	r0, r3
 8004956:	f7ff fe4d 	bl	80045f4 <I2C_ITError>
}
 800495a:	46c0      	nop			; (mov r8, r8)
 800495c:	46bd      	mov	sp, r7
 800495e:	b004      	add	sp, #16
 8004960:	bd80      	pop	{r7, pc}

08004962 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004962:	b580      	push	{r7, lr}
 8004964:	b084      	sub	sp, #16
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004974:	2b00      	cmp	r3, #0
 8004976:	d003      	beq.n	8004980 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497c:	2200      	movs	r2, #0
 800497e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004984:	2b00      	cmp	r3, #0
 8004986:	d003      	beq.n	8004990 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800498c:	2200      	movs	r2, #0
 800498e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	0018      	movs	r0, r3
 8004994:	f7ff ff30 	bl	80047f8 <I2C_TreatErrorCallback>
}
 8004998:	46c0      	nop			; (mov r8, r8)
 800499a:	46bd      	mov	sp, r7
 800499c:	b004      	add	sp, #16
 800499e:	bd80      	pop	{r7, pc}

080049a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80049a0:	b590      	push	{r4, r7, lr}
 80049a2:	b087      	sub	sp, #28
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	0008      	movs	r0, r1
 80049aa:	0011      	movs	r1, r2
 80049ac:	607b      	str	r3, [r7, #4]
 80049ae:	240a      	movs	r4, #10
 80049b0:	193b      	adds	r3, r7, r4
 80049b2:	1c02      	adds	r2, r0, #0
 80049b4:	801a      	strh	r2, [r3, #0]
 80049b6:	2009      	movs	r0, #9
 80049b8:	183b      	adds	r3, r7, r0
 80049ba:	1c0a      	adds	r2, r1, #0
 80049bc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049be:	193b      	adds	r3, r7, r4
 80049c0:	881b      	ldrh	r3, [r3, #0]
 80049c2:	059b      	lsls	r3, r3, #22
 80049c4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80049c6:	183b      	adds	r3, r7, r0
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	0419      	lsls	r1, r3, #16
 80049cc:	23ff      	movs	r3, #255	; 0xff
 80049ce:	041b      	lsls	r3, r3, #16
 80049d0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049d2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049da:	4313      	orrs	r3, r2
 80049dc:	005b      	lsls	r3, r3, #1
 80049de:	085b      	lsrs	r3, r3, #1
 80049e0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049ea:	0d51      	lsrs	r1, r2, #21
 80049ec:	2280      	movs	r2, #128	; 0x80
 80049ee:	00d2      	lsls	r2, r2, #3
 80049f0:	400a      	ands	r2, r1
 80049f2:	4907      	ldr	r1, [pc, #28]	; (8004a10 <I2C_TransferConfig+0x70>)
 80049f4:	430a      	orrs	r2, r1
 80049f6:	43d2      	mvns	r2, r2
 80049f8:	401a      	ands	r2, r3
 80049fa:	0011      	movs	r1, r2
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004a06:	46c0      	nop			; (mov r8, r8)
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	b007      	add	sp, #28
 8004a0c:	bd90      	pop	{r4, r7, pc}
 8004a0e:	46c0      	nop			; (mov r8, r8)
 8004a10:	03ff63ff 	.word	0x03ff63ff

08004a14 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	000a      	movs	r2, r1
 8004a1e:	1cbb      	adds	r3, r7, #2
 8004a20:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8004a22:	2300      	movs	r3, #0
 8004a24:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a2a:	4b3e      	ldr	r3, [pc, #248]	; (8004b24 <I2C_Enable_IRQ+0x110>)
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d035      	beq.n	8004a9c <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004a34:	4b3c      	ldr	r3, [pc, #240]	; (8004b28 <I2C_Enable_IRQ+0x114>)
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d030      	beq.n	8004a9c <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004a3e:	4b3b      	ldr	r3, [pc, #236]	; (8004b2c <I2C_Enable_IRQ+0x118>)
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d02b      	beq.n	8004a9c <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004a44:	1cbb      	adds	r3, r7, #2
 8004a46:	2200      	movs	r2, #0
 8004a48:	5e9b      	ldrsh	r3, [r3, r2]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	da03      	bge.n	8004a56 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	22b8      	movs	r2, #184	; 0xb8
 8004a52:	4313      	orrs	r3, r2
 8004a54:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004a56:	1cbb      	adds	r3, r7, #2
 8004a58:	881b      	ldrh	r3, [r3, #0]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	d003      	beq.n	8004a68 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	22f2      	movs	r2, #242	; 0xf2
 8004a64:	4313      	orrs	r3, r2
 8004a66:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004a68:	1cbb      	adds	r3, r7, #2
 8004a6a:	881b      	ldrh	r3, [r3, #0]
 8004a6c:	2202      	movs	r2, #2
 8004a6e:	4013      	ands	r3, r2
 8004a70:	d003      	beq.n	8004a7a <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	22f4      	movs	r2, #244	; 0xf4
 8004a76:	4313      	orrs	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004a7a:	1cbb      	adds	r3, r7, #2
 8004a7c:	881b      	ldrh	r3, [r3, #0]
 8004a7e:	2b10      	cmp	r3, #16
 8004a80:	d103      	bne.n	8004a8a <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2290      	movs	r2, #144	; 0x90
 8004a86:	4313      	orrs	r3, r2
 8004a88:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004a8a:	1cbb      	adds	r3, r7, #2
 8004a8c:	881b      	ldrh	r3, [r3, #0]
 8004a8e:	2b20      	cmp	r3, #32
 8004a90:	d13c      	bne.n	8004b0c <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2220      	movs	r2, #32
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004a9a:	e037      	b.n	8004b0c <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004a9c:	1cbb      	adds	r3, r7, #2
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	5e9b      	ldrsh	r3, [r3, r2]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	da03      	bge.n	8004aae <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	22b8      	movs	r2, #184	; 0xb8
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004aae:	1cbb      	adds	r3, r7, #2
 8004ab0:	881b      	ldrh	r3, [r3, #0]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	d003      	beq.n	8004ac0 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	22f2      	movs	r2, #242	; 0xf2
 8004abc:	4313      	orrs	r3, r2
 8004abe:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004ac0:	1cbb      	adds	r3, r7, #2
 8004ac2:	881b      	ldrh	r3, [r3, #0]
 8004ac4:	2202      	movs	r2, #2
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	d003      	beq.n	8004ad2 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	22f4      	movs	r2, #244	; 0xf4
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004ad2:	1cbb      	adds	r3, r7, #2
 8004ad4:	881b      	ldrh	r3, [r3, #0]
 8004ad6:	2b10      	cmp	r3, #16
 8004ad8:	d103      	bne.n	8004ae2 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2290      	movs	r2, #144	; 0x90
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004ae2:	1cbb      	adds	r3, r7, #2
 8004ae4:	881b      	ldrh	r3, [r3, #0]
 8004ae6:	2b20      	cmp	r3, #32
 8004ae8:	d103      	bne.n	8004af2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2260      	movs	r2, #96	; 0x60
 8004aee:	4313      	orrs	r3, r2
 8004af0:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004af6:	4b0d      	ldr	r3, [pc, #52]	; (8004b2c <I2C_Enable_IRQ+0x118>)
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d007      	beq.n	8004b0c <I2C_Enable_IRQ+0xf8>
 8004afc:	1cbb      	adds	r3, r7, #2
 8004afe:	881b      	ldrh	r3, [r3, #0]
 8004b00:	2b40      	cmp	r3, #64	; 0x40
 8004b02:	d103      	bne.n	8004b0c <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2240      	movs	r2, #64	; 0x40
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	6819      	ldr	r1, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	601a      	str	r2, [r3, #0]
}
 8004b1c:	46c0      	nop			; (mov r8, r8)
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	b004      	add	sp, #16
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	08003859 	.word	0x08003859
 8004b28:	08003cd1 	.word	0x08003cd1
 8004b2c:	08003a71 	.word	0x08003a71

08004b30 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	000a      	movs	r2, r1
 8004b3a:	1cbb      	adds	r3, r7, #2
 8004b3c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004b42:	1cbb      	adds	r3, r7, #2
 8004b44:	881b      	ldrh	r3, [r3, #0]
 8004b46:	2201      	movs	r2, #1
 8004b48:	4013      	ands	r3, r2
 8004b4a:	d010      	beq.n	8004b6e <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2242      	movs	r2, #66	; 0x42
 8004b50:	4313      	orrs	r3, r2
 8004b52:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2241      	movs	r2, #65	; 0x41
 8004b58:	5c9b      	ldrb	r3, [r3, r2]
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	001a      	movs	r2, r3
 8004b5e:	2328      	movs	r3, #40	; 0x28
 8004b60:	4013      	ands	r3, r2
 8004b62:	2b28      	cmp	r3, #40	; 0x28
 8004b64:	d003      	beq.n	8004b6e <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	22b0      	movs	r2, #176	; 0xb0
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004b6e:	1cbb      	adds	r3, r7, #2
 8004b70:	881b      	ldrh	r3, [r3, #0]
 8004b72:	2202      	movs	r2, #2
 8004b74:	4013      	ands	r3, r2
 8004b76:	d010      	beq.n	8004b9a <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2244      	movs	r2, #68	; 0x44
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2241      	movs	r2, #65	; 0x41
 8004b84:	5c9b      	ldrb	r3, [r3, r2]
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	001a      	movs	r2, r3
 8004b8a:	2328      	movs	r3, #40	; 0x28
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	2b28      	cmp	r3, #40	; 0x28
 8004b90:	d003      	beq.n	8004b9a <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	22b0      	movs	r2, #176	; 0xb0
 8004b96:	4313      	orrs	r3, r2
 8004b98:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004b9a:	1cbb      	adds	r3, r7, #2
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	5e9b      	ldrsh	r3, [r3, r2]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	da03      	bge.n	8004bac <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	22b8      	movs	r2, #184	; 0xb8
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004bac:	1cbb      	adds	r3, r7, #2
 8004bae:	881b      	ldrh	r3, [r3, #0]
 8004bb0:	2b10      	cmp	r3, #16
 8004bb2:	d103      	bne.n	8004bbc <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2290      	movs	r2, #144	; 0x90
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004bbc:	1cbb      	adds	r3, r7, #2
 8004bbe:	881b      	ldrh	r3, [r3, #0]
 8004bc0:	2b20      	cmp	r3, #32
 8004bc2:	d103      	bne.n	8004bcc <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004bcc:	1cbb      	adds	r3, r7, #2
 8004bce:	881b      	ldrh	r3, [r3, #0]
 8004bd0:	2b40      	cmp	r3, #64	; 0x40
 8004bd2:	d103      	bne.n	8004bdc <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2240      	movs	r2, #64	; 0x40
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	43d9      	mvns	r1, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	400a      	ands	r2, r1
 8004bec:	601a      	str	r2, [r3, #0]
}
 8004bee:	46c0      	nop			; (mov r8, r8)
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	b004      	add	sp, #16
 8004bf4:	bd80      	pop	{r7, pc}
	...

08004bf8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2241      	movs	r2, #65	; 0x41
 8004c06:	5c9b      	ldrb	r3, [r3, r2]
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b20      	cmp	r3, #32
 8004c0c:	d138      	bne.n	8004c80 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2240      	movs	r2, #64	; 0x40
 8004c12:	5c9b      	ldrb	r3, [r3, r2]
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d101      	bne.n	8004c1c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004c18:	2302      	movs	r3, #2
 8004c1a:	e032      	b.n	8004c82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2240      	movs	r2, #64	; 0x40
 8004c20:	2101      	movs	r1, #1
 8004c22:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2241      	movs	r2, #65	; 0x41
 8004c28:	2124      	movs	r1, #36	; 0x24
 8004c2a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	2101      	movs	r1, #1
 8004c38:	438a      	bics	r2, r1
 8004c3a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4911      	ldr	r1, [pc, #68]	; (8004c8c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004c48:	400a      	ands	r2, r1
 8004c4a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6819      	ldr	r1, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2101      	movs	r1, #1
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2241      	movs	r2, #65	; 0x41
 8004c70:	2120      	movs	r1, #32
 8004c72:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2240      	movs	r2, #64	; 0x40
 8004c78:	2100      	movs	r1, #0
 8004c7a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	e000      	b.n	8004c82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c80:	2302      	movs	r3, #2
  }
}
 8004c82:	0018      	movs	r0, r3
 8004c84:	46bd      	mov	sp, r7
 8004c86:	b002      	add	sp, #8
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	46c0      	nop			; (mov r8, r8)
 8004c8c:	ffffefff 	.word	0xffffefff

08004c90 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2241      	movs	r2, #65	; 0x41
 8004c9e:	5c9b      	ldrb	r3, [r3, r2]
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b20      	cmp	r3, #32
 8004ca4:	d139      	bne.n	8004d1a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2240      	movs	r2, #64	; 0x40
 8004caa:	5c9b      	ldrb	r3, [r3, r2]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d101      	bne.n	8004cb4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	e033      	b.n	8004d1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2240      	movs	r2, #64	; 0x40
 8004cb8:	2101      	movs	r1, #1
 8004cba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2241      	movs	r2, #65	; 0x41
 8004cc0:	2124      	movs	r1, #36	; 0x24
 8004cc2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2101      	movs	r1, #1
 8004cd0:	438a      	bics	r2, r1
 8004cd2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	4a11      	ldr	r2, [pc, #68]	; (8004d24 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	021b      	lsls	r3, r3, #8
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2101      	movs	r1, #1
 8004d02:	430a      	orrs	r2, r1
 8004d04:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2241      	movs	r2, #65	; 0x41
 8004d0a:	2120      	movs	r1, #32
 8004d0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2240      	movs	r2, #64	; 0x40
 8004d12:	2100      	movs	r1, #0
 8004d14:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004d16:	2300      	movs	r3, #0
 8004d18:	e000      	b.n	8004d1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004d1a:	2302      	movs	r3, #2
  }
}
 8004d1c:	0018      	movs	r0, r3
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	b004      	add	sp, #16
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	fffff0ff 	.word	0xfffff0ff

08004d28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b088      	sub	sp, #32
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e301      	b.n	800533e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	4013      	ands	r3, r2
 8004d42:	d100      	bne.n	8004d46 <HAL_RCC_OscConfig+0x1e>
 8004d44:	e08d      	b.n	8004e62 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004d46:	4bc3      	ldr	r3, [pc, #780]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	220c      	movs	r2, #12
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	2b04      	cmp	r3, #4
 8004d50:	d00e      	beq.n	8004d70 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d52:	4bc0      	ldr	r3, [pc, #768]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	220c      	movs	r2, #12
 8004d58:	4013      	ands	r3, r2
 8004d5a:	2b08      	cmp	r3, #8
 8004d5c:	d116      	bne.n	8004d8c <HAL_RCC_OscConfig+0x64>
 8004d5e:	4bbd      	ldr	r3, [pc, #756]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	2380      	movs	r3, #128	; 0x80
 8004d64:	025b      	lsls	r3, r3, #9
 8004d66:	401a      	ands	r2, r3
 8004d68:	2380      	movs	r3, #128	; 0x80
 8004d6a:	025b      	lsls	r3, r3, #9
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d10d      	bne.n	8004d8c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d70:	4bb8      	ldr	r3, [pc, #736]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	2380      	movs	r3, #128	; 0x80
 8004d76:	029b      	lsls	r3, r3, #10
 8004d78:	4013      	ands	r3, r2
 8004d7a:	d100      	bne.n	8004d7e <HAL_RCC_OscConfig+0x56>
 8004d7c:	e070      	b.n	8004e60 <HAL_RCC_OscConfig+0x138>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d000      	beq.n	8004d88 <HAL_RCC_OscConfig+0x60>
 8004d86:	e06b      	b.n	8004e60 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e2d8      	b.n	800533e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d107      	bne.n	8004da4 <HAL_RCC_OscConfig+0x7c>
 8004d94:	4baf      	ldr	r3, [pc, #700]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	4bae      	ldr	r3, [pc, #696]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004d9a:	2180      	movs	r1, #128	; 0x80
 8004d9c:	0249      	lsls	r1, r1, #9
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	601a      	str	r2, [r3, #0]
 8004da2:	e02f      	b.n	8004e04 <HAL_RCC_OscConfig+0xdc>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d10c      	bne.n	8004dc6 <HAL_RCC_OscConfig+0x9e>
 8004dac:	4ba9      	ldr	r3, [pc, #676]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	4ba8      	ldr	r3, [pc, #672]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004db2:	49a9      	ldr	r1, [pc, #676]	; (8005058 <HAL_RCC_OscConfig+0x330>)
 8004db4:	400a      	ands	r2, r1
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	4ba6      	ldr	r3, [pc, #664]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	4ba5      	ldr	r3, [pc, #660]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004dbe:	49a7      	ldr	r1, [pc, #668]	; (800505c <HAL_RCC_OscConfig+0x334>)
 8004dc0:	400a      	ands	r2, r1
 8004dc2:	601a      	str	r2, [r3, #0]
 8004dc4:	e01e      	b.n	8004e04 <HAL_RCC_OscConfig+0xdc>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	2b05      	cmp	r3, #5
 8004dcc:	d10e      	bne.n	8004dec <HAL_RCC_OscConfig+0xc4>
 8004dce:	4ba1      	ldr	r3, [pc, #644]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	4ba0      	ldr	r3, [pc, #640]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004dd4:	2180      	movs	r1, #128	; 0x80
 8004dd6:	02c9      	lsls	r1, r1, #11
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	601a      	str	r2, [r3, #0]
 8004ddc:	4b9d      	ldr	r3, [pc, #628]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	4b9c      	ldr	r3, [pc, #624]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004de2:	2180      	movs	r1, #128	; 0x80
 8004de4:	0249      	lsls	r1, r1, #9
 8004de6:	430a      	orrs	r2, r1
 8004de8:	601a      	str	r2, [r3, #0]
 8004dea:	e00b      	b.n	8004e04 <HAL_RCC_OscConfig+0xdc>
 8004dec:	4b99      	ldr	r3, [pc, #612]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	4b98      	ldr	r3, [pc, #608]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004df2:	4999      	ldr	r1, [pc, #612]	; (8005058 <HAL_RCC_OscConfig+0x330>)
 8004df4:	400a      	ands	r2, r1
 8004df6:	601a      	str	r2, [r3, #0]
 8004df8:	4b96      	ldr	r3, [pc, #600]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	4b95      	ldr	r3, [pc, #596]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004dfe:	4997      	ldr	r1, [pc, #604]	; (800505c <HAL_RCC_OscConfig+0x334>)
 8004e00:	400a      	ands	r2, r1
 8004e02:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d014      	beq.n	8004e36 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e0c:	f7fd fbb2 	bl	8002574 <HAL_GetTick>
 8004e10:	0003      	movs	r3, r0
 8004e12:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e14:	e008      	b.n	8004e28 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e16:	f7fd fbad 	bl	8002574 <HAL_GetTick>
 8004e1a:	0002      	movs	r2, r0
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	2b64      	cmp	r3, #100	; 0x64
 8004e22:	d901      	bls.n	8004e28 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004e24:	2303      	movs	r3, #3
 8004e26:	e28a      	b.n	800533e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e28:	4b8a      	ldr	r3, [pc, #552]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	2380      	movs	r3, #128	; 0x80
 8004e2e:	029b      	lsls	r3, r3, #10
 8004e30:	4013      	ands	r3, r2
 8004e32:	d0f0      	beq.n	8004e16 <HAL_RCC_OscConfig+0xee>
 8004e34:	e015      	b.n	8004e62 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e36:	f7fd fb9d 	bl	8002574 <HAL_GetTick>
 8004e3a:	0003      	movs	r3, r0
 8004e3c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e40:	f7fd fb98 	bl	8002574 <HAL_GetTick>
 8004e44:	0002      	movs	r2, r0
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b64      	cmp	r3, #100	; 0x64
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e275      	b.n	800533e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e52:	4b80      	ldr	r3, [pc, #512]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	2380      	movs	r3, #128	; 0x80
 8004e58:	029b      	lsls	r3, r3, #10
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	d1f0      	bne.n	8004e40 <HAL_RCC_OscConfig+0x118>
 8004e5e:	e000      	b.n	8004e62 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e60:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2202      	movs	r2, #2
 8004e68:	4013      	ands	r3, r2
 8004e6a:	d100      	bne.n	8004e6e <HAL_RCC_OscConfig+0x146>
 8004e6c:	e069      	b.n	8004f42 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004e6e:	4b79      	ldr	r3, [pc, #484]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	220c      	movs	r2, #12
 8004e74:	4013      	ands	r3, r2
 8004e76:	d00b      	beq.n	8004e90 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004e78:	4b76      	ldr	r3, [pc, #472]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	220c      	movs	r2, #12
 8004e7e:	4013      	ands	r3, r2
 8004e80:	2b08      	cmp	r3, #8
 8004e82:	d11c      	bne.n	8004ebe <HAL_RCC_OscConfig+0x196>
 8004e84:	4b73      	ldr	r3, [pc, #460]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004e86:	685a      	ldr	r2, [r3, #4]
 8004e88:	2380      	movs	r3, #128	; 0x80
 8004e8a:	025b      	lsls	r3, r3, #9
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	d116      	bne.n	8004ebe <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e90:	4b70      	ldr	r3, [pc, #448]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2202      	movs	r2, #2
 8004e96:	4013      	ands	r3, r2
 8004e98:	d005      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x17e>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d001      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e24b      	b.n	800533e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea6:	4b6b      	ldr	r3, [pc, #428]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	22f8      	movs	r2, #248	; 0xf8
 8004eac:	4393      	bics	r3, r2
 8004eae:	0019      	movs	r1, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	00da      	lsls	r2, r3, #3
 8004eb6:	4b67      	ldr	r3, [pc, #412]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ebc:	e041      	b.n	8004f42 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d024      	beq.n	8004f10 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ec6:	4b63      	ldr	r3, [pc, #396]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	4b62      	ldr	r3, [pc, #392]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004ecc:	2101      	movs	r1, #1
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed2:	f7fd fb4f 	bl	8002574 <HAL_GetTick>
 8004ed6:	0003      	movs	r3, r0
 8004ed8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eda:	e008      	b.n	8004eee <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004edc:	f7fd fb4a 	bl	8002574 <HAL_GetTick>
 8004ee0:	0002      	movs	r2, r0
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d901      	bls.n	8004eee <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e227      	b.n	800533e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eee:	4b59      	ldr	r3, [pc, #356]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	d0f1      	beq.n	8004edc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ef8:	4b56      	ldr	r3, [pc, #344]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	22f8      	movs	r2, #248	; 0xf8
 8004efe:	4393      	bics	r3, r2
 8004f00:	0019      	movs	r1, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	691b      	ldr	r3, [r3, #16]
 8004f06:	00da      	lsls	r2, r3, #3
 8004f08:	4b52      	ldr	r3, [pc, #328]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	601a      	str	r2, [r3, #0]
 8004f0e:	e018      	b.n	8004f42 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f10:	4b50      	ldr	r3, [pc, #320]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	4b4f      	ldr	r3, [pc, #316]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004f16:	2101      	movs	r1, #1
 8004f18:	438a      	bics	r2, r1
 8004f1a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f1c:	f7fd fb2a 	bl	8002574 <HAL_GetTick>
 8004f20:	0003      	movs	r3, r0
 8004f22:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f24:	e008      	b.n	8004f38 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f26:	f7fd fb25 	bl	8002574 <HAL_GetTick>
 8004f2a:	0002      	movs	r2, r0
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d901      	bls.n	8004f38 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e202      	b.n	800533e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f38:	4b46      	ldr	r3, [pc, #280]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2202      	movs	r2, #2
 8004f3e:	4013      	ands	r3, r2
 8004f40:	d1f1      	bne.n	8004f26 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2208      	movs	r2, #8
 8004f48:	4013      	ands	r3, r2
 8004f4a:	d036      	beq.n	8004fba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d019      	beq.n	8004f88 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f54:	4b3f      	ldr	r3, [pc, #252]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004f56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f58:	4b3e      	ldr	r3, [pc, #248]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004f5a:	2101      	movs	r1, #1
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f60:	f7fd fb08 	bl	8002574 <HAL_GetTick>
 8004f64:	0003      	movs	r3, r0
 8004f66:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f68:	e008      	b.n	8004f7c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f6a:	f7fd fb03 	bl	8002574 <HAL_GetTick>
 8004f6e:	0002      	movs	r2, r0
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d901      	bls.n	8004f7c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e1e0      	b.n	800533e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f7c:	4b35      	ldr	r3, [pc, #212]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f80:	2202      	movs	r2, #2
 8004f82:	4013      	ands	r3, r2
 8004f84:	d0f1      	beq.n	8004f6a <HAL_RCC_OscConfig+0x242>
 8004f86:	e018      	b.n	8004fba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f88:	4b32      	ldr	r3, [pc, #200]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004f8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f8c:	4b31      	ldr	r3, [pc, #196]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004f8e:	2101      	movs	r1, #1
 8004f90:	438a      	bics	r2, r1
 8004f92:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f94:	f7fd faee 	bl	8002574 <HAL_GetTick>
 8004f98:	0003      	movs	r3, r0
 8004f9a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f9c:	e008      	b.n	8004fb0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f9e:	f7fd fae9 	bl	8002574 <HAL_GetTick>
 8004fa2:	0002      	movs	r2, r0
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d901      	bls.n	8004fb0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e1c6      	b.n	800533e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fb0:	4b28      	ldr	r3, [pc, #160]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb4:	2202      	movs	r2, #2
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	d1f1      	bne.n	8004f9e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2204      	movs	r2, #4
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	d100      	bne.n	8004fc6 <HAL_RCC_OscConfig+0x29e>
 8004fc4:	e0b4      	b.n	8005130 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fc6:	201f      	movs	r0, #31
 8004fc8:	183b      	adds	r3, r7, r0
 8004fca:	2200      	movs	r2, #0
 8004fcc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fce:	4b21      	ldr	r3, [pc, #132]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004fd0:	69da      	ldr	r2, [r3, #28]
 8004fd2:	2380      	movs	r3, #128	; 0x80
 8004fd4:	055b      	lsls	r3, r3, #21
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	d110      	bne.n	8004ffc <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fda:	4b1e      	ldr	r3, [pc, #120]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004fdc:	69da      	ldr	r2, [r3, #28]
 8004fde:	4b1d      	ldr	r3, [pc, #116]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004fe0:	2180      	movs	r1, #128	; 0x80
 8004fe2:	0549      	lsls	r1, r1, #21
 8004fe4:	430a      	orrs	r2, r1
 8004fe6:	61da      	str	r2, [r3, #28]
 8004fe8:	4b1a      	ldr	r3, [pc, #104]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8004fea:	69da      	ldr	r2, [r3, #28]
 8004fec:	2380      	movs	r3, #128	; 0x80
 8004fee:	055b      	lsls	r3, r3, #21
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	60fb      	str	r3, [r7, #12]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004ff6:	183b      	adds	r3, r7, r0
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ffc:	4b18      	ldr	r3, [pc, #96]	; (8005060 <HAL_RCC_OscConfig+0x338>)
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	2380      	movs	r3, #128	; 0x80
 8005002:	005b      	lsls	r3, r3, #1
 8005004:	4013      	ands	r3, r2
 8005006:	d11a      	bne.n	800503e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005008:	4b15      	ldr	r3, [pc, #84]	; (8005060 <HAL_RCC_OscConfig+0x338>)
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	4b14      	ldr	r3, [pc, #80]	; (8005060 <HAL_RCC_OscConfig+0x338>)
 800500e:	2180      	movs	r1, #128	; 0x80
 8005010:	0049      	lsls	r1, r1, #1
 8005012:	430a      	orrs	r2, r1
 8005014:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005016:	f7fd faad 	bl	8002574 <HAL_GetTick>
 800501a:	0003      	movs	r3, r0
 800501c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800501e:	e008      	b.n	8005032 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005020:	f7fd faa8 	bl	8002574 <HAL_GetTick>
 8005024:	0002      	movs	r2, r0
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	2b64      	cmp	r3, #100	; 0x64
 800502c:	d901      	bls.n	8005032 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e185      	b.n	800533e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005032:	4b0b      	ldr	r3, [pc, #44]	; (8005060 <HAL_RCC_OscConfig+0x338>)
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	2380      	movs	r3, #128	; 0x80
 8005038:	005b      	lsls	r3, r3, #1
 800503a:	4013      	ands	r3, r2
 800503c:	d0f0      	beq.n	8005020 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	2b01      	cmp	r3, #1
 8005044:	d10e      	bne.n	8005064 <HAL_RCC_OscConfig+0x33c>
 8005046:	4b03      	ldr	r3, [pc, #12]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 8005048:	6a1a      	ldr	r2, [r3, #32]
 800504a:	4b02      	ldr	r3, [pc, #8]	; (8005054 <HAL_RCC_OscConfig+0x32c>)
 800504c:	2101      	movs	r1, #1
 800504e:	430a      	orrs	r2, r1
 8005050:	621a      	str	r2, [r3, #32]
 8005052:	e035      	b.n	80050c0 <HAL_RCC_OscConfig+0x398>
 8005054:	40021000 	.word	0x40021000
 8005058:	fffeffff 	.word	0xfffeffff
 800505c:	fffbffff 	.word	0xfffbffff
 8005060:	40007000 	.word	0x40007000
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10c      	bne.n	8005086 <HAL_RCC_OscConfig+0x35e>
 800506c:	4bb6      	ldr	r3, [pc, #728]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 800506e:	6a1a      	ldr	r2, [r3, #32]
 8005070:	4bb5      	ldr	r3, [pc, #724]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005072:	2101      	movs	r1, #1
 8005074:	438a      	bics	r2, r1
 8005076:	621a      	str	r2, [r3, #32]
 8005078:	4bb3      	ldr	r3, [pc, #716]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 800507a:	6a1a      	ldr	r2, [r3, #32]
 800507c:	4bb2      	ldr	r3, [pc, #712]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 800507e:	2104      	movs	r1, #4
 8005080:	438a      	bics	r2, r1
 8005082:	621a      	str	r2, [r3, #32]
 8005084:	e01c      	b.n	80050c0 <HAL_RCC_OscConfig+0x398>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	2b05      	cmp	r3, #5
 800508c:	d10c      	bne.n	80050a8 <HAL_RCC_OscConfig+0x380>
 800508e:	4bae      	ldr	r3, [pc, #696]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005090:	6a1a      	ldr	r2, [r3, #32]
 8005092:	4bad      	ldr	r3, [pc, #692]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005094:	2104      	movs	r1, #4
 8005096:	430a      	orrs	r2, r1
 8005098:	621a      	str	r2, [r3, #32]
 800509a:	4bab      	ldr	r3, [pc, #684]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 800509c:	6a1a      	ldr	r2, [r3, #32]
 800509e:	4baa      	ldr	r3, [pc, #680]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80050a0:	2101      	movs	r1, #1
 80050a2:	430a      	orrs	r2, r1
 80050a4:	621a      	str	r2, [r3, #32]
 80050a6:	e00b      	b.n	80050c0 <HAL_RCC_OscConfig+0x398>
 80050a8:	4ba7      	ldr	r3, [pc, #668]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80050aa:	6a1a      	ldr	r2, [r3, #32]
 80050ac:	4ba6      	ldr	r3, [pc, #664]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80050ae:	2101      	movs	r1, #1
 80050b0:	438a      	bics	r2, r1
 80050b2:	621a      	str	r2, [r3, #32]
 80050b4:	4ba4      	ldr	r3, [pc, #656]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80050b6:	6a1a      	ldr	r2, [r3, #32]
 80050b8:	4ba3      	ldr	r3, [pc, #652]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80050ba:	2104      	movs	r1, #4
 80050bc:	438a      	bics	r2, r1
 80050be:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d014      	beq.n	80050f2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050c8:	f7fd fa54 	bl	8002574 <HAL_GetTick>
 80050cc:	0003      	movs	r3, r0
 80050ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050d0:	e009      	b.n	80050e6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050d2:	f7fd fa4f 	bl	8002574 <HAL_GetTick>
 80050d6:	0002      	movs	r2, r0
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	4a9b      	ldr	r2, [pc, #620]	; (800534c <HAL_RCC_OscConfig+0x624>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e12b      	b.n	800533e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050e6:	4b98      	ldr	r3, [pc, #608]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	2202      	movs	r2, #2
 80050ec:	4013      	ands	r3, r2
 80050ee:	d0f0      	beq.n	80050d2 <HAL_RCC_OscConfig+0x3aa>
 80050f0:	e013      	b.n	800511a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050f2:	f7fd fa3f 	bl	8002574 <HAL_GetTick>
 80050f6:	0003      	movs	r3, r0
 80050f8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050fa:	e009      	b.n	8005110 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050fc:	f7fd fa3a 	bl	8002574 <HAL_GetTick>
 8005100:	0002      	movs	r2, r0
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	4a91      	ldr	r2, [pc, #580]	; (800534c <HAL_RCC_OscConfig+0x624>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d901      	bls.n	8005110 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e116      	b.n	800533e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005110:	4b8d      	ldr	r3, [pc, #564]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005112:	6a1b      	ldr	r3, [r3, #32]
 8005114:	2202      	movs	r2, #2
 8005116:	4013      	ands	r3, r2
 8005118:	d1f0      	bne.n	80050fc <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800511a:	231f      	movs	r3, #31
 800511c:	18fb      	adds	r3, r7, r3
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d105      	bne.n	8005130 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005124:	4b88      	ldr	r3, [pc, #544]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005126:	69da      	ldr	r2, [r3, #28]
 8005128:	4b87      	ldr	r3, [pc, #540]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 800512a:	4989      	ldr	r1, [pc, #548]	; (8005350 <HAL_RCC_OscConfig+0x628>)
 800512c:	400a      	ands	r2, r1
 800512e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2210      	movs	r2, #16
 8005136:	4013      	ands	r3, r2
 8005138:	d063      	beq.n	8005202 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d12a      	bne.n	8005198 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005142:	4b81      	ldr	r3, [pc, #516]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005144:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005146:	4b80      	ldr	r3, [pc, #512]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005148:	2104      	movs	r1, #4
 800514a:	430a      	orrs	r2, r1
 800514c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800514e:	4b7e      	ldr	r3, [pc, #504]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005150:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005152:	4b7d      	ldr	r3, [pc, #500]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005154:	2101      	movs	r1, #1
 8005156:	430a      	orrs	r2, r1
 8005158:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800515a:	f7fd fa0b 	bl	8002574 <HAL_GetTick>
 800515e:	0003      	movs	r3, r0
 8005160:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005162:	e008      	b.n	8005176 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005164:	f7fd fa06 	bl	8002574 <HAL_GetTick>
 8005168:	0002      	movs	r2, r0
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b02      	cmp	r3, #2
 8005170:	d901      	bls.n	8005176 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e0e3      	b.n	800533e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005176:	4b74      	ldr	r3, [pc, #464]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800517a:	2202      	movs	r2, #2
 800517c:	4013      	ands	r3, r2
 800517e:	d0f1      	beq.n	8005164 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005180:	4b71      	ldr	r3, [pc, #452]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005184:	22f8      	movs	r2, #248	; 0xf8
 8005186:	4393      	bics	r3, r2
 8005188:	0019      	movs	r1, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	699b      	ldr	r3, [r3, #24]
 800518e:	00da      	lsls	r2, r3, #3
 8005190:	4b6d      	ldr	r3, [pc, #436]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005192:	430a      	orrs	r2, r1
 8005194:	635a      	str	r2, [r3, #52]	; 0x34
 8005196:	e034      	b.n	8005202 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	3305      	adds	r3, #5
 800519e:	d111      	bne.n	80051c4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80051a0:	4b69      	ldr	r3, [pc, #420]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80051a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051a4:	4b68      	ldr	r3, [pc, #416]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80051a6:	2104      	movs	r1, #4
 80051a8:	438a      	bics	r2, r1
 80051aa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80051ac:	4b66      	ldr	r3, [pc, #408]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80051ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051b0:	22f8      	movs	r2, #248	; 0xf8
 80051b2:	4393      	bics	r3, r2
 80051b4:	0019      	movs	r1, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	00da      	lsls	r2, r3, #3
 80051bc:	4b62      	ldr	r3, [pc, #392]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80051be:	430a      	orrs	r2, r1
 80051c0:	635a      	str	r2, [r3, #52]	; 0x34
 80051c2:	e01e      	b.n	8005202 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80051c4:	4b60      	ldr	r3, [pc, #384]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80051c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051c8:	4b5f      	ldr	r3, [pc, #380]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80051ca:	2104      	movs	r1, #4
 80051cc:	430a      	orrs	r2, r1
 80051ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80051d0:	4b5d      	ldr	r3, [pc, #372]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80051d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051d4:	4b5c      	ldr	r3, [pc, #368]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80051d6:	2101      	movs	r1, #1
 80051d8:	438a      	bics	r2, r1
 80051da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051dc:	f7fd f9ca 	bl	8002574 <HAL_GetTick>
 80051e0:	0003      	movs	r3, r0
 80051e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80051e4:	e008      	b.n	80051f8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80051e6:	f7fd f9c5 	bl	8002574 <HAL_GetTick>
 80051ea:	0002      	movs	r2, r0
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d901      	bls.n	80051f8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e0a2      	b.n	800533e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80051f8:	4b53      	ldr	r3, [pc, #332]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80051fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051fc:	2202      	movs	r2, #2
 80051fe:	4013      	ands	r3, r2
 8005200:	d1f1      	bne.n	80051e6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d100      	bne.n	800520c <HAL_RCC_OscConfig+0x4e4>
 800520a:	e097      	b.n	800533c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800520c:	4b4e      	ldr	r3, [pc, #312]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	220c      	movs	r2, #12
 8005212:	4013      	ands	r3, r2
 8005214:	2b08      	cmp	r3, #8
 8005216:	d100      	bne.n	800521a <HAL_RCC_OscConfig+0x4f2>
 8005218:	e06b      	b.n	80052f2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	2b02      	cmp	r3, #2
 8005220:	d14c      	bne.n	80052bc <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005222:	4b49      	ldr	r3, [pc, #292]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	4b48      	ldr	r3, [pc, #288]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005228:	494a      	ldr	r1, [pc, #296]	; (8005354 <HAL_RCC_OscConfig+0x62c>)
 800522a:	400a      	ands	r2, r1
 800522c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800522e:	f7fd f9a1 	bl	8002574 <HAL_GetTick>
 8005232:	0003      	movs	r3, r0
 8005234:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005236:	e008      	b.n	800524a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005238:	f7fd f99c 	bl	8002574 <HAL_GetTick>
 800523c:	0002      	movs	r2, r0
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	1ad3      	subs	r3, r2, r3
 8005242:	2b02      	cmp	r3, #2
 8005244:	d901      	bls.n	800524a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e079      	b.n	800533e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800524a:	4b3f      	ldr	r3, [pc, #252]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	2380      	movs	r3, #128	; 0x80
 8005250:	049b      	lsls	r3, r3, #18
 8005252:	4013      	ands	r3, r2
 8005254:	d1f0      	bne.n	8005238 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005256:	4b3c      	ldr	r3, [pc, #240]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800525a:	220f      	movs	r2, #15
 800525c:	4393      	bics	r3, r2
 800525e:	0019      	movs	r1, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005264:	4b38      	ldr	r3, [pc, #224]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005266:	430a      	orrs	r2, r1
 8005268:	62da      	str	r2, [r3, #44]	; 0x2c
 800526a:	4b37      	ldr	r3, [pc, #220]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	4a3a      	ldr	r2, [pc, #232]	; (8005358 <HAL_RCC_OscConfig+0x630>)
 8005270:	4013      	ands	r3, r2
 8005272:	0019      	movs	r1, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527c:	431a      	orrs	r2, r3
 800527e:	4b32      	ldr	r3, [pc, #200]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005280:	430a      	orrs	r2, r1
 8005282:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005284:	4b30      	ldr	r3, [pc, #192]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	4b2f      	ldr	r3, [pc, #188]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 800528a:	2180      	movs	r1, #128	; 0x80
 800528c:	0449      	lsls	r1, r1, #17
 800528e:	430a      	orrs	r2, r1
 8005290:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005292:	f7fd f96f 	bl	8002574 <HAL_GetTick>
 8005296:	0003      	movs	r3, r0
 8005298:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800529a:	e008      	b.n	80052ae <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800529c:	f7fd f96a 	bl	8002574 <HAL_GetTick>
 80052a0:	0002      	movs	r2, r0
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d901      	bls.n	80052ae <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e047      	b.n	800533e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052ae:	4b26      	ldr	r3, [pc, #152]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	2380      	movs	r3, #128	; 0x80
 80052b4:	049b      	lsls	r3, r3, #18
 80052b6:	4013      	ands	r3, r2
 80052b8:	d0f0      	beq.n	800529c <HAL_RCC_OscConfig+0x574>
 80052ba:	e03f      	b.n	800533c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052bc:	4b22      	ldr	r3, [pc, #136]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	4b21      	ldr	r3, [pc, #132]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80052c2:	4924      	ldr	r1, [pc, #144]	; (8005354 <HAL_RCC_OscConfig+0x62c>)
 80052c4:	400a      	ands	r2, r1
 80052c6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c8:	f7fd f954 	bl	8002574 <HAL_GetTick>
 80052cc:	0003      	movs	r3, r0
 80052ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052d0:	e008      	b.n	80052e4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052d2:	f7fd f94f 	bl	8002574 <HAL_GetTick>
 80052d6:	0002      	movs	r2, r0
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d901      	bls.n	80052e4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e02c      	b.n	800533e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052e4:	4b18      	ldr	r3, [pc, #96]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	2380      	movs	r3, #128	; 0x80
 80052ea:	049b      	lsls	r3, r3, #18
 80052ec:	4013      	ands	r3, r2
 80052ee:	d1f0      	bne.n	80052d2 <HAL_RCC_OscConfig+0x5aa>
 80052f0:	e024      	b.n	800533c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d101      	bne.n	80052fe <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e01f      	b.n	800533e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80052fe:	4b12      	ldr	r3, [pc, #72]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005304:	4b10      	ldr	r3, [pc, #64]	; (8005348 <HAL_RCC_OscConfig+0x620>)
 8005306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005308:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	2380      	movs	r3, #128	; 0x80
 800530e:	025b      	lsls	r3, r3, #9
 8005310:	401a      	ands	r2, r3
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005316:	429a      	cmp	r2, r3
 8005318:	d10e      	bne.n	8005338 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	220f      	movs	r2, #15
 800531e:	401a      	ands	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005324:	429a      	cmp	r2, r3
 8005326:	d107      	bne.n	8005338 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	23f0      	movs	r3, #240	; 0xf0
 800532c:	039b      	lsls	r3, r3, #14
 800532e:	401a      	ands	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005334:	429a      	cmp	r2, r3
 8005336:	d001      	beq.n	800533c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e000      	b.n	800533e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	0018      	movs	r0, r3
 8005340:	46bd      	mov	sp, r7
 8005342:	b008      	add	sp, #32
 8005344:	bd80      	pop	{r7, pc}
 8005346:	46c0      	nop			; (mov r8, r8)
 8005348:	40021000 	.word	0x40021000
 800534c:	00001388 	.word	0x00001388
 8005350:	efffffff 	.word	0xefffffff
 8005354:	feffffff 	.word	0xfeffffff
 8005358:	ffc2ffff 	.word	0xffc2ffff

0800535c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d101      	bne.n	8005370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e0b3      	b.n	80054d8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005370:	4b5b      	ldr	r3, [pc, #364]	; (80054e0 <HAL_RCC_ClockConfig+0x184>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2201      	movs	r2, #1
 8005376:	4013      	ands	r3, r2
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	429a      	cmp	r2, r3
 800537c:	d911      	bls.n	80053a2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800537e:	4b58      	ldr	r3, [pc, #352]	; (80054e0 <HAL_RCC_ClockConfig+0x184>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2201      	movs	r2, #1
 8005384:	4393      	bics	r3, r2
 8005386:	0019      	movs	r1, r3
 8005388:	4b55      	ldr	r3, [pc, #340]	; (80054e0 <HAL_RCC_ClockConfig+0x184>)
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	430a      	orrs	r2, r1
 800538e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005390:	4b53      	ldr	r3, [pc, #332]	; (80054e0 <HAL_RCC_ClockConfig+0x184>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2201      	movs	r2, #1
 8005396:	4013      	ands	r3, r2
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	429a      	cmp	r2, r3
 800539c:	d001      	beq.n	80053a2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e09a      	b.n	80054d8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2202      	movs	r2, #2
 80053a8:	4013      	ands	r3, r2
 80053aa:	d015      	beq.n	80053d8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2204      	movs	r2, #4
 80053b2:	4013      	ands	r3, r2
 80053b4:	d006      	beq.n	80053c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80053b6:	4b4b      	ldr	r3, [pc, #300]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 80053b8:	685a      	ldr	r2, [r3, #4]
 80053ba:	4b4a      	ldr	r3, [pc, #296]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 80053bc:	21e0      	movs	r1, #224	; 0xe0
 80053be:	00c9      	lsls	r1, r1, #3
 80053c0:	430a      	orrs	r2, r1
 80053c2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053c4:	4b47      	ldr	r3, [pc, #284]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	22f0      	movs	r2, #240	; 0xf0
 80053ca:	4393      	bics	r3, r2
 80053cc:	0019      	movs	r1, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689a      	ldr	r2, [r3, #8]
 80053d2:	4b44      	ldr	r3, [pc, #272]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 80053d4:	430a      	orrs	r2, r1
 80053d6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2201      	movs	r2, #1
 80053de:	4013      	ands	r3, r2
 80053e0:	d040      	beq.n	8005464 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d107      	bne.n	80053fa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053ea:	4b3e      	ldr	r3, [pc, #248]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	2380      	movs	r3, #128	; 0x80
 80053f0:	029b      	lsls	r3, r3, #10
 80053f2:	4013      	ands	r3, r2
 80053f4:	d114      	bne.n	8005420 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e06e      	b.n	80054d8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d107      	bne.n	8005412 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005402:	4b38      	ldr	r3, [pc, #224]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	2380      	movs	r3, #128	; 0x80
 8005408:	049b      	lsls	r3, r3, #18
 800540a:	4013      	ands	r3, r2
 800540c:	d108      	bne.n	8005420 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e062      	b.n	80054d8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005412:	4b34      	ldr	r3, [pc, #208]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2202      	movs	r2, #2
 8005418:	4013      	ands	r3, r2
 800541a:	d101      	bne.n	8005420 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e05b      	b.n	80054d8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005420:	4b30      	ldr	r3, [pc, #192]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	2203      	movs	r2, #3
 8005426:	4393      	bics	r3, r2
 8005428:	0019      	movs	r1, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	4b2d      	ldr	r3, [pc, #180]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 8005430:	430a      	orrs	r2, r1
 8005432:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005434:	f7fd f89e 	bl	8002574 <HAL_GetTick>
 8005438:	0003      	movs	r3, r0
 800543a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800543c:	e009      	b.n	8005452 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800543e:	f7fd f899 	bl	8002574 <HAL_GetTick>
 8005442:	0002      	movs	r2, r0
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	4a27      	ldr	r2, [pc, #156]	; (80054e8 <HAL_RCC_ClockConfig+0x18c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e042      	b.n	80054d8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005452:	4b24      	ldr	r3, [pc, #144]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	220c      	movs	r2, #12
 8005458:	401a      	ands	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	429a      	cmp	r2, r3
 8005462:	d1ec      	bne.n	800543e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005464:	4b1e      	ldr	r3, [pc, #120]	; (80054e0 <HAL_RCC_ClockConfig+0x184>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2201      	movs	r2, #1
 800546a:	4013      	ands	r3, r2
 800546c:	683a      	ldr	r2, [r7, #0]
 800546e:	429a      	cmp	r2, r3
 8005470:	d211      	bcs.n	8005496 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005472:	4b1b      	ldr	r3, [pc, #108]	; (80054e0 <HAL_RCC_ClockConfig+0x184>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2201      	movs	r2, #1
 8005478:	4393      	bics	r3, r2
 800547a:	0019      	movs	r1, r3
 800547c:	4b18      	ldr	r3, [pc, #96]	; (80054e0 <HAL_RCC_ClockConfig+0x184>)
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	430a      	orrs	r2, r1
 8005482:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005484:	4b16      	ldr	r3, [pc, #88]	; (80054e0 <HAL_RCC_ClockConfig+0x184>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2201      	movs	r2, #1
 800548a:	4013      	ands	r3, r2
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	429a      	cmp	r2, r3
 8005490:	d001      	beq.n	8005496 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e020      	b.n	80054d8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2204      	movs	r2, #4
 800549c:	4013      	ands	r3, r2
 800549e:	d009      	beq.n	80054b4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80054a0:	4b10      	ldr	r3, [pc, #64]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	4a11      	ldr	r2, [pc, #68]	; (80054ec <HAL_RCC_ClockConfig+0x190>)
 80054a6:	4013      	ands	r3, r2
 80054a8:	0019      	movs	r1, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68da      	ldr	r2, [r3, #12]
 80054ae:	4b0d      	ldr	r3, [pc, #52]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 80054b0:	430a      	orrs	r2, r1
 80054b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80054b4:	f000 f820 	bl	80054f8 <HAL_RCC_GetSysClockFreq>
 80054b8:	0001      	movs	r1, r0
 80054ba:	4b0a      	ldr	r3, [pc, #40]	; (80054e4 <HAL_RCC_ClockConfig+0x188>)
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	091b      	lsrs	r3, r3, #4
 80054c0:	220f      	movs	r2, #15
 80054c2:	4013      	ands	r3, r2
 80054c4:	4a0a      	ldr	r2, [pc, #40]	; (80054f0 <HAL_RCC_ClockConfig+0x194>)
 80054c6:	5cd3      	ldrb	r3, [r2, r3]
 80054c8:	000a      	movs	r2, r1
 80054ca:	40da      	lsrs	r2, r3
 80054cc:	4b09      	ldr	r3, [pc, #36]	; (80054f4 <HAL_RCC_ClockConfig+0x198>)
 80054ce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80054d0:	2000      	movs	r0, #0
 80054d2:	f7fd f809 	bl	80024e8 <HAL_InitTick>
  
  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	0018      	movs	r0, r3
 80054da:	46bd      	mov	sp, r7
 80054dc:	b004      	add	sp, #16
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40022000 	.word	0x40022000
 80054e4:	40021000 	.word	0x40021000
 80054e8:	00001388 	.word	0x00001388
 80054ec:	fffff8ff 	.word	0xfffff8ff
 80054f0:	08006bbc 	.word	0x08006bbc
 80054f4:	20000000 	.word	0x20000000

080054f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b086      	sub	sp, #24
 80054fc:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	60fb      	str	r3, [r7, #12]
 8005502:	2300      	movs	r3, #0
 8005504:	60bb      	str	r3, [r7, #8]
 8005506:	2300      	movs	r3, #0
 8005508:	617b      	str	r3, [r7, #20]
 800550a:	2300      	movs	r3, #0
 800550c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800550e:	2300      	movs	r3, #0
 8005510:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005512:	4b20      	ldr	r3, [pc, #128]	; (8005594 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	220c      	movs	r2, #12
 800551c:	4013      	ands	r3, r2
 800551e:	2b04      	cmp	r3, #4
 8005520:	d002      	beq.n	8005528 <HAL_RCC_GetSysClockFreq+0x30>
 8005522:	2b08      	cmp	r3, #8
 8005524:	d003      	beq.n	800552e <HAL_RCC_GetSysClockFreq+0x36>
 8005526:	e02c      	b.n	8005582 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005528:	4b1b      	ldr	r3, [pc, #108]	; (8005598 <HAL_RCC_GetSysClockFreq+0xa0>)
 800552a:	613b      	str	r3, [r7, #16]
      break;
 800552c:	e02c      	b.n	8005588 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	0c9b      	lsrs	r3, r3, #18
 8005532:	220f      	movs	r2, #15
 8005534:	4013      	ands	r3, r2
 8005536:	4a19      	ldr	r2, [pc, #100]	; (800559c <HAL_RCC_GetSysClockFreq+0xa4>)
 8005538:	5cd3      	ldrb	r3, [r2, r3]
 800553a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800553c:	4b15      	ldr	r3, [pc, #84]	; (8005594 <HAL_RCC_GetSysClockFreq+0x9c>)
 800553e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005540:	220f      	movs	r2, #15
 8005542:	4013      	ands	r3, r2
 8005544:	4a16      	ldr	r2, [pc, #88]	; (80055a0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8005546:	5cd3      	ldrb	r3, [r2, r3]
 8005548:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	2380      	movs	r3, #128	; 0x80
 800554e:	025b      	lsls	r3, r3, #9
 8005550:	4013      	ands	r3, r2
 8005552:	d009      	beq.n	8005568 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005554:	68b9      	ldr	r1, [r7, #8]
 8005556:	4810      	ldr	r0, [pc, #64]	; (8005598 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005558:	f7fa fdd6 	bl	8000108 <__udivsi3>
 800555c:	0003      	movs	r3, r0
 800555e:	001a      	movs	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4353      	muls	r3, r2
 8005564:	617b      	str	r3, [r7, #20]
 8005566:	e009      	b.n	800557c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005568:	6879      	ldr	r1, [r7, #4]
 800556a:	000a      	movs	r2, r1
 800556c:	0152      	lsls	r2, r2, #5
 800556e:	1a52      	subs	r2, r2, r1
 8005570:	0193      	lsls	r3, r2, #6
 8005572:	1a9b      	subs	r3, r3, r2
 8005574:	00db      	lsls	r3, r3, #3
 8005576:	185b      	adds	r3, r3, r1
 8005578:	021b      	lsls	r3, r3, #8
 800557a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	613b      	str	r3, [r7, #16]
      break;
 8005580:	e002      	b.n	8005588 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005582:	4b05      	ldr	r3, [pc, #20]	; (8005598 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005584:	613b      	str	r3, [r7, #16]
      break;
 8005586:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005588:	693b      	ldr	r3, [r7, #16]
}
 800558a:	0018      	movs	r0, r3
 800558c:	46bd      	mov	sp, r7
 800558e:	b006      	add	sp, #24
 8005590:	bd80      	pop	{r7, pc}
 8005592:	46c0      	nop			; (mov r8, r8)
 8005594:	40021000 	.word	0x40021000
 8005598:	007a1200 	.word	0x007a1200
 800559c:	08006bd4 	.word	0x08006bd4
 80055a0:	08006be4 	.word	0x08006be4

080055a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055a8:	4b02      	ldr	r3, [pc, #8]	; (80055b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80055aa:	681b      	ldr	r3, [r3, #0]
}
 80055ac:	0018      	movs	r0, r3
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	46c0      	nop			; (mov r8, r8)
 80055b4:	20000000 	.word	0x20000000

080055b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80055bc:	f7ff fff2 	bl	80055a4 <HAL_RCC_GetHCLKFreq>
 80055c0:	0001      	movs	r1, r0
 80055c2:	4b06      	ldr	r3, [pc, #24]	; (80055dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	0a1b      	lsrs	r3, r3, #8
 80055c8:	2207      	movs	r2, #7
 80055ca:	4013      	ands	r3, r2
 80055cc:	4a04      	ldr	r2, [pc, #16]	; (80055e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80055ce:	5cd3      	ldrb	r3, [r2, r3]
 80055d0:	40d9      	lsrs	r1, r3
 80055d2:	000b      	movs	r3, r1
}    
 80055d4:	0018      	movs	r0, r3
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	46c0      	nop			; (mov r8, r8)
 80055dc:	40021000 	.word	0x40021000
 80055e0:	08006bcc 	.word	0x08006bcc

080055e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b086      	sub	sp, #24
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80055ec:	2300      	movs	r3, #0
 80055ee:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80055f0:	2300      	movs	r3, #0
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	2380      	movs	r3, #128	; 0x80
 80055fa:	025b      	lsls	r3, r3, #9
 80055fc:	4013      	ands	r3, r2
 80055fe:	d100      	bne.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8005600:	e08e      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8005602:	2017      	movs	r0, #23
 8005604:	183b      	adds	r3, r7, r0
 8005606:	2200      	movs	r2, #0
 8005608:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800560a:	4b57      	ldr	r3, [pc, #348]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800560c:	69da      	ldr	r2, [r3, #28]
 800560e:	2380      	movs	r3, #128	; 0x80
 8005610:	055b      	lsls	r3, r3, #21
 8005612:	4013      	ands	r3, r2
 8005614:	d110      	bne.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005616:	4b54      	ldr	r3, [pc, #336]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005618:	69da      	ldr	r2, [r3, #28]
 800561a:	4b53      	ldr	r3, [pc, #332]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800561c:	2180      	movs	r1, #128	; 0x80
 800561e:	0549      	lsls	r1, r1, #21
 8005620:	430a      	orrs	r2, r1
 8005622:	61da      	str	r2, [r3, #28]
 8005624:	4b50      	ldr	r3, [pc, #320]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005626:	69da      	ldr	r2, [r3, #28]
 8005628:	2380      	movs	r3, #128	; 0x80
 800562a:	055b      	lsls	r3, r3, #21
 800562c:	4013      	ands	r3, r2
 800562e:	60bb      	str	r3, [r7, #8]
 8005630:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005632:	183b      	adds	r3, r7, r0
 8005634:	2201      	movs	r2, #1
 8005636:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005638:	4b4c      	ldr	r3, [pc, #304]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	2380      	movs	r3, #128	; 0x80
 800563e:	005b      	lsls	r3, r3, #1
 8005640:	4013      	ands	r3, r2
 8005642:	d11a      	bne.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005644:	4b49      	ldr	r3, [pc, #292]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	4b48      	ldr	r3, [pc, #288]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800564a:	2180      	movs	r1, #128	; 0x80
 800564c:	0049      	lsls	r1, r1, #1
 800564e:	430a      	orrs	r2, r1
 8005650:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005652:	f7fc ff8f 	bl	8002574 <HAL_GetTick>
 8005656:	0003      	movs	r3, r0
 8005658:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800565a:	e008      	b.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800565c:	f7fc ff8a 	bl	8002574 <HAL_GetTick>
 8005660:	0002      	movs	r2, r0
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	2b64      	cmp	r3, #100	; 0x64
 8005668:	d901      	bls.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e077      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800566e:	4b3f      	ldr	r3, [pc, #252]	; (800576c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	2380      	movs	r3, #128	; 0x80
 8005674:	005b      	lsls	r3, r3, #1
 8005676:	4013      	ands	r3, r2
 8005678:	d0f0      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800567a:	4b3b      	ldr	r3, [pc, #236]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800567c:	6a1a      	ldr	r2, [r3, #32]
 800567e:	23c0      	movs	r3, #192	; 0xc0
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	4013      	ands	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d034      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	23c0      	movs	r3, #192	; 0xc0
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	4013      	ands	r3, r2
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	429a      	cmp	r2, r3
 800569a:	d02c      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800569c:	4b32      	ldr	r3, [pc, #200]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800569e:	6a1b      	ldr	r3, [r3, #32]
 80056a0:	4a33      	ldr	r2, [pc, #204]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80056a2:	4013      	ands	r3, r2
 80056a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056a6:	4b30      	ldr	r3, [pc, #192]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80056a8:	6a1a      	ldr	r2, [r3, #32]
 80056aa:	4b2f      	ldr	r3, [pc, #188]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80056ac:	2180      	movs	r1, #128	; 0x80
 80056ae:	0249      	lsls	r1, r1, #9
 80056b0:	430a      	orrs	r2, r1
 80056b2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056b4:	4b2c      	ldr	r3, [pc, #176]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80056b6:	6a1a      	ldr	r2, [r3, #32]
 80056b8:	4b2b      	ldr	r3, [pc, #172]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80056ba:	492e      	ldr	r1, [pc, #184]	; (8005774 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80056bc:	400a      	ands	r2, r1
 80056be:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80056c0:	4b29      	ldr	r3, [pc, #164]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2201      	movs	r2, #1
 80056ca:	4013      	ands	r3, r2
 80056cc:	d013      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ce:	f7fc ff51 	bl	8002574 <HAL_GetTick>
 80056d2:	0003      	movs	r3, r0
 80056d4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056d6:	e009      	b.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056d8:	f7fc ff4c 	bl	8002574 <HAL_GetTick>
 80056dc:	0002      	movs	r2, r0
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	4a25      	ldr	r2, [pc, #148]	; (8005778 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d901      	bls.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e038      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ec:	4b1e      	ldr	r3, [pc, #120]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80056ee:	6a1b      	ldr	r3, [r3, #32]
 80056f0:	2202      	movs	r2, #2
 80056f2:	4013      	ands	r3, r2
 80056f4:	d0f0      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056f6:	4b1c      	ldr	r3, [pc, #112]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80056f8:	6a1b      	ldr	r3, [r3, #32]
 80056fa:	4a1d      	ldr	r2, [pc, #116]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80056fc:	4013      	ands	r3, r2
 80056fe:	0019      	movs	r1, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	4b18      	ldr	r3, [pc, #96]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005706:	430a      	orrs	r2, r1
 8005708:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800570a:	2317      	movs	r3, #23
 800570c:	18fb      	adds	r3, r7, r3
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	2b01      	cmp	r3, #1
 8005712:	d105      	bne.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005714:	4b14      	ldr	r3, [pc, #80]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005716:	69da      	ldr	r2, [r3, #28]
 8005718:	4b13      	ldr	r3, [pc, #76]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800571a:	4918      	ldr	r1, [pc, #96]	; (800577c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800571c:	400a      	ands	r2, r1
 800571e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2201      	movs	r2, #1
 8005726:	4013      	ands	r3, r2
 8005728:	d009      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800572a:	4b0f      	ldr	r3, [pc, #60]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800572c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572e:	2203      	movs	r2, #3
 8005730:	4393      	bics	r3, r2
 8005732:	0019      	movs	r1, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689a      	ldr	r2, [r3, #8]
 8005738:	4b0b      	ldr	r3, [pc, #44]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800573a:	430a      	orrs	r2, r1
 800573c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2220      	movs	r2, #32
 8005744:	4013      	ands	r3, r2
 8005746:	d009      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005748:	4b07      	ldr	r3, [pc, #28]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800574a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800574c:	2210      	movs	r2, #16
 800574e:	4393      	bics	r3, r2
 8005750:	0019      	movs	r1, r3
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	68da      	ldr	r2, [r3, #12]
 8005756:	4b04      	ldr	r3, [pc, #16]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005758:	430a      	orrs	r2, r1
 800575a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	0018      	movs	r0, r3
 8005760:	46bd      	mov	sp, r7
 8005762:	b006      	add	sp, #24
 8005764:	bd80      	pop	{r7, pc}
 8005766:	46c0      	nop			; (mov r8, r8)
 8005768:	40021000 	.word	0x40021000
 800576c:	40007000 	.word	0x40007000
 8005770:	fffffcff 	.word	0xfffffcff
 8005774:	fffeffff 	.word	0xfffeffff
 8005778:	00001388 	.word	0x00001388
 800577c:	efffffff 	.word	0xefffffff

08005780 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d101      	bne.n	8005792 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e042      	b.n	8005818 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	223d      	movs	r2, #61	; 0x3d
 8005796:	5c9b      	ldrb	r3, [r3, r2]
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d107      	bne.n	80057ae <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	223c      	movs	r2, #60	; 0x3c
 80057a2:	2100      	movs	r1, #0
 80057a4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	0018      	movs	r0, r3
 80057aa:	f7fc fd1d 	bl	80021e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	223d      	movs	r2, #61	; 0x3d
 80057b2:	2102      	movs	r1, #2
 80057b4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	3304      	adds	r3, #4
 80057be:	0019      	movs	r1, r3
 80057c0:	0010      	movs	r0, r2
 80057c2:	f000 f9dd 	bl	8005b80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2246      	movs	r2, #70	; 0x46
 80057ca:	2101      	movs	r1, #1
 80057cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	223e      	movs	r2, #62	; 0x3e
 80057d2:	2101      	movs	r1, #1
 80057d4:	5499      	strb	r1, [r3, r2]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	223f      	movs	r2, #63	; 0x3f
 80057da:	2101      	movs	r1, #1
 80057dc:	5499      	strb	r1, [r3, r2]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2240      	movs	r2, #64	; 0x40
 80057e2:	2101      	movs	r1, #1
 80057e4:	5499      	strb	r1, [r3, r2]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2241      	movs	r2, #65	; 0x41
 80057ea:	2101      	movs	r1, #1
 80057ec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2242      	movs	r2, #66	; 0x42
 80057f2:	2101      	movs	r1, #1
 80057f4:	5499      	strb	r1, [r3, r2]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2243      	movs	r2, #67	; 0x43
 80057fa:	2101      	movs	r1, #1
 80057fc:	5499      	strb	r1, [r3, r2]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2244      	movs	r2, #68	; 0x44
 8005802:	2101      	movs	r1, #1
 8005804:	5499      	strb	r1, [r3, r2]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2245      	movs	r2, #69	; 0x45
 800580a:	2101      	movs	r1, #1
 800580c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	223d      	movs	r2, #61	; 0x3d
 8005812:	2101      	movs	r1, #1
 8005814:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	0018      	movs	r0, r3
 800581a:	46bd      	mov	sp, r7
 800581c:	b002      	add	sp, #8
 800581e:	bd80      	pop	{r7, pc}

08005820 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	223d      	movs	r2, #61	; 0x3d
 800582c:	5c9b      	ldrb	r3, [r3, r2]
 800582e:	b2db      	uxtb	r3, r3
 8005830:	2b01      	cmp	r3, #1
 8005832:	d001      	beq.n	8005838 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e035      	b.n	80058a4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	223d      	movs	r2, #61	; 0x3d
 800583c:	2102      	movs	r1, #2
 800583e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68da      	ldr	r2, [r3, #12]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2101      	movs	r1, #1
 800584c:	430a      	orrs	r2, r1
 800584e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a15      	ldr	r2, [pc, #84]	; (80058ac <HAL_TIM_Base_Start_IT+0x8c>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d009      	beq.n	800586e <HAL_TIM_Base_Start_IT+0x4e>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a14      	ldr	r2, [pc, #80]	; (80058b0 <HAL_TIM_Base_Start_IT+0x90>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d004      	beq.n	800586e <HAL_TIM_Base_Start_IT+0x4e>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a12      	ldr	r2, [pc, #72]	; (80058b4 <HAL_TIM_Base_Start_IT+0x94>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d111      	bne.n	8005892 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	2207      	movs	r2, #7
 8005876:	4013      	ands	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2b06      	cmp	r3, #6
 800587e:	d010      	beq.n	80058a2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2101      	movs	r1, #1
 800588c:	430a      	orrs	r2, r1
 800588e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005890:	e007      	b.n	80058a2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2101      	movs	r1, #1
 800589e:	430a      	orrs	r2, r1
 80058a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058a2:	2300      	movs	r3, #0
}
 80058a4:	0018      	movs	r0, r3
 80058a6:	46bd      	mov	sp, r7
 80058a8:	b004      	add	sp, #16
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	40012c00 	.word	0x40012c00
 80058b0:	40000400 	.word	0x40000400
 80058b4:	40014000 	.word	0x40014000

080058b8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2101      	movs	r1, #1
 80058cc:	438a      	bics	r2, r1
 80058ce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	6a1b      	ldr	r3, [r3, #32]
 80058d6:	4a0d      	ldr	r2, [pc, #52]	; (800590c <HAL_TIM_Base_Stop_IT+0x54>)
 80058d8:	4013      	ands	r3, r2
 80058da:	d10d      	bne.n	80058f8 <HAL_TIM_Base_Stop_IT+0x40>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	6a1b      	ldr	r3, [r3, #32]
 80058e2:	4a0b      	ldr	r2, [pc, #44]	; (8005910 <HAL_TIM_Base_Stop_IT+0x58>)
 80058e4:	4013      	ands	r3, r2
 80058e6:	d107      	bne.n	80058f8 <HAL_TIM_Base_Stop_IT+0x40>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2101      	movs	r1, #1
 80058f4:	438a      	bics	r2, r1
 80058f6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	223d      	movs	r2, #61	; 0x3d
 80058fc:	2101      	movs	r1, #1
 80058fe:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	0018      	movs	r0, r3
 8005904:	46bd      	mov	sp, r7
 8005906:	b002      	add	sp, #8
 8005908:	bd80      	pop	{r7, pc}
 800590a:	46c0      	nop			; (mov r8, r8)
 800590c:	00001111 	.word	0x00001111
 8005910:	00000444 	.word	0x00000444

08005914 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	2202      	movs	r2, #2
 8005924:	4013      	ands	r3, r2
 8005926:	2b02      	cmp	r3, #2
 8005928:	d124      	bne.n	8005974 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	2202      	movs	r2, #2
 8005932:	4013      	ands	r3, r2
 8005934:	2b02      	cmp	r3, #2
 8005936:	d11d      	bne.n	8005974 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2203      	movs	r2, #3
 800593e:	4252      	negs	r2, r2
 8005940:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2201      	movs	r2, #1
 8005946:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	2203      	movs	r2, #3
 8005950:	4013      	ands	r3, r2
 8005952:	d004      	beq.n	800595e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	0018      	movs	r0, r3
 8005958:	f000 f8fa 	bl	8005b50 <HAL_TIM_IC_CaptureCallback>
 800595c:	e007      	b.n	800596e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	0018      	movs	r0, r3
 8005962:	f000 f8ed 	bl	8005b40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	0018      	movs	r0, r3
 800596a:	f000 f8f9 	bl	8005b60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	2204      	movs	r2, #4
 800597c:	4013      	ands	r3, r2
 800597e:	2b04      	cmp	r3, #4
 8005980:	d125      	bne.n	80059ce <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	2204      	movs	r2, #4
 800598a:	4013      	ands	r3, r2
 800598c:	2b04      	cmp	r3, #4
 800598e:	d11e      	bne.n	80059ce <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2205      	movs	r2, #5
 8005996:	4252      	negs	r2, r2
 8005998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2202      	movs	r2, #2
 800599e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699a      	ldr	r2, [r3, #24]
 80059a6:	23c0      	movs	r3, #192	; 0xc0
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	4013      	ands	r3, r2
 80059ac:	d004      	beq.n	80059b8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	0018      	movs	r0, r3
 80059b2:	f000 f8cd 	bl	8005b50 <HAL_TIM_IC_CaptureCallback>
 80059b6:	e007      	b.n	80059c8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	0018      	movs	r0, r3
 80059bc:	f000 f8c0 	bl	8005b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	0018      	movs	r0, r3
 80059c4:	f000 f8cc 	bl	8005b60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	691b      	ldr	r3, [r3, #16]
 80059d4:	2208      	movs	r2, #8
 80059d6:	4013      	ands	r3, r2
 80059d8:	2b08      	cmp	r3, #8
 80059da:	d124      	bne.n	8005a26 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	2208      	movs	r2, #8
 80059e4:	4013      	ands	r3, r2
 80059e6:	2b08      	cmp	r3, #8
 80059e8:	d11d      	bne.n	8005a26 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2209      	movs	r2, #9
 80059f0:	4252      	negs	r2, r2
 80059f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2204      	movs	r2, #4
 80059f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	69db      	ldr	r3, [r3, #28]
 8005a00:	2203      	movs	r2, #3
 8005a02:	4013      	ands	r3, r2
 8005a04:	d004      	beq.n	8005a10 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	0018      	movs	r0, r3
 8005a0a:	f000 f8a1 	bl	8005b50 <HAL_TIM_IC_CaptureCallback>
 8005a0e:	e007      	b.n	8005a20 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	0018      	movs	r0, r3
 8005a14:	f000 f894 	bl	8005b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	0018      	movs	r0, r3
 8005a1c:	f000 f8a0 	bl	8005b60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	691b      	ldr	r3, [r3, #16]
 8005a2c:	2210      	movs	r2, #16
 8005a2e:	4013      	ands	r3, r2
 8005a30:	2b10      	cmp	r3, #16
 8005a32:	d125      	bne.n	8005a80 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	2210      	movs	r2, #16
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	2b10      	cmp	r3, #16
 8005a40:	d11e      	bne.n	8005a80 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2211      	movs	r2, #17
 8005a48:	4252      	negs	r2, r2
 8005a4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2208      	movs	r2, #8
 8005a50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	69da      	ldr	r2, [r3, #28]
 8005a58:	23c0      	movs	r3, #192	; 0xc0
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	d004      	beq.n	8005a6a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	0018      	movs	r0, r3
 8005a64:	f000 f874 	bl	8005b50 <HAL_TIM_IC_CaptureCallback>
 8005a68:	e007      	b.n	8005a7a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	0018      	movs	r0, r3
 8005a6e:	f000 f867 	bl	8005b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	0018      	movs	r0, r3
 8005a76:	f000 f873 	bl	8005b60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	2201      	movs	r2, #1
 8005a88:	4013      	ands	r3, r2
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d10f      	bne.n	8005aae <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	2201      	movs	r2, #1
 8005a96:	4013      	ands	r3, r2
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d108      	bne.n	8005aae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2202      	movs	r2, #2
 8005aa2:	4252      	negs	r2, r2
 8005aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	0018      	movs	r0, r3
 8005aaa:	f7fc f945 	bl	8001d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	2280      	movs	r2, #128	; 0x80
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	2b80      	cmp	r3, #128	; 0x80
 8005aba:	d10f      	bne.n	8005adc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	2280      	movs	r2, #128	; 0x80
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	2b80      	cmp	r3, #128	; 0x80
 8005ac8:	d108      	bne.n	8005adc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	2281      	movs	r2, #129	; 0x81
 8005ad0:	4252      	negs	r2, r2
 8005ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	0018      	movs	r0, r3
 8005ad8:	f000 f8d0 	bl	8005c7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	2240      	movs	r2, #64	; 0x40
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	2b40      	cmp	r3, #64	; 0x40
 8005ae8:	d10f      	bne.n	8005b0a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	2240      	movs	r2, #64	; 0x40
 8005af2:	4013      	ands	r3, r2
 8005af4:	2b40      	cmp	r3, #64	; 0x40
 8005af6:	d108      	bne.n	8005b0a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2241      	movs	r2, #65	; 0x41
 8005afe:	4252      	negs	r2, r2
 8005b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	0018      	movs	r0, r3
 8005b06:	f000 f833 	bl	8005b70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	2220      	movs	r2, #32
 8005b12:	4013      	ands	r3, r2
 8005b14:	2b20      	cmp	r3, #32
 8005b16:	d10f      	bne.n	8005b38 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	2220      	movs	r2, #32
 8005b20:	4013      	ands	r3, r2
 8005b22:	2b20      	cmp	r3, #32
 8005b24:	d108      	bne.n	8005b38 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2221      	movs	r2, #33	; 0x21
 8005b2c:	4252      	negs	r2, r2
 8005b2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	0018      	movs	r0, r3
 8005b34:	f000 f89a 	bl	8005c6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b38:	46c0      	nop			; (mov r8, r8)
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	b002      	add	sp, #8
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b48:	46c0      	nop			; (mov r8, r8)
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	b002      	add	sp, #8
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b58:	46c0      	nop			; (mov r8, r8)
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	b002      	add	sp, #8
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b082      	sub	sp, #8
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b68:	46c0      	nop			; (mov r8, r8)
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	b002      	add	sp, #8
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b78:	46c0      	nop			; (mov r8, r8)
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	b002      	add	sp, #8
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a2f      	ldr	r2, [pc, #188]	; (8005c50 <TIM_Base_SetConfig+0xd0>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d003      	beq.n	8005ba0 <TIM_Base_SetConfig+0x20>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a2e      	ldr	r2, [pc, #184]	; (8005c54 <TIM_Base_SetConfig+0xd4>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d108      	bne.n	8005bb2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2270      	movs	r2, #112	; 0x70
 8005ba4:	4393      	bics	r3, r2
 8005ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a26      	ldr	r2, [pc, #152]	; (8005c50 <TIM_Base_SetConfig+0xd0>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d013      	beq.n	8005be2 <TIM_Base_SetConfig+0x62>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a25      	ldr	r2, [pc, #148]	; (8005c54 <TIM_Base_SetConfig+0xd4>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00f      	beq.n	8005be2 <TIM_Base_SetConfig+0x62>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a24      	ldr	r2, [pc, #144]	; (8005c58 <TIM_Base_SetConfig+0xd8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d00b      	beq.n	8005be2 <TIM_Base_SetConfig+0x62>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a23      	ldr	r2, [pc, #140]	; (8005c5c <TIM_Base_SetConfig+0xdc>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d007      	beq.n	8005be2 <TIM_Base_SetConfig+0x62>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a22      	ldr	r2, [pc, #136]	; (8005c60 <TIM_Base_SetConfig+0xe0>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d003      	beq.n	8005be2 <TIM_Base_SetConfig+0x62>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a21      	ldr	r2, [pc, #132]	; (8005c64 <TIM_Base_SetConfig+0xe4>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d108      	bne.n	8005bf4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	4a20      	ldr	r2, [pc, #128]	; (8005c68 <TIM_Base_SetConfig+0xe8>)
 8005be6:	4013      	ands	r3, r2
 8005be8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2280      	movs	r2, #128	; 0x80
 8005bf8:	4393      	bics	r3, r2
 8005bfa:	001a      	movs	r2, r3
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	695b      	ldr	r3, [r3, #20]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	689a      	ldr	r2, [r3, #8]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a0c      	ldr	r2, [pc, #48]	; (8005c50 <TIM_Base_SetConfig+0xd0>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d00b      	beq.n	8005c3a <TIM_Base_SetConfig+0xba>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a0d      	ldr	r2, [pc, #52]	; (8005c5c <TIM_Base_SetConfig+0xdc>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d007      	beq.n	8005c3a <TIM_Base_SetConfig+0xba>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a0c      	ldr	r2, [pc, #48]	; (8005c60 <TIM_Base_SetConfig+0xe0>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d003      	beq.n	8005c3a <TIM_Base_SetConfig+0xba>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a0b      	ldr	r2, [pc, #44]	; (8005c64 <TIM_Base_SetConfig+0xe4>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d103      	bne.n	8005c42 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	691a      	ldr	r2, [r3, #16]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2201      	movs	r2, #1
 8005c46:	615a      	str	r2, [r3, #20]
}
 8005c48:	46c0      	nop			; (mov r8, r8)
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	b004      	add	sp, #16
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	40012c00 	.word	0x40012c00
 8005c54:	40000400 	.word	0x40000400
 8005c58:	40002000 	.word	0x40002000
 8005c5c:	40014000 	.word	0x40014000
 8005c60:	40014400 	.word	0x40014400
 8005c64:	40014800 	.word	0x40014800
 8005c68:	fffffcff 	.word	0xfffffcff

08005c6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c74:	46c0      	nop			; (mov r8, r8)
 8005c76:	46bd      	mov	sp, r7
 8005c78:	b002      	add	sp, #8
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b082      	sub	sp, #8
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c84:	46c0      	nop			; (mov r8, r8)
 8005c86:	46bd      	mov	sp, r7
 8005c88:	b002      	add	sp, #8
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b082      	sub	sp, #8
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d101      	bne.n	8005c9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e044      	b.n	8005d28 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d107      	bne.n	8005cb6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2278      	movs	r2, #120	; 0x78
 8005caa:	2100      	movs	r1, #0
 8005cac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	0018      	movs	r0, r3
 8005cb2:	f7fc fabf 	bl	8002234 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2224      	movs	r2, #36	; 0x24
 8005cba:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2101      	movs	r1, #1
 8005cc8:	438a      	bics	r2, r1
 8005cca:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	0018      	movs	r0, r3
 8005cd0:	f000 fb0c 	bl	80062ec <UART_SetConfig>
 8005cd4:	0003      	movs	r3, r0
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d101      	bne.n	8005cde <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e024      	b.n	8005d28 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	0018      	movs	r0, r3
 8005cea:	f000 fc3f 	bl	800656c <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	685a      	ldr	r2, [r3, #4]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	490d      	ldr	r1, [pc, #52]	; (8005d30 <HAL_UART_Init+0xa4>)
 8005cfa:	400a      	ands	r2, r1
 8005cfc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	689a      	ldr	r2, [r3, #8]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2108      	movs	r1, #8
 8005d0a:	438a      	bics	r2, r1
 8005d0c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2101      	movs	r1, #1
 8005d1a:	430a      	orrs	r2, r1
 8005d1c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	0018      	movs	r0, r3
 8005d22:	f000 fcd7 	bl	80066d4 <UART_CheckIdleState>
 8005d26:	0003      	movs	r3, r0
}
 8005d28:	0018      	movs	r0, r3
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	b002      	add	sp, #8
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	fffff7ff 	.word	0xfffff7ff

08005d34 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d34:	b590      	push	{r4, r7, lr}
 8005d36:	b0ab      	sub	sp, #172	; 0xac
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	22a4      	movs	r2, #164	; 0xa4
 8005d44:	18b9      	adds	r1, r7, r2
 8005d46:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	20a0      	movs	r0, #160	; 0xa0
 8005d50:	1839      	adds	r1, r7, r0
 8005d52:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	219c      	movs	r1, #156	; 0x9c
 8005d5c:	1879      	adds	r1, r7, r1
 8005d5e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005d60:	0011      	movs	r1, r2
 8005d62:	18bb      	adds	r3, r7, r2
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a99      	ldr	r2, [pc, #612]	; (8005fcc <HAL_UART_IRQHandler+0x298>)
 8005d68:	4013      	ands	r3, r2
 8005d6a:	2298      	movs	r2, #152	; 0x98
 8005d6c:	18bc      	adds	r4, r7, r2
 8005d6e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005d70:	18bb      	adds	r3, r7, r2
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d114      	bne.n	8005da2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005d78:	187b      	adds	r3, r7, r1
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2220      	movs	r2, #32
 8005d7e:	4013      	ands	r3, r2
 8005d80:	d00f      	beq.n	8005da2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005d82:	183b      	adds	r3, r7, r0
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2220      	movs	r2, #32
 8005d88:	4013      	ands	r3, r2
 8005d8a:	d00a      	beq.n	8005da2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d100      	bne.n	8005d96 <HAL_UART_IRQHandler+0x62>
 8005d94:	e286      	b.n	80062a4 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	0010      	movs	r0, r2
 8005d9e:	4798      	blx	r3
      }
      return;
 8005da0:	e280      	b.n	80062a4 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005da2:	2398      	movs	r3, #152	; 0x98
 8005da4:	18fb      	adds	r3, r7, r3
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d100      	bne.n	8005dae <HAL_UART_IRQHandler+0x7a>
 8005dac:	e114      	b.n	8005fd8 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005dae:	239c      	movs	r3, #156	; 0x9c
 8005db0:	18fb      	adds	r3, r7, r3
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2201      	movs	r2, #1
 8005db6:	4013      	ands	r3, r2
 8005db8:	d106      	bne.n	8005dc8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005dba:	23a0      	movs	r3, #160	; 0xa0
 8005dbc:	18fb      	adds	r3, r7, r3
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a83      	ldr	r2, [pc, #524]	; (8005fd0 <HAL_UART_IRQHandler+0x29c>)
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	d100      	bne.n	8005dc8 <HAL_UART_IRQHandler+0x94>
 8005dc6:	e107      	b.n	8005fd8 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005dc8:	23a4      	movs	r3, #164	; 0xa4
 8005dca:	18fb      	adds	r3, r7, r3
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	d012      	beq.n	8005dfa <HAL_UART_IRQHandler+0xc6>
 8005dd4:	23a0      	movs	r3, #160	; 0xa0
 8005dd6:	18fb      	adds	r3, r7, r3
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	2380      	movs	r3, #128	; 0x80
 8005ddc:	005b      	lsls	r3, r3, #1
 8005dde:	4013      	ands	r3, r2
 8005de0:	d00b      	beq.n	8005dfa <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2201      	movs	r2, #1
 8005de8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2284      	movs	r2, #132	; 0x84
 8005dee:	589b      	ldr	r3, [r3, r2]
 8005df0:	2201      	movs	r2, #1
 8005df2:	431a      	orrs	r2, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2184      	movs	r1, #132	; 0x84
 8005df8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005dfa:	23a4      	movs	r3, #164	; 0xa4
 8005dfc:	18fb      	adds	r3, r7, r3
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2202      	movs	r2, #2
 8005e02:	4013      	ands	r3, r2
 8005e04:	d011      	beq.n	8005e2a <HAL_UART_IRQHandler+0xf6>
 8005e06:	239c      	movs	r3, #156	; 0x9c
 8005e08:	18fb      	adds	r3, r7, r3
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	4013      	ands	r3, r2
 8005e10:	d00b      	beq.n	8005e2a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2202      	movs	r2, #2
 8005e18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2284      	movs	r2, #132	; 0x84
 8005e1e:	589b      	ldr	r3, [r3, r2]
 8005e20:	2204      	movs	r2, #4
 8005e22:	431a      	orrs	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2184      	movs	r1, #132	; 0x84
 8005e28:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e2a:	23a4      	movs	r3, #164	; 0xa4
 8005e2c:	18fb      	adds	r3, r7, r3
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2204      	movs	r2, #4
 8005e32:	4013      	ands	r3, r2
 8005e34:	d011      	beq.n	8005e5a <HAL_UART_IRQHandler+0x126>
 8005e36:	239c      	movs	r3, #156	; 0x9c
 8005e38:	18fb      	adds	r3, r7, r3
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	4013      	ands	r3, r2
 8005e40:	d00b      	beq.n	8005e5a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	2204      	movs	r2, #4
 8005e48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2284      	movs	r2, #132	; 0x84
 8005e4e:	589b      	ldr	r3, [r3, r2]
 8005e50:	2202      	movs	r2, #2
 8005e52:	431a      	orrs	r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2184      	movs	r1, #132	; 0x84
 8005e58:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005e5a:	23a4      	movs	r3, #164	; 0xa4
 8005e5c:	18fb      	adds	r3, r7, r3
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2208      	movs	r2, #8
 8005e62:	4013      	ands	r3, r2
 8005e64:	d017      	beq.n	8005e96 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005e66:	23a0      	movs	r3, #160	; 0xa0
 8005e68:	18fb      	adds	r3, r7, r3
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	4013      	ands	r3, r2
 8005e70:	d105      	bne.n	8005e7e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005e72:	239c      	movs	r3, #156	; 0x9c
 8005e74:	18fb      	adds	r3, r7, r3
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005e7c:	d00b      	beq.n	8005e96 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	2208      	movs	r2, #8
 8005e84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2284      	movs	r2, #132	; 0x84
 8005e8a:	589b      	ldr	r3, [r3, r2]
 8005e8c:	2208      	movs	r2, #8
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2184      	movs	r1, #132	; 0x84
 8005e94:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005e96:	23a4      	movs	r3, #164	; 0xa4
 8005e98:	18fb      	adds	r3, r7, r3
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	2380      	movs	r3, #128	; 0x80
 8005e9e:	011b      	lsls	r3, r3, #4
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	d013      	beq.n	8005ecc <HAL_UART_IRQHandler+0x198>
 8005ea4:	23a0      	movs	r3, #160	; 0xa0
 8005ea6:	18fb      	adds	r3, r7, r3
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	2380      	movs	r3, #128	; 0x80
 8005eac:	04db      	lsls	r3, r3, #19
 8005eae:	4013      	ands	r3, r2
 8005eb0:	d00c      	beq.n	8005ecc <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	2280      	movs	r2, #128	; 0x80
 8005eb8:	0112      	lsls	r2, r2, #4
 8005eba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2284      	movs	r2, #132	; 0x84
 8005ec0:	589b      	ldr	r3, [r3, r2]
 8005ec2:	2220      	movs	r2, #32
 8005ec4:	431a      	orrs	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2184      	movs	r1, #132	; 0x84
 8005eca:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2284      	movs	r2, #132	; 0x84
 8005ed0:	589b      	ldr	r3, [r3, r2]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d100      	bne.n	8005ed8 <HAL_UART_IRQHandler+0x1a4>
 8005ed6:	e1e7      	b.n	80062a8 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ed8:	23a4      	movs	r3, #164	; 0xa4
 8005eda:	18fb      	adds	r3, r7, r3
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2220      	movs	r2, #32
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	d00e      	beq.n	8005f02 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005ee4:	23a0      	movs	r3, #160	; 0xa0
 8005ee6:	18fb      	adds	r3, r7, r3
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2220      	movs	r2, #32
 8005eec:	4013      	ands	r3, r2
 8005eee:	d008      	beq.n	8005f02 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d004      	beq.n	8005f02 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	0010      	movs	r0, r2
 8005f00:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2284      	movs	r2, #132	; 0x84
 8005f06:	589b      	ldr	r3, [r3, r2]
 8005f08:	2194      	movs	r1, #148	; 0x94
 8005f0a:	187a      	adds	r2, r7, r1
 8005f0c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	2240      	movs	r2, #64	; 0x40
 8005f16:	4013      	ands	r3, r2
 8005f18:	2b40      	cmp	r3, #64	; 0x40
 8005f1a:	d004      	beq.n	8005f26 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005f1c:	187b      	adds	r3, r7, r1
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2228      	movs	r2, #40	; 0x28
 8005f22:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f24:	d047      	beq.n	8005fb6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	0018      	movs	r0, r3
 8005f2a:	f000 fce5 	bl	80068f8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	2240      	movs	r2, #64	; 0x40
 8005f36:	4013      	ands	r3, r2
 8005f38:	2b40      	cmp	r3, #64	; 0x40
 8005f3a:	d137      	bne.n	8005fac <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f3c:	f3ef 8310 	mrs	r3, PRIMASK
 8005f40:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005f42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f44:	2090      	movs	r0, #144	; 0x90
 8005f46:	183a      	adds	r2, r7, r0
 8005f48:	6013      	str	r3, [r2, #0]
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f50:	f383 8810 	msr	PRIMASK, r3
}
 8005f54:	46c0      	nop			; (mov r8, r8)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	689a      	ldr	r2, [r3, #8]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2140      	movs	r1, #64	; 0x40
 8005f62:	438a      	bics	r2, r1
 8005f64:	609a      	str	r2, [r3, #8]
 8005f66:	183b      	adds	r3, r7, r0
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f6e:	f383 8810 	msr	PRIMASK, r3
}
 8005f72:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d012      	beq.n	8005fa2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f80:	4a14      	ldr	r2, [pc, #80]	; (8005fd4 <HAL_UART_IRQHandler+0x2a0>)
 8005f82:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f88:	0018      	movs	r0, r3
 8005f8a:	f7fc fce5 	bl	8002958 <HAL_DMA_Abort_IT>
 8005f8e:	1e03      	subs	r3, r0, #0
 8005f90:	d01a      	beq.n	8005fc8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f9c:	0018      	movs	r0, r3
 8005f9e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fa0:	e012      	b.n	8005fc8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	0018      	movs	r0, r3
 8005fa6:	f000 f98d 	bl	80062c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005faa:	e00d      	b.n	8005fc8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	0018      	movs	r0, r3
 8005fb0:	f000 f988 	bl	80062c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fb4:	e008      	b.n	8005fc8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	0018      	movs	r0, r3
 8005fba:	f000 f983 	bl	80062c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2284      	movs	r2, #132	; 0x84
 8005fc2:	2100      	movs	r1, #0
 8005fc4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005fc6:	e16f      	b.n	80062a8 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fc8:	46c0      	nop			; (mov r8, r8)
    return;
 8005fca:	e16d      	b.n	80062a8 <HAL_UART_IRQHandler+0x574>
 8005fcc:	0000080f 	.word	0x0000080f
 8005fd0:	04000120 	.word	0x04000120
 8005fd4:	080069c1 	.word	0x080069c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d000      	beq.n	8005fe2 <HAL_UART_IRQHandler+0x2ae>
 8005fe0:	e139      	b.n	8006256 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005fe2:	23a4      	movs	r3, #164	; 0xa4
 8005fe4:	18fb      	adds	r3, r7, r3
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2210      	movs	r2, #16
 8005fea:	4013      	ands	r3, r2
 8005fec:	d100      	bne.n	8005ff0 <HAL_UART_IRQHandler+0x2bc>
 8005fee:	e132      	b.n	8006256 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005ff0:	23a0      	movs	r3, #160	; 0xa0
 8005ff2:	18fb      	adds	r3, r7, r3
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2210      	movs	r2, #16
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	d100      	bne.n	8005ffe <HAL_UART_IRQHandler+0x2ca>
 8005ffc:	e12b      	b.n	8006256 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	2210      	movs	r2, #16
 8006004:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	2240      	movs	r2, #64	; 0x40
 800600e:	4013      	ands	r3, r2
 8006010:	2b40      	cmp	r3, #64	; 0x40
 8006012:	d000      	beq.n	8006016 <HAL_UART_IRQHandler+0x2e2>
 8006014:	e09f      	b.n	8006156 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	685a      	ldr	r2, [r3, #4]
 800601e:	217e      	movs	r1, #126	; 0x7e
 8006020:	187b      	adds	r3, r7, r1
 8006022:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006024:	187b      	adds	r3, r7, r1
 8006026:	881b      	ldrh	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d100      	bne.n	800602e <HAL_UART_IRQHandler+0x2fa>
 800602c:	e13e      	b.n	80062ac <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2258      	movs	r2, #88	; 0x58
 8006032:	5a9b      	ldrh	r3, [r3, r2]
 8006034:	187a      	adds	r2, r7, r1
 8006036:	8812      	ldrh	r2, [r2, #0]
 8006038:	429a      	cmp	r2, r3
 800603a:	d300      	bcc.n	800603e <HAL_UART_IRQHandler+0x30a>
 800603c:	e136      	b.n	80062ac <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	187a      	adds	r2, r7, r1
 8006042:	215a      	movs	r1, #90	; 0x5a
 8006044:	8812      	ldrh	r2, [r2, #0]
 8006046:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	2b20      	cmp	r3, #32
 8006050:	d06f      	beq.n	8006132 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006052:	f3ef 8310 	mrs	r3, PRIMASK
 8006056:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8006058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800605a:	67bb      	str	r3, [r7, #120]	; 0x78
 800605c:	2301      	movs	r3, #1
 800605e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006060:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006062:	f383 8810 	msr	PRIMASK, r3
}
 8006066:	46c0      	nop			; (mov r8, r8)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4992      	ldr	r1, [pc, #584]	; (80062bc <HAL_UART_IRQHandler+0x588>)
 8006074:	400a      	ands	r2, r1
 8006076:	601a      	str	r2, [r3, #0]
 8006078:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800607a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800607c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800607e:	f383 8810 	msr	PRIMASK, r3
}
 8006082:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006084:	f3ef 8310 	mrs	r3, PRIMASK
 8006088:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800608a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800608c:	677b      	str	r3, [r7, #116]	; 0x74
 800608e:	2301      	movs	r3, #1
 8006090:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006092:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006094:	f383 8810 	msr	PRIMASK, r3
}
 8006098:	46c0      	nop			; (mov r8, r8)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	689a      	ldr	r2, [r3, #8]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2101      	movs	r1, #1
 80060a6:	438a      	bics	r2, r1
 80060a8:	609a      	str	r2, [r3, #8]
 80060aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060ac:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060b0:	f383 8810 	msr	PRIMASK, r3
}
 80060b4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060b6:	f3ef 8310 	mrs	r3, PRIMASK
 80060ba:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80060bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060be:	673b      	str	r3, [r7, #112]	; 0x70
 80060c0:	2301      	movs	r3, #1
 80060c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060c6:	f383 8810 	msr	PRIMASK, r3
}
 80060ca:	46c0      	nop			; (mov r8, r8)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	689a      	ldr	r2, [r3, #8]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2140      	movs	r1, #64	; 0x40
 80060d8:	438a      	bics	r2, r1
 80060da:	609a      	str	r2, [r3, #8]
 80060dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80060de:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060e2:	f383 8810 	msr	PRIMASK, r3
}
 80060e6:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2280      	movs	r2, #128	; 0x80
 80060ec:	2120      	movs	r1, #32
 80060ee:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060f6:	f3ef 8310 	mrs	r3, PRIMASK
 80060fa:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80060fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006100:	2301      	movs	r3, #1
 8006102:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006104:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006106:	f383 8810 	msr	PRIMASK, r3
}
 800610a:	46c0      	nop			; (mov r8, r8)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2110      	movs	r1, #16
 8006118:	438a      	bics	r2, r1
 800611a:	601a      	str	r2, [r3, #0]
 800611c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800611e:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006120:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006122:	f383 8810 	msr	PRIMASK, r3
}
 8006126:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800612c:	0018      	movs	r0, r3
 800612e:	f7fc fbdb 	bl	80028e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2202      	movs	r2, #2
 8006136:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2258      	movs	r2, #88	; 0x58
 800613c:	5a9a      	ldrh	r2, [r3, r2]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	215a      	movs	r1, #90	; 0x5a
 8006142:	5a5b      	ldrh	r3, [r3, r1]
 8006144:	b29b      	uxth	r3, r3
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	b29a      	uxth	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	0011      	movs	r1, r2
 800614e:	0018      	movs	r0, r3
 8006150:	f000 f8c0 	bl	80062d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006154:	e0aa      	b.n	80062ac <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2258      	movs	r2, #88	; 0x58
 800615a:	5a99      	ldrh	r1, [r3, r2]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	225a      	movs	r2, #90	; 0x5a
 8006160:	5a9b      	ldrh	r3, [r3, r2]
 8006162:	b29a      	uxth	r2, r3
 8006164:	208e      	movs	r0, #142	; 0x8e
 8006166:	183b      	adds	r3, r7, r0
 8006168:	1a8a      	subs	r2, r1, r2
 800616a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	225a      	movs	r2, #90	; 0x5a
 8006170:	5a9b      	ldrh	r3, [r3, r2]
 8006172:	b29b      	uxth	r3, r3
 8006174:	2b00      	cmp	r3, #0
 8006176:	d100      	bne.n	800617a <HAL_UART_IRQHandler+0x446>
 8006178:	e09a      	b.n	80062b0 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 800617a:	183b      	adds	r3, r7, r0
 800617c:	881b      	ldrh	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d100      	bne.n	8006184 <HAL_UART_IRQHandler+0x450>
 8006182:	e095      	b.n	80062b0 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006184:	f3ef 8310 	mrs	r3, PRIMASK
 8006188:	60fb      	str	r3, [r7, #12]
  return(result);
 800618a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800618c:	2488      	movs	r4, #136	; 0x88
 800618e:	193a      	adds	r2, r7, r4
 8006190:	6013      	str	r3, [r2, #0]
 8006192:	2301      	movs	r3, #1
 8006194:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	f383 8810 	msr	PRIMASK, r3
}
 800619c:	46c0      	nop			; (mov r8, r8)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4945      	ldr	r1, [pc, #276]	; (80062c0 <HAL_UART_IRQHandler+0x58c>)
 80061aa:	400a      	ands	r2, r1
 80061ac:	601a      	str	r2, [r3, #0]
 80061ae:	193b      	adds	r3, r7, r4
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	f383 8810 	msr	PRIMASK, r3
}
 80061ba:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061bc:	f3ef 8310 	mrs	r3, PRIMASK
 80061c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80061c2:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061c4:	2484      	movs	r4, #132	; 0x84
 80061c6:	193a      	adds	r2, r7, r4
 80061c8:	6013      	str	r3, [r2, #0]
 80061ca:	2301      	movs	r3, #1
 80061cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	f383 8810 	msr	PRIMASK, r3
}
 80061d4:	46c0      	nop			; (mov r8, r8)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	689a      	ldr	r2, [r3, #8]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2101      	movs	r1, #1
 80061e2:	438a      	bics	r2, r1
 80061e4:	609a      	str	r2, [r3, #8]
 80061e6:	193b      	adds	r3, r7, r4
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ec:	6a3b      	ldr	r3, [r7, #32]
 80061ee:	f383 8810 	msr	PRIMASK, r3
}
 80061f2:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2280      	movs	r2, #128	; 0x80
 80061f8:	2120      	movs	r1, #32
 80061fa:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006208:	f3ef 8310 	mrs	r3, PRIMASK
 800620c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800620e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006210:	2480      	movs	r4, #128	; 0x80
 8006212:	193a      	adds	r2, r7, r4
 8006214:	6013      	str	r3, [r2, #0]
 8006216:	2301      	movs	r3, #1
 8006218:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800621a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800621c:	f383 8810 	msr	PRIMASK, r3
}
 8006220:	46c0      	nop			; (mov r8, r8)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2110      	movs	r1, #16
 800622e:	438a      	bics	r2, r1
 8006230:	601a      	str	r2, [r3, #0]
 8006232:	193b      	adds	r3, r7, r4
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800623a:	f383 8810 	msr	PRIMASK, r3
}
 800623e:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2202      	movs	r2, #2
 8006244:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006246:	183b      	adds	r3, r7, r0
 8006248:	881a      	ldrh	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	0011      	movs	r1, r2
 800624e:	0018      	movs	r0, r3
 8006250:	f000 f840 	bl	80062d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006254:	e02c      	b.n	80062b0 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006256:	23a4      	movs	r3, #164	; 0xa4
 8006258:	18fb      	adds	r3, r7, r3
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2280      	movs	r2, #128	; 0x80
 800625e:	4013      	ands	r3, r2
 8006260:	d00f      	beq.n	8006282 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006262:	23a0      	movs	r3, #160	; 0xa0
 8006264:	18fb      	adds	r3, r7, r3
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2280      	movs	r2, #128	; 0x80
 800626a:	4013      	ands	r3, r2
 800626c:	d009      	beq.n	8006282 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006272:	2b00      	cmp	r3, #0
 8006274:	d01e      	beq.n	80062b4 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	0010      	movs	r0, r2
 800627e:	4798      	blx	r3
    }
    return;
 8006280:	e018      	b.n	80062b4 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006282:	23a4      	movs	r3, #164	; 0xa4
 8006284:	18fb      	adds	r3, r7, r3
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2240      	movs	r2, #64	; 0x40
 800628a:	4013      	ands	r3, r2
 800628c:	d013      	beq.n	80062b6 <HAL_UART_IRQHandler+0x582>
 800628e:	23a0      	movs	r3, #160	; 0xa0
 8006290:	18fb      	adds	r3, r7, r3
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2240      	movs	r2, #64	; 0x40
 8006296:	4013      	ands	r3, r2
 8006298:	d00d      	beq.n	80062b6 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	0018      	movs	r0, r3
 800629e:	f000 fba6 	bl	80069ee <UART_EndTransmit_IT>
    return;
 80062a2:	e008      	b.n	80062b6 <HAL_UART_IRQHandler+0x582>
      return;
 80062a4:	46c0      	nop			; (mov r8, r8)
 80062a6:	e006      	b.n	80062b6 <HAL_UART_IRQHandler+0x582>
    return;
 80062a8:	46c0      	nop			; (mov r8, r8)
 80062aa:	e004      	b.n	80062b6 <HAL_UART_IRQHandler+0x582>
      return;
 80062ac:	46c0      	nop			; (mov r8, r8)
 80062ae:	e002      	b.n	80062b6 <HAL_UART_IRQHandler+0x582>
      return;
 80062b0:	46c0      	nop			; (mov r8, r8)
 80062b2:	e000      	b.n	80062b6 <HAL_UART_IRQHandler+0x582>
    return;
 80062b4:	46c0      	nop			; (mov r8, r8)
  }

}
 80062b6:	46bd      	mov	sp, r7
 80062b8:	b02b      	add	sp, #172	; 0xac
 80062ba:	bd90      	pop	{r4, r7, pc}
 80062bc:	fffffeff 	.word	0xfffffeff
 80062c0:	fffffedf 	.word	0xfffffedf

080062c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b082      	sub	sp, #8
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80062cc:	46c0      	nop			; (mov r8, r8)
 80062ce:	46bd      	mov	sp, r7
 80062d0:	b002      	add	sp, #8
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	000a      	movs	r2, r1
 80062de:	1cbb      	adds	r3, r7, #2
 80062e0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80062e2:	46c0      	nop			; (mov r8, r8)
 80062e4:	46bd      	mov	sp, r7
 80062e6:	b002      	add	sp, #8
 80062e8:	bd80      	pop	{r7, pc}
	...

080062ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b088      	sub	sp, #32
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80062f4:	231e      	movs	r3, #30
 80062f6:	18fb      	adds	r3, r7, r3
 80062f8:	2200      	movs	r2, #0
 80062fa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689a      	ldr	r2, [r3, #8]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	431a      	orrs	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	431a      	orrs	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	69db      	ldr	r3, [r3, #28]
 8006310:	4313      	orrs	r3, r2
 8006312:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a8d      	ldr	r2, [pc, #564]	; (8006550 <UART_SetConfig+0x264>)
 800631c:	4013      	ands	r3, r2
 800631e:	0019      	movs	r1, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	697a      	ldr	r2, [r7, #20]
 8006326:	430a      	orrs	r2, r1
 8006328:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	4a88      	ldr	r2, [pc, #544]	; (8006554 <UART_SetConfig+0x268>)
 8006332:	4013      	ands	r3, r2
 8006334:	0019      	movs	r1, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68da      	ldr	r2, [r3, #12]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	699b      	ldr	r3, [r3, #24]
 8006346:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a1b      	ldr	r3, [r3, #32]
 800634c:	697a      	ldr	r2, [r7, #20]
 800634e:	4313      	orrs	r3, r2
 8006350:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	4a7f      	ldr	r2, [pc, #508]	; (8006558 <UART_SetConfig+0x26c>)
 800635a:	4013      	ands	r3, r2
 800635c:	0019      	movs	r1, r3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	430a      	orrs	r2, r1
 8006366:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a7b      	ldr	r2, [pc, #492]	; (800655c <UART_SetConfig+0x270>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d127      	bne.n	80063c2 <UART_SetConfig+0xd6>
 8006372:	4b7b      	ldr	r3, [pc, #492]	; (8006560 <UART_SetConfig+0x274>)
 8006374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006376:	2203      	movs	r2, #3
 8006378:	4013      	ands	r3, r2
 800637a:	2b03      	cmp	r3, #3
 800637c:	d00d      	beq.n	800639a <UART_SetConfig+0xae>
 800637e:	d81b      	bhi.n	80063b8 <UART_SetConfig+0xcc>
 8006380:	2b02      	cmp	r3, #2
 8006382:	d014      	beq.n	80063ae <UART_SetConfig+0xc2>
 8006384:	d818      	bhi.n	80063b8 <UART_SetConfig+0xcc>
 8006386:	2b00      	cmp	r3, #0
 8006388:	d002      	beq.n	8006390 <UART_SetConfig+0xa4>
 800638a:	2b01      	cmp	r3, #1
 800638c:	d00a      	beq.n	80063a4 <UART_SetConfig+0xb8>
 800638e:	e013      	b.n	80063b8 <UART_SetConfig+0xcc>
 8006390:	231f      	movs	r3, #31
 8006392:	18fb      	adds	r3, r7, r3
 8006394:	2200      	movs	r2, #0
 8006396:	701a      	strb	r2, [r3, #0]
 8006398:	e021      	b.n	80063de <UART_SetConfig+0xf2>
 800639a:	231f      	movs	r3, #31
 800639c:	18fb      	adds	r3, r7, r3
 800639e:	2202      	movs	r2, #2
 80063a0:	701a      	strb	r2, [r3, #0]
 80063a2:	e01c      	b.n	80063de <UART_SetConfig+0xf2>
 80063a4:	231f      	movs	r3, #31
 80063a6:	18fb      	adds	r3, r7, r3
 80063a8:	2204      	movs	r2, #4
 80063aa:	701a      	strb	r2, [r3, #0]
 80063ac:	e017      	b.n	80063de <UART_SetConfig+0xf2>
 80063ae:	231f      	movs	r3, #31
 80063b0:	18fb      	adds	r3, r7, r3
 80063b2:	2208      	movs	r2, #8
 80063b4:	701a      	strb	r2, [r3, #0]
 80063b6:	e012      	b.n	80063de <UART_SetConfig+0xf2>
 80063b8:	231f      	movs	r3, #31
 80063ba:	18fb      	adds	r3, r7, r3
 80063bc:	2210      	movs	r2, #16
 80063be:	701a      	strb	r2, [r3, #0]
 80063c0:	e00d      	b.n	80063de <UART_SetConfig+0xf2>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a67      	ldr	r2, [pc, #412]	; (8006564 <UART_SetConfig+0x278>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d104      	bne.n	80063d6 <UART_SetConfig+0xea>
 80063cc:	231f      	movs	r3, #31
 80063ce:	18fb      	adds	r3, r7, r3
 80063d0:	2200      	movs	r2, #0
 80063d2:	701a      	strb	r2, [r3, #0]
 80063d4:	e003      	b.n	80063de <UART_SetConfig+0xf2>
 80063d6:	231f      	movs	r3, #31
 80063d8:	18fb      	adds	r3, r7, r3
 80063da:	2210      	movs	r2, #16
 80063dc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	69da      	ldr	r2, [r3, #28]
 80063e2:	2380      	movs	r3, #128	; 0x80
 80063e4:	021b      	lsls	r3, r3, #8
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d15c      	bne.n	80064a4 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80063ea:	231f      	movs	r3, #31
 80063ec:	18fb      	adds	r3, r7, r3
 80063ee:	781b      	ldrb	r3, [r3, #0]
 80063f0:	2b08      	cmp	r3, #8
 80063f2:	d015      	beq.n	8006420 <UART_SetConfig+0x134>
 80063f4:	dc18      	bgt.n	8006428 <UART_SetConfig+0x13c>
 80063f6:	2b04      	cmp	r3, #4
 80063f8:	d00d      	beq.n	8006416 <UART_SetConfig+0x12a>
 80063fa:	dc15      	bgt.n	8006428 <UART_SetConfig+0x13c>
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d002      	beq.n	8006406 <UART_SetConfig+0x11a>
 8006400:	2b02      	cmp	r3, #2
 8006402:	d005      	beq.n	8006410 <UART_SetConfig+0x124>
 8006404:	e010      	b.n	8006428 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006406:	f7ff f8d7 	bl	80055b8 <HAL_RCC_GetPCLK1Freq>
 800640a:	0003      	movs	r3, r0
 800640c:	61bb      	str	r3, [r7, #24]
        break;
 800640e:	e012      	b.n	8006436 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006410:	4b55      	ldr	r3, [pc, #340]	; (8006568 <UART_SetConfig+0x27c>)
 8006412:	61bb      	str	r3, [r7, #24]
        break;
 8006414:	e00f      	b.n	8006436 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006416:	f7ff f86f 	bl	80054f8 <HAL_RCC_GetSysClockFreq>
 800641a:	0003      	movs	r3, r0
 800641c:	61bb      	str	r3, [r7, #24]
        break;
 800641e:	e00a      	b.n	8006436 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006420:	2380      	movs	r3, #128	; 0x80
 8006422:	021b      	lsls	r3, r3, #8
 8006424:	61bb      	str	r3, [r7, #24]
        break;
 8006426:	e006      	b.n	8006436 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800642c:	231e      	movs	r3, #30
 800642e:	18fb      	adds	r3, r7, r3
 8006430:	2201      	movs	r2, #1
 8006432:	701a      	strb	r2, [r3, #0]
        break;
 8006434:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d100      	bne.n	800643e <UART_SetConfig+0x152>
 800643c:	e07a      	b.n	8006534 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	005a      	lsls	r2, r3, #1
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	085b      	lsrs	r3, r3, #1
 8006448:	18d2      	adds	r2, r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	0019      	movs	r1, r3
 8006450:	0010      	movs	r0, r2
 8006452:	f7f9 fe59 	bl	8000108 <__udivsi3>
 8006456:	0003      	movs	r3, r0
 8006458:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	2b0f      	cmp	r3, #15
 800645e:	d91c      	bls.n	800649a <UART_SetConfig+0x1ae>
 8006460:	693a      	ldr	r2, [r7, #16]
 8006462:	2380      	movs	r3, #128	; 0x80
 8006464:	025b      	lsls	r3, r3, #9
 8006466:	429a      	cmp	r2, r3
 8006468:	d217      	bcs.n	800649a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	b29a      	uxth	r2, r3
 800646e:	200e      	movs	r0, #14
 8006470:	183b      	adds	r3, r7, r0
 8006472:	210f      	movs	r1, #15
 8006474:	438a      	bics	r2, r1
 8006476:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	085b      	lsrs	r3, r3, #1
 800647c:	b29b      	uxth	r3, r3
 800647e:	2207      	movs	r2, #7
 8006480:	4013      	ands	r3, r2
 8006482:	b299      	uxth	r1, r3
 8006484:	183b      	adds	r3, r7, r0
 8006486:	183a      	adds	r2, r7, r0
 8006488:	8812      	ldrh	r2, [r2, #0]
 800648a:	430a      	orrs	r2, r1
 800648c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	183a      	adds	r2, r7, r0
 8006494:	8812      	ldrh	r2, [r2, #0]
 8006496:	60da      	str	r2, [r3, #12]
 8006498:	e04c      	b.n	8006534 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800649a:	231e      	movs	r3, #30
 800649c:	18fb      	adds	r3, r7, r3
 800649e:	2201      	movs	r2, #1
 80064a0:	701a      	strb	r2, [r3, #0]
 80064a2:	e047      	b.n	8006534 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064a4:	231f      	movs	r3, #31
 80064a6:	18fb      	adds	r3, r7, r3
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	2b08      	cmp	r3, #8
 80064ac:	d015      	beq.n	80064da <UART_SetConfig+0x1ee>
 80064ae:	dc18      	bgt.n	80064e2 <UART_SetConfig+0x1f6>
 80064b0:	2b04      	cmp	r3, #4
 80064b2:	d00d      	beq.n	80064d0 <UART_SetConfig+0x1e4>
 80064b4:	dc15      	bgt.n	80064e2 <UART_SetConfig+0x1f6>
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <UART_SetConfig+0x1d4>
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d005      	beq.n	80064ca <UART_SetConfig+0x1de>
 80064be:	e010      	b.n	80064e2 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064c0:	f7ff f87a 	bl	80055b8 <HAL_RCC_GetPCLK1Freq>
 80064c4:	0003      	movs	r3, r0
 80064c6:	61bb      	str	r3, [r7, #24]
        break;
 80064c8:	e012      	b.n	80064f0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064ca:	4b27      	ldr	r3, [pc, #156]	; (8006568 <UART_SetConfig+0x27c>)
 80064cc:	61bb      	str	r3, [r7, #24]
        break;
 80064ce:	e00f      	b.n	80064f0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064d0:	f7ff f812 	bl	80054f8 <HAL_RCC_GetSysClockFreq>
 80064d4:	0003      	movs	r3, r0
 80064d6:	61bb      	str	r3, [r7, #24]
        break;
 80064d8:	e00a      	b.n	80064f0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064da:	2380      	movs	r3, #128	; 0x80
 80064dc:	021b      	lsls	r3, r3, #8
 80064de:	61bb      	str	r3, [r7, #24]
        break;
 80064e0:	e006      	b.n	80064f0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80064e2:	2300      	movs	r3, #0
 80064e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064e6:	231e      	movs	r3, #30
 80064e8:	18fb      	adds	r3, r7, r3
 80064ea:	2201      	movs	r2, #1
 80064ec:	701a      	strb	r2, [r3, #0]
        break;
 80064ee:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d01e      	beq.n	8006534 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	085a      	lsrs	r2, r3, #1
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	18d2      	adds	r2, r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	0019      	movs	r1, r3
 8006506:	0010      	movs	r0, r2
 8006508:	f7f9 fdfe 	bl	8000108 <__udivsi3>
 800650c:	0003      	movs	r3, r0
 800650e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	2b0f      	cmp	r3, #15
 8006514:	d90a      	bls.n	800652c <UART_SetConfig+0x240>
 8006516:	693a      	ldr	r2, [r7, #16]
 8006518:	2380      	movs	r3, #128	; 0x80
 800651a:	025b      	lsls	r3, r3, #9
 800651c:	429a      	cmp	r2, r3
 800651e:	d205      	bcs.n	800652c <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	b29a      	uxth	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	60da      	str	r2, [r3, #12]
 800652a:	e003      	b.n	8006534 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800652c:	231e      	movs	r3, #30
 800652e:	18fb      	adds	r3, r7, r3
 8006530:	2201      	movs	r2, #1
 8006532:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006540:	231e      	movs	r3, #30
 8006542:	18fb      	adds	r3, r7, r3
 8006544:	781b      	ldrb	r3, [r3, #0]
}
 8006546:	0018      	movs	r0, r3
 8006548:	46bd      	mov	sp, r7
 800654a:	b008      	add	sp, #32
 800654c:	bd80      	pop	{r7, pc}
 800654e:	46c0      	nop			; (mov r8, r8)
 8006550:	ffff69f3 	.word	0xffff69f3
 8006554:	ffffcfff 	.word	0xffffcfff
 8006558:	fffff4ff 	.word	0xfffff4ff
 800655c:	40013800 	.word	0x40013800
 8006560:	40021000 	.word	0x40021000
 8006564:	40004400 	.word	0x40004400
 8006568:	007a1200 	.word	0x007a1200

0800656c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b082      	sub	sp, #8
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006578:	2201      	movs	r2, #1
 800657a:	4013      	ands	r3, r2
 800657c:	d00b      	beq.n	8006596 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	4a4a      	ldr	r2, [pc, #296]	; (80066b0 <UART_AdvFeatureConfig+0x144>)
 8006586:	4013      	ands	r3, r2
 8006588:	0019      	movs	r1, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	430a      	orrs	r2, r1
 8006594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659a:	2202      	movs	r2, #2
 800659c:	4013      	ands	r3, r2
 800659e:	d00b      	beq.n	80065b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	4a43      	ldr	r2, [pc, #268]	; (80066b4 <UART_AdvFeatureConfig+0x148>)
 80065a8:	4013      	ands	r3, r2
 80065aa:	0019      	movs	r1, r3
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	430a      	orrs	r2, r1
 80065b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065bc:	2204      	movs	r2, #4
 80065be:	4013      	ands	r3, r2
 80065c0:	d00b      	beq.n	80065da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	4a3b      	ldr	r2, [pc, #236]	; (80066b8 <UART_AdvFeatureConfig+0x14c>)
 80065ca:	4013      	ands	r3, r2
 80065cc:	0019      	movs	r1, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065de:	2208      	movs	r2, #8
 80065e0:	4013      	ands	r3, r2
 80065e2:	d00b      	beq.n	80065fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	4a34      	ldr	r2, [pc, #208]	; (80066bc <UART_AdvFeatureConfig+0x150>)
 80065ec:	4013      	ands	r3, r2
 80065ee:	0019      	movs	r1, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006600:	2210      	movs	r2, #16
 8006602:	4013      	ands	r3, r2
 8006604:	d00b      	beq.n	800661e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	4a2c      	ldr	r2, [pc, #176]	; (80066c0 <UART_AdvFeatureConfig+0x154>)
 800660e:	4013      	ands	r3, r2
 8006610:	0019      	movs	r1, r3
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	430a      	orrs	r2, r1
 800661c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006622:	2220      	movs	r2, #32
 8006624:	4013      	ands	r3, r2
 8006626:	d00b      	beq.n	8006640 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	4a25      	ldr	r2, [pc, #148]	; (80066c4 <UART_AdvFeatureConfig+0x158>)
 8006630:	4013      	ands	r3, r2
 8006632:	0019      	movs	r1, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006644:	2240      	movs	r2, #64	; 0x40
 8006646:	4013      	ands	r3, r2
 8006648:	d01d      	beq.n	8006686 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	4a1d      	ldr	r2, [pc, #116]	; (80066c8 <UART_AdvFeatureConfig+0x15c>)
 8006652:	4013      	ands	r3, r2
 8006654:	0019      	movs	r1, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	430a      	orrs	r2, r1
 8006660:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006666:	2380      	movs	r3, #128	; 0x80
 8006668:	035b      	lsls	r3, r3, #13
 800666a:	429a      	cmp	r2, r3
 800666c:	d10b      	bne.n	8006686 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	4a15      	ldr	r2, [pc, #84]	; (80066cc <UART_AdvFeatureConfig+0x160>)
 8006676:	4013      	ands	r3, r2
 8006678:	0019      	movs	r1, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668a:	2280      	movs	r2, #128	; 0x80
 800668c:	4013      	ands	r3, r2
 800668e:	d00b      	beq.n	80066a8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	4a0e      	ldr	r2, [pc, #56]	; (80066d0 <UART_AdvFeatureConfig+0x164>)
 8006698:	4013      	ands	r3, r2
 800669a:	0019      	movs	r1, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	605a      	str	r2, [r3, #4]
  }
}
 80066a8:	46c0      	nop			; (mov r8, r8)
 80066aa:	46bd      	mov	sp, r7
 80066ac:	b002      	add	sp, #8
 80066ae:	bd80      	pop	{r7, pc}
 80066b0:	fffdffff 	.word	0xfffdffff
 80066b4:	fffeffff 	.word	0xfffeffff
 80066b8:	fffbffff 	.word	0xfffbffff
 80066bc:	ffff7fff 	.word	0xffff7fff
 80066c0:	ffffefff 	.word	0xffffefff
 80066c4:	ffffdfff 	.word	0xffffdfff
 80066c8:	ffefffff 	.word	0xffefffff
 80066cc:	ff9fffff 	.word	0xff9fffff
 80066d0:	fff7ffff 	.word	0xfff7ffff

080066d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b092      	sub	sp, #72	; 0x48
 80066d8:	af02      	add	r7, sp, #8
 80066da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2284      	movs	r2, #132	; 0x84
 80066e0:	2100      	movs	r1, #0
 80066e2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066e4:	f7fb ff46 	bl	8002574 <HAL_GetTick>
 80066e8:	0003      	movs	r3, r0
 80066ea:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2208      	movs	r2, #8
 80066f4:	4013      	ands	r3, r2
 80066f6:	2b08      	cmp	r3, #8
 80066f8:	d12c      	bne.n	8006754 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066fc:	2280      	movs	r2, #128	; 0x80
 80066fe:	0391      	lsls	r1, r2, #14
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	4a46      	ldr	r2, [pc, #280]	; (800681c <UART_CheckIdleState+0x148>)
 8006704:	9200      	str	r2, [sp, #0]
 8006706:	2200      	movs	r2, #0
 8006708:	f000 f88c 	bl	8006824 <UART_WaitOnFlagUntilTimeout>
 800670c:	1e03      	subs	r3, r0, #0
 800670e:	d021      	beq.n	8006754 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006710:	f3ef 8310 	mrs	r3, PRIMASK
 8006714:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006718:	63bb      	str	r3, [r7, #56]	; 0x38
 800671a:	2301      	movs	r3, #1
 800671c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800671e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006720:	f383 8810 	msr	PRIMASK, r3
}
 8006724:	46c0      	nop			; (mov r8, r8)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2180      	movs	r1, #128	; 0x80
 8006732:	438a      	bics	r2, r1
 8006734:	601a      	str	r2, [r3, #0]
 8006736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006738:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800673a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800673c:	f383 8810 	msr	PRIMASK, r3
}
 8006740:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2220      	movs	r2, #32
 8006746:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2278      	movs	r2, #120	; 0x78
 800674c:	2100      	movs	r1, #0
 800674e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006750:	2303      	movs	r3, #3
 8006752:	e05f      	b.n	8006814 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2204      	movs	r2, #4
 800675c:	4013      	ands	r3, r2
 800675e:	2b04      	cmp	r3, #4
 8006760:	d146      	bne.n	80067f0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006762:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006764:	2280      	movs	r2, #128	; 0x80
 8006766:	03d1      	lsls	r1, r2, #15
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	4a2c      	ldr	r2, [pc, #176]	; (800681c <UART_CheckIdleState+0x148>)
 800676c:	9200      	str	r2, [sp, #0]
 800676e:	2200      	movs	r2, #0
 8006770:	f000 f858 	bl	8006824 <UART_WaitOnFlagUntilTimeout>
 8006774:	1e03      	subs	r3, r0, #0
 8006776:	d03b      	beq.n	80067f0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006778:	f3ef 8310 	mrs	r3, PRIMASK
 800677c:	60fb      	str	r3, [r7, #12]
  return(result);
 800677e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006780:	637b      	str	r3, [r7, #52]	; 0x34
 8006782:	2301      	movs	r3, #1
 8006784:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	f383 8810 	msr	PRIMASK, r3
}
 800678c:	46c0      	nop			; (mov r8, r8)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4921      	ldr	r1, [pc, #132]	; (8006820 <UART_CheckIdleState+0x14c>)
 800679a:	400a      	ands	r2, r1
 800679c:	601a      	str	r2, [r3, #0]
 800679e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f383 8810 	msr	PRIMASK, r3
}
 80067a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067aa:	f3ef 8310 	mrs	r3, PRIMASK
 80067ae:	61bb      	str	r3, [r7, #24]
  return(result);
 80067b0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067b2:	633b      	str	r3, [r7, #48]	; 0x30
 80067b4:	2301      	movs	r3, #1
 80067b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	f383 8810 	msr	PRIMASK, r3
}
 80067be:	46c0      	nop			; (mov r8, r8)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	689a      	ldr	r2, [r3, #8]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2101      	movs	r1, #1
 80067cc:	438a      	bics	r2, r1
 80067ce:	609a      	str	r2, [r3, #8]
 80067d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067d4:	6a3b      	ldr	r3, [r7, #32]
 80067d6:	f383 8810 	msr	PRIMASK, r3
}
 80067da:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2280      	movs	r2, #128	; 0x80
 80067e0:	2120      	movs	r1, #32
 80067e2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2278      	movs	r2, #120	; 0x78
 80067e8:	2100      	movs	r1, #0
 80067ea:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e011      	b.n	8006814 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2220      	movs	r2, #32
 80067f4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2280      	movs	r2, #128	; 0x80
 80067fa:	2120      	movs	r1, #32
 80067fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2278      	movs	r2, #120	; 0x78
 800680e:	2100      	movs	r1, #0
 8006810:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006812:	2300      	movs	r3, #0
}
 8006814:	0018      	movs	r0, r3
 8006816:	46bd      	mov	sp, r7
 8006818:	b010      	add	sp, #64	; 0x40
 800681a:	bd80      	pop	{r7, pc}
 800681c:	01ffffff 	.word	0x01ffffff
 8006820:	fffffedf 	.word	0xfffffedf

08006824 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b084      	sub	sp, #16
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	603b      	str	r3, [r7, #0]
 8006830:	1dfb      	adds	r3, r7, #7
 8006832:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006834:	e04b      	b.n	80068ce <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	3301      	adds	r3, #1
 800683a:	d048      	beq.n	80068ce <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800683c:	f7fb fe9a 	bl	8002574 <HAL_GetTick>
 8006840:	0002      	movs	r2, r0
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	69ba      	ldr	r2, [r7, #24]
 8006848:	429a      	cmp	r2, r3
 800684a:	d302      	bcc.n	8006852 <UART_WaitOnFlagUntilTimeout+0x2e>
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d101      	bne.n	8006856 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006852:	2303      	movs	r3, #3
 8006854:	e04b      	b.n	80068ee <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2204      	movs	r2, #4
 800685e:	4013      	ands	r3, r2
 8006860:	d035      	beq.n	80068ce <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	69db      	ldr	r3, [r3, #28]
 8006868:	2208      	movs	r2, #8
 800686a:	4013      	ands	r3, r2
 800686c:	2b08      	cmp	r3, #8
 800686e:	d111      	bne.n	8006894 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2208      	movs	r2, #8
 8006876:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	0018      	movs	r0, r3
 800687c:	f000 f83c 	bl	80068f8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2284      	movs	r2, #132	; 0x84
 8006884:	2108      	movs	r1, #8
 8006886:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2278      	movs	r2, #120	; 0x78
 800688c:	2100      	movs	r1, #0
 800688e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e02c      	b.n	80068ee <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	69da      	ldr	r2, [r3, #28]
 800689a:	2380      	movs	r3, #128	; 0x80
 800689c:	011b      	lsls	r3, r3, #4
 800689e:	401a      	ands	r2, r3
 80068a0:	2380      	movs	r3, #128	; 0x80
 80068a2:	011b      	lsls	r3, r3, #4
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d112      	bne.n	80068ce <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2280      	movs	r2, #128	; 0x80
 80068ae:	0112      	lsls	r2, r2, #4
 80068b0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	0018      	movs	r0, r3
 80068b6:	f000 f81f 	bl	80068f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2284      	movs	r2, #132	; 0x84
 80068be:	2120      	movs	r1, #32
 80068c0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2278      	movs	r2, #120	; 0x78
 80068c6:	2100      	movs	r1, #0
 80068c8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e00f      	b.n	80068ee <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	69db      	ldr	r3, [r3, #28]
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	4013      	ands	r3, r2
 80068d8:	68ba      	ldr	r2, [r7, #8]
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	425a      	negs	r2, r3
 80068de:	4153      	adcs	r3, r2
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	001a      	movs	r2, r3
 80068e4:	1dfb      	adds	r3, r7, #7
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d0a4      	beq.n	8006836 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	0018      	movs	r0, r3
 80068f0:	46bd      	mov	sp, r7
 80068f2:	b004      	add	sp, #16
 80068f4:	bd80      	pop	{r7, pc}
	...

080068f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b08e      	sub	sp, #56	; 0x38
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006900:	f3ef 8310 	mrs	r3, PRIMASK
 8006904:	617b      	str	r3, [r7, #20]
  return(result);
 8006906:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006908:	637b      	str	r3, [r7, #52]	; 0x34
 800690a:	2301      	movs	r3, #1
 800690c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	f383 8810 	msr	PRIMASK, r3
}
 8006914:	46c0      	nop			; (mov r8, r8)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4926      	ldr	r1, [pc, #152]	; (80069bc <UART_EndRxTransfer+0xc4>)
 8006922:	400a      	ands	r2, r1
 8006924:	601a      	str	r2, [r3, #0]
 8006926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006928:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	f383 8810 	msr	PRIMASK, r3
}
 8006930:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006932:	f3ef 8310 	mrs	r3, PRIMASK
 8006936:	623b      	str	r3, [r7, #32]
  return(result);
 8006938:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800693a:	633b      	str	r3, [r7, #48]	; 0x30
 800693c:	2301      	movs	r3, #1
 800693e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006942:	f383 8810 	msr	PRIMASK, r3
}
 8006946:	46c0      	nop			; (mov r8, r8)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689a      	ldr	r2, [r3, #8]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2101      	movs	r1, #1
 8006954:	438a      	bics	r2, r1
 8006956:	609a      	str	r2, [r3, #8]
 8006958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800695a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800695c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800695e:	f383 8810 	msr	PRIMASK, r3
}
 8006962:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006968:	2b01      	cmp	r3, #1
 800696a:	d118      	bne.n	800699e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800696c:	f3ef 8310 	mrs	r3, PRIMASK
 8006970:	60bb      	str	r3, [r7, #8]
  return(result);
 8006972:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006974:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006976:	2301      	movs	r3, #1
 8006978:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f383 8810 	msr	PRIMASK, r3
}
 8006980:	46c0      	nop			; (mov r8, r8)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2110      	movs	r1, #16
 800698e:	438a      	bics	r2, r1
 8006990:	601a      	str	r2, [r3, #0]
 8006992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006994:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	f383 8810 	msr	PRIMASK, r3
}
 800699c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2280      	movs	r2, #128	; 0x80
 80069a2:	2120      	movs	r1, #32
 80069a4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	669a      	str	r2, [r3, #104]	; 0x68
}
 80069b2:	46c0      	nop			; (mov r8, r8)
 80069b4:	46bd      	mov	sp, r7
 80069b6:	b00e      	add	sp, #56	; 0x38
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	46c0      	nop			; (mov r8, r8)
 80069bc:	fffffedf 	.word	0xfffffedf

080069c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	225a      	movs	r2, #90	; 0x5a
 80069d2:	2100      	movs	r1, #0
 80069d4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2252      	movs	r2, #82	; 0x52
 80069da:	2100      	movs	r1, #0
 80069dc:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	0018      	movs	r0, r3
 80069e2:	f7ff fc6f 	bl	80062c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069e6:	46c0      	nop			; (mov r8, r8)
 80069e8:	46bd      	mov	sp, r7
 80069ea:	b004      	add	sp, #16
 80069ec:	bd80      	pop	{r7, pc}

080069ee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069ee:	b580      	push	{r7, lr}
 80069f0:	b086      	sub	sp, #24
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069f6:	f3ef 8310 	mrs	r3, PRIMASK
 80069fa:	60bb      	str	r3, [r7, #8]
  return(result);
 80069fc:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80069fe:	617b      	str	r3, [r7, #20]
 8006a00:	2301      	movs	r3, #1
 8006a02:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f383 8810 	msr	PRIMASK, r3
}
 8006a0a:	46c0      	nop			; (mov r8, r8)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2140      	movs	r1, #64	; 0x40
 8006a18:	438a      	bics	r2, r1
 8006a1a:	601a      	str	r2, [r3, #0]
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f383 8810 	msr	PRIMASK, r3
}
 8006a26:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2220      	movs	r2, #32
 8006a2c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	0018      	movs	r0, r3
 8006a38:	f7fb f976 	bl	8001d28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a3c:	46c0      	nop			; (mov r8, r8)
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	b006      	add	sp, #24
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <_ZdlPvj>:
 8006a44:	b510      	push	{r4, lr}
 8006a46:	f000 f812 	bl	8006a6e <_ZdlPv>
 8006a4a:	bd10      	pop	{r4, pc}

08006a4c <_ZNSaIcEC1Ev>:
 8006a4c:	4770      	bx	lr

08006a4e <_ZNSaIcED1Ev>:
 8006a4e:	4770      	bx	lr

08006a50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8006a50:	0003      	movs	r3, r0
 8006a52:	6800      	ldr	r0, [r0, #0]
 8006a54:	3308      	adds	r3, #8
 8006a56:	b510      	push	{r4, lr}
 8006a58:	4298      	cmp	r0, r3
 8006a5a:	d001      	beq.n	8006a60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x10>
 8006a5c:	f000 f807 	bl	8006a6e <_ZdlPv>
 8006a60:	bd10      	pop	{r4, pc}

08006a62 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 8006a62:	b510      	push	{r4, lr}
 8006a64:	0004      	movs	r4, r0
 8006a66:	f7ff fff3 	bl	8006a50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8006a6a:	0020      	movs	r0, r4
 8006a6c:	bd10      	pop	{r4, pc}

08006a6e <_ZdlPv>:
 8006a6e:	b510      	push	{r4, lr}
 8006a70:	f000 f826 	bl	8006ac0 <free>
 8006a74:	bd10      	pop	{r4, pc}
	...

08006a78 <__libc_init_array>:
 8006a78:	b570      	push	{r4, r5, r6, lr}
 8006a7a:	2600      	movs	r6, #0
 8006a7c:	4d0c      	ldr	r5, [pc, #48]	; (8006ab0 <__libc_init_array+0x38>)
 8006a7e:	4c0d      	ldr	r4, [pc, #52]	; (8006ab4 <__libc_init_array+0x3c>)
 8006a80:	1b64      	subs	r4, r4, r5
 8006a82:	10a4      	asrs	r4, r4, #2
 8006a84:	42a6      	cmp	r6, r4
 8006a86:	d109      	bne.n	8006a9c <__libc_init_array+0x24>
 8006a88:	2600      	movs	r6, #0
 8006a8a:	f000 f887 	bl	8006b9c <_init>
 8006a8e:	4d0a      	ldr	r5, [pc, #40]	; (8006ab8 <__libc_init_array+0x40>)
 8006a90:	4c0a      	ldr	r4, [pc, #40]	; (8006abc <__libc_init_array+0x44>)
 8006a92:	1b64      	subs	r4, r4, r5
 8006a94:	10a4      	asrs	r4, r4, #2
 8006a96:	42a6      	cmp	r6, r4
 8006a98:	d105      	bne.n	8006aa6 <__libc_init_array+0x2e>
 8006a9a:	bd70      	pop	{r4, r5, r6, pc}
 8006a9c:	00b3      	lsls	r3, r6, #2
 8006a9e:	58eb      	ldr	r3, [r5, r3]
 8006aa0:	4798      	blx	r3
 8006aa2:	3601      	adds	r6, #1
 8006aa4:	e7ee      	b.n	8006a84 <__libc_init_array+0xc>
 8006aa6:	00b3      	lsls	r3, r6, #2
 8006aa8:	58eb      	ldr	r3, [r5, r3]
 8006aaa:	4798      	blx	r3
 8006aac:	3601      	adds	r6, #1
 8006aae:	e7f2      	b.n	8006a96 <__libc_init_array+0x1e>
 8006ab0:	08006bf4 	.word	0x08006bf4
 8006ab4:	08006bf4 	.word	0x08006bf4
 8006ab8:	08006bf4 	.word	0x08006bf4
 8006abc:	08006bfc 	.word	0x08006bfc

08006ac0 <free>:
 8006ac0:	b510      	push	{r4, lr}
 8006ac2:	4b03      	ldr	r3, [pc, #12]	; (8006ad0 <free+0x10>)
 8006ac4:	0001      	movs	r1, r0
 8006ac6:	6818      	ldr	r0, [r3, #0]
 8006ac8:	f000 f80c 	bl	8006ae4 <_free_r>
 8006acc:	bd10      	pop	{r4, pc}
 8006ace:	46c0      	nop			; (mov r8, r8)
 8006ad0:	2000000c 	.word	0x2000000c

08006ad4 <memset>:
 8006ad4:	0003      	movs	r3, r0
 8006ad6:	1882      	adds	r2, r0, r2
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d100      	bne.n	8006ade <memset+0xa>
 8006adc:	4770      	bx	lr
 8006ade:	7019      	strb	r1, [r3, #0]
 8006ae0:	3301      	adds	r3, #1
 8006ae2:	e7f9      	b.n	8006ad8 <memset+0x4>

08006ae4 <_free_r>:
 8006ae4:	b570      	push	{r4, r5, r6, lr}
 8006ae6:	0005      	movs	r5, r0
 8006ae8:	2900      	cmp	r1, #0
 8006aea:	d010      	beq.n	8006b0e <_free_r+0x2a>
 8006aec:	1f0c      	subs	r4, r1, #4
 8006aee:	6823      	ldr	r3, [r4, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	da00      	bge.n	8006af6 <_free_r+0x12>
 8006af4:	18e4      	adds	r4, r4, r3
 8006af6:	0028      	movs	r0, r5
 8006af8:	f000 f83e 	bl	8006b78 <__malloc_lock>
 8006afc:	4a1d      	ldr	r2, [pc, #116]	; (8006b74 <_free_r+0x90>)
 8006afe:	6813      	ldr	r3, [r2, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d105      	bne.n	8006b10 <_free_r+0x2c>
 8006b04:	6063      	str	r3, [r4, #4]
 8006b06:	6014      	str	r4, [r2, #0]
 8006b08:	0028      	movs	r0, r5
 8006b0a:	f000 f83d 	bl	8006b88 <__malloc_unlock>
 8006b0e:	bd70      	pop	{r4, r5, r6, pc}
 8006b10:	42a3      	cmp	r3, r4
 8006b12:	d908      	bls.n	8006b26 <_free_r+0x42>
 8006b14:	6821      	ldr	r1, [r4, #0]
 8006b16:	1860      	adds	r0, r4, r1
 8006b18:	4283      	cmp	r3, r0
 8006b1a:	d1f3      	bne.n	8006b04 <_free_r+0x20>
 8006b1c:	6818      	ldr	r0, [r3, #0]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	1841      	adds	r1, r0, r1
 8006b22:	6021      	str	r1, [r4, #0]
 8006b24:	e7ee      	b.n	8006b04 <_free_r+0x20>
 8006b26:	001a      	movs	r2, r3
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d001      	beq.n	8006b32 <_free_r+0x4e>
 8006b2e:	42a3      	cmp	r3, r4
 8006b30:	d9f9      	bls.n	8006b26 <_free_r+0x42>
 8006b32:	6811      	ldr	r1, [r2, #0]
 8006b34:	1850      	adds	r0, r2, r1
 8006b36:	42a0      	cmp	r0, r4
 8006b38:	d10b      	bne.n	8006b52 <_free_r+0x6e>
 8006b3a:	6820      	ldr	r0, [r4, #0]
 8006b3c:	1809      	adds	r1, r1, r0
 8006b3e:	1850      	adds	r0, r2, r1
 8006b40:	6011      	str	r1, [r2, #0]
 8006b42:	4283      	cmp	r3, r0
 8006b44:	d1e0      	bne.n	8006b08 <_free_r+0x24>
 8006b46:	6818      	ldr	r0, [r3, #0]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	1841      	adds	r1, r0, r1
 8006b4c:	6011      	str	r1, [r2, #0]
 8006b4e:	6053      	str	r3, [r2, #4]
 8006b50:	e7da      	b.n	8006b08 <_free_r+0x24>
 8006b52:	42a0      	cmp	r0, r4
 8006b54:	d902      	bls.n	8006b5c <_free_r+0x78>
 8006b56:	230c      	movs	r3, #12
 8006b58:	602b      	str	r3, [r5, #0]
 8006b5a:	e7d5      	b.n	8006b08 <_free_r+0x24>
 8006b5c:	6821      	ldr	r1, [r4, #0]
 8006b5e:	1860      	adds	r0, r4, r1
 8006b60:	4283      	cmp	r3, r0
 8006b62:	d103      	bne.n	8006b6c <_free_r+0x88>
 8006b64:	6818      	ldr	r0, [r3, #0]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	1841      	adds	r1, r0, r1
 8006b6a:	6021      	str	r1, [r4, #0]
 8006b6c:	6063      	str	r3, [r4, #4]
 8006b6e:	6054      	str	r4, [r2, #4]
 8006b70:	e7ca      	b.n	8006b08 <_free_r+0x24>
 8006b72:	46c0      	nop			; (mov r8, r8)
 8006b74:	20000334 	.word	0x20000334

08006b78 <__malloc_lock>:
 8006b78:	b510      	push	{r4, lr}
 8006b7a:	4802      	ldr	r0, [pc, #8]	; (8006b84 <__malloc_lock+0xc>)
 8006b7c:	f000 f80c 	bl	8006b98 <__retarget_lock_acquire_recursive>
 8006b80:	bd10      	pop	{r4, pc}
 8006b82:	46c0      	nop			; (mov r8, r8)
 8006b84:	20000338 	.word	0x20000338

08006b88 <__malloc_unlock>:
 8006b88:	b510      	push	{r4, lr}
 8006b8a:	4802      	ldr	r0, [pc, #8]	; (8006b94 <__malloc_unlock+0xc>)
 8006b8c:	f000 f805 	bl	8006b9a <__retarget_lock_release_recursive>
 8006b90:	bd10      	pop	{r4, pc}
 8006b92:	46c0      	nop			; (mov r8, r8)
 8006b94:	20000338 	.word	0x20000338

08006b98 <__retarget_lock_acquire_recursive>:
 8006b98:	4770      	bx	lr

08006b9a <__retarget_lock_release_recursive>:
 8006b9a:	4770      	bx	lr

08006b9c <_init>:
 8006b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b9e:	46c0      	nop			; (mov r8, r8)
 8006ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ba2:	bc08      	pop	{r3}
 8006ba4:	469e      	mov	lr, r3
 8006ba6:	4770      	bx	lr

08006ba8 <_fini>:
 8006ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006baa:	46c0      	nop			; (mov r8, r8)
 8006bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bae:	bc08      	pop	{r3}
 8006bb0:	469e      	mov	lr, r3
 8006bb2:	4770      	bx	lr
