DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "work"
unitName "busdef"
)
]
instances [
(Instance
name "U_25"
duLibraryName "axi_dma_bridge"
duName "M00_AXI"
elements [
(GiElement
name "C_M_TARGET_SLAVE_BASE_ADDR"
type "std_logic_vector"
value "x\"40000000\""
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line

-- Base address of targeted slave"
apr 0
)
(GiElement
name "C_M_AXI_BURST_LEN"
type "integer"
value "C_M00_AXI_BURST_LEN"
pr "-- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths"
apr 0
)
(GiElement
name "C_M_AXI_ID_WIDTH"
type "integer"
value "C_M00_AXI_ID_WIDTH"
pr "-- Thread ID Width"
apr 0
)
(GiElement
name "C_M_AXI_ADDR_WIDTH"
type "integer"
value "C_M00_AXI_ADDR_WIDTH"
pr "-- Width of Address Bus"
apr 0
)
(GiElement
name "C_M_AXI_DATA_WIDTH"
type "integer"
value "C_M00_AXI_DATA_WIDTH"
pr "-- Width of Data Bus"
apr 0
)
(GiElement
name "C_M_AXI_AWUSER_WIDTH"
type "integer"
value "C_M00_AXI_AWUSER_WIDTH"
pr "-- Width of User Write Address Bus"
apr 0
)
(GiElement
name "C_M_AXI_ARUSER_WIDTH"
type "integer"
value "C_M00_AXI_ARUSER_WIDTH"
pr "-- Width of User Read Address Bus"
apr 0
)
(GiElement
name "C_M_AXI_WUSER_WIDTH"
type "integer"
value "C_M00_AXI_WUSER_WIDTH"
pr "-- Width of User Write Data Bus"
apr 0
)
(GiElement
name "C_M_AXI_RUSER_WIDTH"
type "integer"
value "C_M00_AXI_RUSER_WIDTH"
pr "-- Width of User Read Data Bus"
apr 0
)
(GiElement
name "C_M_AXI_BUSER_WIDTH"
type "integer"
value "C_M00_AXI_BUSER_WIDTH"
pr "-- Width of User Response Bus"
apr 0
)
]
mwi 0
uid 23029,0
)
(Instance
name "i_S00_AXI"
duLibraryName "axi_dma_bridge"
duName "S00_AXI"
elements [
(GiElement
name "pipeline_g"
type "boolean"
value "false"
pr "-- Users to add parameters here"
apr 0
)
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "C_SLV_ADDR_WIDTH"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "C_SLV_DATA_WIDTH"
)
(GiElement
name "C_S_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- User parameters ends
-- Do not modify the parameters beyond this line

-- Width of ID for for write address, write data, read address and read data"
apr 0
)
(GiElement
name "C_S_AXI_DATA_WIDTH"
type "integer"
value "C_S00_AXI_DATA_WIDTH"
pr "-- Width of S_AXI data bus"
apr 0
)
(GiElement
name "C_S_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
pr "-- Width of S_AXI address bus"
apr 0
)
(GiElement
name "C_S_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
pr "-- Width of optional user defined signal in write address channel"
apr 0
)
(GiElement
name "C_S_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
pr "-- Width of optional user defined signal in read address channel"
apr 0
)
(GiElement
name "C_S_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
pr "-- Width of optional user defined signal in write data channel"
apr 0
)
(GiElement
name "C_S_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
pr "-- Width of optional user defined signal in read data channel"
apr 0
)
(GiElement
name "C_S_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
pr "-- Width of optional user defined signal in write response channel"
apr 0
)
]
mwi 0
uid 23255,0
)
(Instance
name "U_3"
duLibraryName "axi_dma_bridge"
duName "sbus_mux3"
elements [
]
mwi 0
uid 23301,0
)
(Instance
name "U_4"
duLibraryName "axi_dma_bridge"
duName "profiler"
elements [
(GiElement
name "addr_width_g"
type "integer"
value "16"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "32"
e "--width of data"
)
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"0200\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"0008\""
)
(GiElement
name "nregs_g"
type "integer"
value "8"
e "--number of registers"
)
]
mwi 0
uid 23476,0
)
(Instance
name "i_topcon"
duLibraryName "axi_dma_bridge"
duName "axi_master_control"
elements [
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_CORE_CLOCK_FREQ"
type "integer"
value "C_CORE_CLK_FREQ"
)
(GiElement
name "hw_serial_number_g"
type "integer"
value "12"
)
(GiElement
name "hw_version_g"
type "integer"
value "30"
)
(GiElement
name "C_SYNC_WIDTH"
type "integer"
value "C_SYNC_WIDTH"
)
(GiElement
name "dma_width_g"
type "integer"
value "C_M00_AXI_DATA_WIDTH"
)
(GiElement
name "use_target_addr_fifo_g"
type "boolean"
value "C_USE_TARGET_ADDR_FIFO"
)
]
mwi 0
uid 29445,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb1"
number "1"
)
]
frameInstances [
(FrameInstance
name "g0"
style 1
emInsts [
(EmbeddedInstance
name "for_debug"
number "3"
)
]
)
]
libraryRefs [
"ieee"
"work"
]
)
version "31.1"
appVersion "2016.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_axi_dma_bridge\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_axi_dma_bridge\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_axi_dma_bridge"
)
(vvPair
variable "d_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_axi_dma_bridge"
)
(vvPair
variable "date"
value "12.11.2018"
)
(vvPair
variable "day"
value "Mo."
)
(vvPair
variable "day_long"
value "Montag"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "entity_name"
value "top_axi_dma_bridge"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "net"
)
(vvPair
variable "graphical_source_date"
value "12.11.2018"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "KPERSM7467"
)
(vvPair
variable "graphical_source_time"
value "12:46:34"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "KPERSM7467"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "axi_dma_bridge"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/axi_dma_bridge/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "E:/vivado/ip_repo/jpec_an4_1.0/work"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_XilinxVivado"
value "$HDS_PROJECT_DIR/axi_dma_bridge/vivado"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "top_axi_dma_bridge"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_axi_dma_bridge\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_axi_dma_bridge\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ip_repo"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\MentorGraphics\\modeltech64_10.2c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:46:34"
)
(vvPair
variable "unit"
value "top_axi_dma_bridge"
)
(vvPair
variable "user"
value "net"
)
(vvPair
variable "version"
value "2016.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2018"
)
(vvPair
variable "yy"
value "18"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1556,0
optionalChildren [
*1 (PortIoOut
uid 1613,0
shape (CompositeShape
uid 1614,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1615,0
sl 0
ro 90
xt "23750,171625,25250,172375"
)
(Line
uid 1616,0
sl 0
ro 90
xt "25250,172000,25750,172000"
pts [
"25750,172000"
"25250,172000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1617,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1618,0
va (VaSet
font "arial,8,0"
)
xt "15900,171500,23000,172500"
st "M00_AXI_ARQOS"
ju 2
blo "23000,172300"
tm "WireNameMgr"
)
)
)
*2 (PortIoOut
uid 1619,0
shape (CompositeShape
uid 1620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1621,0
sl 0
ro 90
xt "24000,137625,25500,138375"
)
(Line
uid 1622,0
sl 0
ro 90
xt "25500,138000,26000,138000"
pts [
"26000,138000"
"25500,138000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1623,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1624,0
va (VaSet
font "arial,8,0"
)
xt "15700,137500,23000,138500"
st "M00_AXI_AWSIZE"
ju 2
blo "23000,138300"
tm "WireNameMgr"
)
)
)
*3 (PortIoIn
uid 1625,0
shape (CompositeShape
uid 1626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1627,0
sl 0
ro 270
xt "24750,156625,26250,157375"
)
(Line
uid 1628,0
sl 0
ro 270
xt "26250,157000,26750,157000"
pts [
"26250,157000"
"26750,157000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1629,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1630,0
va (VaSet
font "arial,8,0"
)
xt "18400,156500,24000,157500"
st "M00_AXI_BID"
ju 2
blo "24000,157300"
tm "WireNameMgr"
)
)
)
*4 (PortIoIn
uid 1631,0
shape (CompositeShape
uid 1632,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1633,0
sl 0
ro 270
xt "24750,153625,26250,154375"
)
(Line
uid 1634,0
sl 0
ro 270
xt "26250,154000,26750,154000"
pts [
"26250,154000"
"26750,154000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1635,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1636,0
va (VaSet
font "arial,8,0"
)
xt "16200,153500,24000,154500"
st "M00_AXI_WREADY"
ju 2
blo "24000,154300"
tm "WireNameMgr"
)
)
)
*5 (PortIoOut
uid 1637,0
shape (CompositeShape
uid 1638,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1639,0
sl 0
ro 90
xt "24750,152625,26250,153375"
)
(Line
uid 1640,0
sl 0
ro 90
xt "26250,153000,26750,153000"
pts [
"26750,153000"
"26250,153000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1641,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1642,0
va (VaSet
font "arial,8,0"
)
xt "16700,152500,24000,153500"
st "M00_AXI_WVALID"
ju 2
blo "24000,153300"
tm "WireNameMgr"
)
)
)
*6 (PortIoOut
uid 1643,0
shape (CompositeShape
uid 1644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1645,0
sl 0
ro 90
xt "24750,170625,26250,171375"
)
(Line
uid 1646,0
sl 0
ro 90
xt "26250,171000,26750,171000"
pts [
"26750,171000"
"26250,171000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1647,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1648,0
va (VaSet
font "arial,8,0"
)
xt "16400,170500,24000,171500"
st "M00_AXI_ARPROT"
ju 2
blo "24000,171300"
tm "WireNameMgr"
)
)
)
*7 (PortIoOut
uid 1649,0
shape (CompositeShape
uid 1650,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1651,0
sl 0
ro 90
xt "24750,151625,26250,152375"
)
(Line
uid 1652,0
sl 0
ro 90
xt "26250,152000,26750,152000"
pts [
"26750,152000"
"26250,152000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1653,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1654,0
va (VaSet
font "arial,8,0"
)
xt "16700,151500,24000,152500"
st "M00_AXI_WUSER"
ju 2
blo "24000,152300"
tm "WireNameMgr"
)
)
)
*8 (PortIoOut
uid 1655,0
shape (CompositeShape
uid 1656,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1657,0
sl 0
ro 90
xt "24750,150625,26250,151375"
)
(Line
uid 1658,0
sl 0
ro 90
xt "26250,151000,26750,151000"
pts [
"26750,151000"
"26250,151000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1659,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1660,0
va (VaSet
font "arial,8,0"
)
xt "17000,150500,24000,151500"
st "M00_AXI_WLAST"
ju 2
blo "24000,151300"
tm "WireNameMgr"
)
)
)
*9 (PortIoOut
uid 1661,0
shape (CompositeShape
uid 1662,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1663,0
sl 0
ro 90
xt "24750,149625,26250,150375"
)
(Line
uid 1664,0
sl 0
ro 90
xt "26250,150000,26750,150000"
pts [
"26750,150000"
"26250,150000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1665,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1666,0
va (VaSet
font "arial,8,0"
)
xt "16800,149500,24000,150500"
st "M00_AXI_WSTRB"
ju 2
blo "24000,150300"
tm "WireNameMgr"
)
)
)
*10 (PortIoOut
uid 1667,0
shape (CompositeShape
uid 1668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1669,0
sl 0
ro 90
xt "24750,148625,26250,149375"
)
(Line
uid 1670,0
sl 0
ro 90
xt "26250,149000,26750,149000"
pts [
"26750,149000"
"26250,149000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1671,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1672,0
va (VaSet
font "arial,8,0"
)
xt "16800,148500,24000,149500"
st "M00_AXI_WDATA"
ju 2
blo "24000,149300"
tm "WireNameMgr"
)
)
)
*11 (PortIoIn
uid 1673,0
shape (CompositeShape
uid 1674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1675,0
sl 0
ro 270
xt "24750,146625,26250,147375"
)
(Line
uid 1676,0
sl 0
ro 270
xt "26250,147000,26750,147000"
pts [
"26250,147000"
"26750,147000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1677,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1678,0
va (VaSet
font "arial,8,0"
)
xt "15700,146500,24000,147500"
st "M00_AXI_AWREADY"
ju 2
blo "24000,147300"
tm "WireNameMgr"
)
)
)
*12 (PortIoOut
uid 1679,0
shape (CompositeShape
uid 1680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1681,0
sl 0
ro 90
xt "24750,145625,26250,146375"
)
(Line
uid 1682,0
sl 0
ro 90
xt "26250,146000,26750,146000"
pts [
"26750,146000"
"26250,146000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1684,0
va (VaSet
font "arial,8,0"
)
xt "16200,145500,24000,146500"
st "M00_AXI_AWVALID"
ju 2
blo "24000,146300"
tm "WireNameMgr"
)
)
)
*13 (PortIoOut
uid 1685,0
shape (CompositeShape
uid 1686,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1687,0
sl 0
ro 90
xt "24750,144625,26250,145375"
)
(Line
uid 1688,0
sl 0
ro 90
xt "26250,145000,26750,145000"
pts [
"26750,145000"
"26250,145000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1689,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1690,0
va (VaSet
font "arial,8,0"
)
xt "16200,144500,24000,145500"
st "M00_AXI_AWUSER"
ju 2
blo "24000,145300"
tm "WireNameMgr"
)
)
)
*14 (PortIoOut
uid 1691,0
shape (CompositeShape
uid 1692,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1693,0
sl 0
ro 90
xt "24750,142625,26250,143375"
)
(Line
uid 1694,0
sl 0
ro 90
xt "26250,143000,26750,143000"
pts [
"26750,143000"
"26250,143000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1695,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1696,0
va (VaSet
font "arial,8,0"
)
xt "16700,142500,24000,143500"
st "M00_AXI_AWQOS"
ju 2
blo "24000,143300"
tm "WireNameMgr"
)
)
)
*15 (PortIoOut
uid 1697,0
shape (CompositeShape
uid 1698,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1699,0
sl 0
ro 90
xt "24750,141625,26250,142375"
)
(Line
uid 1700,0
sl 0
ro 90
xt "26250,142000,26750,142000"
pts [
"26750,142000"
"26250,142000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1701,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1702,0
va (VaSet
font "arial,8,0"
)
xt "16200,141500,24000,142500"
st "M00_AXI_AWPROT"
ju 2
blo "24000,142300"
tm "WireNameMgr"
)
)
)
*16 (PortIoOut
uid 1703,0
shape (CompositeShape
uid 1704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1705,0
sl 0
ro 90
xt "24750,140625,26250,141375"
)
(Line
uid 1706,0
sl 0
ro 90
xt "26250,141000,26750,141000"
pts [
"26750,141000"
"26250,141000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1707,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1708,0
va (VaSet
font "arial,8,0"
)
xt "15600,140500,24000,141500"
st "M00_AXI_AWCACHE"
ju 2
blo "24000,141300"
tm "WireNameMgr"
)
)
)
*17 (PortIoOut
uid 1709,0
shape (CompositeShape
uid 1710,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1711,0
sl 0
ro 90
xt "24750,139625,26250,140375"
)
(Line
uid 1712,0
sl 0
ro 90
xt "26250,140000,26750,140000"
pts [
"26750,140000"
"26250,140000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1713,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1714,0
va (VaSet
font "arial,8,0"
)
xt "16300,139500,24000,140500"
st "M00_AXI_AWLOCK"
ju 2
blo "24000,140300"
tm "WireNameMgr"
)
)
)
*18 (PortIoOut
uid 1715,0
shape (CompositeShape
uid 1716,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1717,0
sl 0
ro 90
xt "24750,138625,26250,139375"
)
(Line
uid 1718,0
sl 0
ro 90
xt "26250,139000,26750,139000"
pts [
"26750,139000"
"26250,139000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1719,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1720,0
va (VaSet
font "arial,8,0"
)
xt "15700,138500,24000,139500"
st "M00_AXI_AWBURST"
ju 2
blo "24000,139300"
tm "WireNameMgr"
)
)
)
*19 (PortIoOut
uid 1721,0
shape (CompositeShape
uid 1722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1723,0
sl 0
ro 90
xt "24750,136625,26250,137375"
)
(Line
uid 1724,0
sl 0
ro 90
xt "26250,137000,26750,137000"
pts [
"26750,137000"
"26250,137000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1725,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1726,0
va (VaSet
font "arial,8,0"
)
xt "16900,136500,24000,137500"
st "M00_AXI_AWLEN"
ju 2
blo "24000,137300"
tm "WireNameMgr"
)
)
)
*20 (PortIoOut
uid 1727,0
shape (CompositeShape
uid 1728,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1729,0
sl 0
ro 90
xt "24750,135625,26250,136375"
)
(Line
uid 1730,0
sl 0
ro 90
xt "26250,136000,26750,136000"
pts [
"26750,136000"
"26250,136000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1731,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1732,0
va (VaSet
font "arial,8,0"
)
xt "16100,135500,24000,136500"
st "M00_AXI_AWADDR"
ju 2
blo "24000,136300"
tm "WireNameMgr"
)
)
)
*21 (PortIoOut
uid 1733,0
shape (CompositeShape
uid 1734,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1735,0
sl 0
ro 90
xt "24750,169625,26250,170375"
)
(Line
uid 1736,0
sl 0
ro 90
xt "26250,170000,26750,170000"
pts [
"26750,170000"
"26250,170000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1737,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1738,0
va (VaSet
font "arial,8,0"
)
xt "15800,169500,24000,170500"
st "M00_AXI_ARCACHE"
ju 2
blo "24000,170300"
tm "WireNameMgr"
)
)
)
*22 (PortIoOut
uid 1739,0
shape (CompositeShape
uid 1740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1741,0
sl 0
ro 90
xt "24750,168625,26250,169375"
)
(Line
uid 1742,0
sl 0
ro 90
xt "26250,169000,26750,169000"
pts [
"26750,169000"
"26250,169000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1743,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1744,0
va (VaSet
font "arial,8,0"
)
xt "16500,168500,24000,169500"
st "M00_AXI_ARLOCK"
ju 2
blo "24000,169300"
tm "WireNameMgr"
)
)
)
*23 (PortIoOut
uid 1745,0
shape (CompositeShape
uid 1746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1747,0
sl 0
ro 90
xt "24750,167625,26250,168375"
)
(Line
uid 1748,0
sl 0
ro 90
xt "26250,168000,26750,168000"
pts [
"26750,168000"
"26250,168000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1750,0
va (VaSet
font "arial,8,0"
)
xt "15900,167500,24000,168500"
st "M00_AXI_ARBURST"
ju 2
blo "24000,168300"
tm "WireNameMgr"
)
)
)
*24 (PortIoOut
uid 1751,0
shape (CompositeShape
uid 1752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1753,0
sl 0
ro 90
xt "24750,184625,26250,185375"
)
(Line
uid 1754,0
sl 0
ro 90
xt "26250,185000,26750,185000"
pts [
"26750,185000"
"26250,185000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1755,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1756,0
va (VaSet
font "arial,8,0"
)
xt "16400,184500,24000,185500"
st "M00_AXI_RREADY"
ju 2
blo "24000,185300"
tm "WireNameMgr"
)
)
)
*25 (PortIoOut
uid 1757,0
shape (CompositeShape
uid 1758,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1759,0
sl 0
ro 90
xt "24750,166625,26250,167375"
)
(Line
uid 1760,0
sl 0
ro 90
xt "26250,167000,26750,167000"
pts [
"26750,167000"
"26250,167000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1761,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1762,0
va (VaSet
font "arial,8,0"
)
xt "16900,166500,24000,167500"
st "M00_AXI_ARSIZE"
ju 2
blo "24000,167300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 1763,0
shape (CompositeShape
uid 1764,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1765,0
sl 0
ro 270
xt "24750,183625,26250,184375"
)
(Line
uid 1766,0
sl 0
ro 270
xt "26250,184000,26750,184000"
pts [
"26250,184000"
"26750,184000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1767,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1768,0
va (VaSet
font "arial,8,0"
)
xt "16900,183500,24000,184500"
st "M00_AXI_RVALID"
ju 2
blo "24000,184300"
tm "WireNameMgr"
)
)
)
*27 (PortIoOut
uid 1769,0
shape (CompositeShape
uid 1770,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1771,0
sl 0
ro 90
xt "24750,165625,26250,166375"
)
(Line
uid 1772,0
sl 0
ro 90
xt "26250,166000,26750,166000"
pts [
"26750,166000"
"26250,166000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1773,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1774,0
va (VaSet
font "arial,8,0"
)
xt "17100,165500,24000,166500"
st "M00_AXI_ARLEN"
ju 2
blo "24000,166300"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 1775,0
shape (CompositeShape
uid 1776,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1777,0
sl 0
ro 270
xt "24750,182625,26250,183375"
)
(Line
uid 1778,0
sl 0
ro 270
xt "26250,183000,26750,183000"
pts [
"26250,183000"
"26750,183000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1779,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1780,0
va (VaSet
font "arial,8,0"
)
xt "16900,182500,24000,183500"
st "M00_AXI_RUSER"
ju 2
blo "24000,183300"
tm "WireNameMgr"
)
)
)
*29 (PortIoOut
uid 1781,0
shape (CompositeShape
uid 1782,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1783,0
sl 0
ro 90
xt "24750,164625,26250,165375"
)
(Line
uid 1784,0
sl 0
ro 90
xt "26250,165000,26750,165000"
pts [
"26750,165000"
"26250,165000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1785,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1786,0
va (VaSet
font "arial,8,0"
)
xt "16300,164500,24000,165500"
st "M00_AXI_ARADDR"
ju 2
blo "24000,165300"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 1787,0
shape (CompositeShape
uid 1788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1789,0
sl 0
ro 270
xt "24750,181625,26250,182375"
)
(Line
uid 1790,0
sl 0
ro 270
xt "26250,182000,26750,182000"
pts [
"26250,182000"
"26750,182000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1791,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1792,0
va (VaSet
font "arial,8,0"
)
xt "17200,181500,24000,182500"
st "M00_AXI_RLAST"
ju 2
blo "24000,182300"
tm "WireNameMgr"
)
)
)
*31 (PortIoIn
uid 1793,0
shape (CompositeShape
uid 1794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1795,0
sl 0
ro 270
xt "24750,180625,26250,181375"
)
(Line
uid 1796,0
sl 0
ro 270
xt "26250,181000,26750,181000"
pts [
"26250,181000"
"26750,181000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1797,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1798,0
va (VaSet
font "arial,8,0"
)
xt "17000,180500,24000,181500"
st "M00_AXI_RRESP"
ju 2
blo "24000,181300"
tm "WireNameMgr"
)
)
)
*32 (PortIoOut
uid 1799,0
shape (CompositeShape
uid 1800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1801,0
sl 0
ro 90
xt "24750,163625,26250,164375"
)
(Line
uid 1802,0
sl 0
ro 90
xt "26250,164000,26750,164000"
pts [
"26750,164000"
"26250,164000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1804,0
va (VaSet
font "arial,8,0"
)
xt "17800,163500,24000,164500"
st "M00_AXI_ARID"
ju 2
blo "24000,164300"
tm "WireNameMgr"
)
)
)
*33 (PortIoIn
uid 1805,0
shape (CompositeShape
uid 1806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1807,0
sl 0
ro 270
xt "24750,179625,26250,180375"
)
(Line
uid 1808,0
sl 0
ro 270
xt "26250,180000,26750,180000"
pts [
"26250,180000"
"26750,180000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1810,0
va (VaSet
font "arial,8,0"
)
xt "17000,179500,24000,180500"
st "M00_AXI_RDATA"
ju 2
blo "24000,180300"
tm "WireNameMgr"
)
)
)
*34 (PortIoOut
uid 1811,0
shape (CompositeShape
uid 1812,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1813,0
sl 0
ro 90
xt "24750,160625,26250,161375"
)
(Line
uid 1814,0
sl 0
ro 90
xt "26250,161000,26750,161000"
pts [
"26750,161000"
"26250,161000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1815,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1816,0
va (VaSet
font "arial,8,0"
)
xt "16500,160500,24000,161500"
st "M00_AXI_BREADY"
ju 2
blo "24000,161300"
tm "WireNameMgr"
)
)
)
*35 (PortIoIn
uid 1817,0
shape (CompositeShape
uid 1818,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1819,0
sl 0
ro 270
xt "24750,178625,26250,179375"
)
(Line
uid 1820,0
sl 0
ro 270
xt "26250,179000,26750,179000"
pts [
"26250,179000"
"26750,179000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1821,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1822,0
va (VaSet
font "arial,8,0"
)
xt "18300,178500,24000,179500"
st "M00_AXI_RID"
ju 2
blo "24000,179300"
tm "WireNameMgr"
)
)
)
*36 (PortIoIn
uid 1823,0
shape (CompositeShape
uid 1824,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1825,0
sl 0
ro 270
xt "24750,159625,26250,160375"
)
(Line
uid 1826,0
sl 0
ro 270
xt "26250,160000,26750,160000"
pts [
"26250,160000"
"26750,160000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1827,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1828,0
va (VaSet
font "arial,8,0"
)
xt "17000,159500,24000,160500"
st "M00_AXI_BVALID"
ju 2
blo "24000,160300"
tm "WireNameMgr"
)
)
)
*37 (PortIoIn
uid 1829,0
shape (CompositeShape
uid 1830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1831,0
sl 0
ro 270
xt "24750,175625,26250,176375"
)
(Line
uid 1832,0
sl 0
ro 270
xt "26250,176000,26750,176000"
pts [
"26250,176000"
"26750,176000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1833,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1834,0
va (VaSet
font "arial,8,0"
)
xt "15900,175500,24000,176500"
st "M00_AXI_ARREADY"
ju 2
blo "24000,176300"
tm "WireNameMgr"
)
)
)
*38 (PortIoIn
uid 1835,0
shape (CompositeShape
uid 1836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1837,0
sl 0
ro 270
xt "24750,158625,26250,159375"
)
(Line
uid 1838,0
sl 0
ro 270
xt "26250,159000,26750,159000"
pts [
"26250,159000"
"26750,159000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1839,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1840,0
va (VaSet
font "arial,8,0"
)
xt "17000,158500,24000,159500"
st "M00_AXI_BUSER"
ju 2
blo "24000,159300"
tm "WireNameMgr"
)
)
)
*39 (PortIoOut
uid 1841,0
shape (CompositeShape
uid 1842,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1843,0
sl 0
ro 90
xt "24750,174625,26250,175375"
)
(Line
uid 1844,0
sl 0
ro 90
xt "26250,175000,26750,175000"
pts [
"26750,175000"
"26250,175000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1845,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1846,0
va (VaSet
font "arial,8,0"
)
xt "16400,174500,24000,175500"
st "M00_AXI_ARVALID"
ju 2
blo "24000,175300"
tm "WireNameMgr"
)
)
)
*40 (PortIoIn
uid 1847,0
shape (CompositeShape
uid 1848,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1849,0
sl 0
ro 270
xt "24750,157625,26250,158375"
)
(Line
uid 1850,0
sl 0
ro 270
xt "26250,158000,26750,158000"
pts [
"26250,158000"
"26750,158000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1851,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1852,0
va (VaSet
font "arial,8,0"
)
xt "17100,157500,24000,158500"
st "M00_AXI_BRESP"
ju 2
blo "24000,158300"
tm "WireNameMgr"
)
)
)
*41 (PortIoOut
uid 1853,0
shape (CompositeShape
uid 1854,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1855,0
sl 0
ro 90
xt "24750,173625,26250,174375"
)
(Line
uid 1856,0
sl 0
ro 90
xt "26250,174000,26750,174000"
pts [
"26750,174000"
"26250,174000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1857,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1858,0
va (VaSet
font "arial,8,0"
)
xt "16400,173500,24000,174500"
st "M00_AXI_ARUSER"
ju 2
blo "24000,174300"
tm "WireNameMgr"
)
)
)
*42 (PortIoOut
uid 1859,0
shape (CompositeShape
uid 1860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1861,0
sl 0
ro 90
xt "25000,134625,26500,135375"
)
(Line
uid 1862,0
sl 0
ro 90
xt "26500,135000,27000,135000"
pts [
"27000,135000"
"26500,135000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1863,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1864,0
va (VaSet
font "arial,8,0"
)
xt "17600,134500,24000,135500"
st "M00_AXI_AWID"
ju 2
blo "24000,135300"
tm "WireNameMgr"
)
)
)
*43 (PortIoIn
uid 1865,0
shape (CompositeShape
uid 1866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1867,0
sl 0
ro 270
xt "25000,132625,26500,133375"
)
(Line
uid 1868,0
sl 0
ro 270
xt "26500,133000,27000,133000"
pts [
"26500,133000"
"27000,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1869,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1870,0
va (VaSet
font "arial,8,0"
)
xt "16000,132500,24000,133500"
st "M00_AXI_ARESETN"
ju 2
blo "24000,133300"
tm "WireNameMgr"
)
)
)
*44 (PortIoIn
uid 1871,0
shape (CompositeShape
uid 1872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1873,0
sl 0
ro 270
xt "25000,131625,26500,132375"
)
(Line
uid 1874,0
sl 0
ro 270
xt "26500,132000,27000,132000"
pts [
"26500,132000"
"27000,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1875,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1876,0
va (VaSet
font "arial,8,0"
)
xt "17700,131500,24000,132500"
st "M00_AXI_ACLK"
ju 2
blo "24000,132300"
tm "WireNameMgr"
)
)
)
*45 (PortIoIn
uid 1877,0
shape (CompositeShape
uid 1878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1879,0
sl 0
ro 270
xt "24000,101625,25500,102375"
)
(Line
uid 1880,0
sl 0
ro 270
xt "25500,102000,26000,102000"
pts [
"25500,102000"
"26000,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1881,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1882,0
va (VaSet
font "arial,8,0"
)
xt "17000,101500,23000,102500"
st "s00_axi_rready"
ju 2
blo "23000,102300"
tm "WireNameMgr"
)
)
)
*46 (PortIoIn
uid 1883,0
shape (CompositeShape
uid 1884,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1885,0
sl 0
ro 270
xt "24000,69625,25500,70375"
)
(Line
uid 1886,0
sl 0
ro 270
xt "25500,70000,26000,70000"
pts [
"25500,70000"
"26000,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1887,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1888,0
va (VaSet
font "arial,8,0"
)
xt "17800,69500,23000,70500"
st "s00_axi_aclk"
ju 2
blo "23000,70300"
tm "WireNameMgr"
)
)
)
*47 (PortIoIn
uid 1889,0
shape (CompositeShape
uid 1890,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1891,0
sl 0
ro 270
xt "24000,70625,25500,71375"
)
(Line
uid 1892,0
sl 0
ro 270
xt "25500,71000,26000,71000"
pts [
"25500,71000"
"26000,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1893,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1894,0
va (VaSet
font "arial,8,0"
)
xt "16700,70500,23000,71500"
st "s00_axi_aresetn"
ju 2
blo "23000,71300"
tm "WireNameMgr"
)
)
)
*48 (PortIoIn
uid 1895,0
shape (CompositeShape
uid 1896,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1897,0
sl 0
ro 270
xt "24000,71625,25500,72375"
)
(Line
uid 1898,0
sl 0
ro 270
xt "25500,72000,26000,72000"
pts [
"25500,72000"
"26000,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1899,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1900,0
va (VaSet
font "arial,8,0"
)
xt "17600,71500,23000,72500"
st "s00_axi_awid"
ju 2
blo "23000,72300"
tm "WireNameMgr"
)
)
)
*49 (PortIoIn
uid 1901,0
shape (CompositeShape
uid 1902,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1903,0
sl 0
ro 270
xt "24000,72625,25500,73375"
)
(Line
uid 1904,0
sl 0
ro 270
xt "25500,73000,26000,73000"
pts [
"25500,73000"
"26000,73000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1905,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1906,0
va (VaSet
font "arial,8,0"
)
xt "16700,72500,23000,73500"
st "s00_axi_awaddr"
ju 2
blo "23000,73300"
tm "WireNameMgr"
)
)
)
*50 (PortIoIn
uid 1907,0
shape (CompositeShape
uid 1908,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1909,0
sl 0
ro 270
xt "24000,73625,25500,74375"
)
(Line
uid 1910,0
sl 0
ro 270
xt "25500,74000,26000,74000"
pts [
"25500,74000"
"26000,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1911,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1912,0
va (VaSet
font "arial,8,0"
)
xt "17200,73500,23000,74500"
st "s00_axi_awlen"
ju 2
blo "23000,74300"
tm "WireNameMgr"
)
)
)
*51 (PortIoIn
uid 1913,0
shape (CompositeShape
uid 1914,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1915,0
sl 0
ro 270
xt "24000,74625,25500,75375"
)
(Line
uid 1916,0
sl 0
ro 270
xt "25500,75000,26000,75000"
pts [
"25500,75000"
"26000,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1917,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1918,0
va (VaSet
font "arial,8,0"
)
xt "16800,74500,23000,75500"
st "s00_axi_awsize"
ju 2
blo "23000,75300"
tm "WireNameMgr"
)
)
)
*52 (PortIoIn
uid 1919,0
shape (CompositeShape
uid 1920,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1921,0
sl 0
ro 270
xt "24000,75625,25500,76375"
)
(Line
uid 1922,0
sl 0
ro 270
xt "25500,76000,26000,76000"
pts [
"25500,76000"
"26000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1923,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1924,0
va (VaSet
font "arial,8,0"
)
xt "16500,75500,23000,76500"
st "s00_axi_awburst"
ju 2
blo "23000,76300"
tm "WireNameMgr"
)
)
)
*53 (PortIoIn
uid 1925,0
shape (CompositeShape
uid 1926,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1927,0
sl 0
ro 270
xt "24000,76625,25500,77375"
)
(Line
uid 1928,0
sl 0
ro 270
xt "25500,77000,26000,77000"
pts [
"25500,77000"
"26000,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1929,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1930,0
va (VaSet
font "arial,8,0"
)
xt "16800,76500,23000,77500"
st "s00_axi_awlock"
ju 2
blo "23000,77300"
tm "WireNameMgr"
)
)
)
*54 (PortIoIn
uid 1931,0
shape (CompositeShape
uid 1932,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1933,0
sl 0
ro 270
xt "24000,77625,25500,78375"
)
(Line
uid 1934,0
sl 0
ro 270
xt "25500,78000,26000,78000"
pts [
"25500,78000"
"26000,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1935,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1936,0
va (VaSet
font "arial,8,0"
)
xt "16200,77500,23000,78500"
st "s00_axi_awcache"
ju 2
blo "23000,78300"
tm "WireNameMgr"
)
)
)
*55 (PortIoIn
uid 1937,0
shape (CompositeShape
uid 1938,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1939,0
sl 0
ro 270
xt "24000,78625,25500,79375"
)
(Line
uid 1940,0
sl 0
ro 270
xt "25500,79000,26000,79000"
pts [
"25500,79000"
"26000,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1941,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1942,0
va (VaSet
font "arial,8,0"
)
xt "16900,78500,23000,79500"
st "s00_axi_awprot"
ju 2
blo "23000,79300"
tm "WireNameMgr"
)
)
)
*56 (PortIoIn
uid 1943,0
shape (CompositeShape
uid 1944,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1945,0
sl 0
ro 270
xt "24000,79625,25500,80375"
)
(Line
uid 1946,0
sl 0
ro 270
xt "25500,80000,26000,80000"
pts [
"25500,80000"
"26000,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1947,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1948,0
va (VaSet
font "arial,8,0"
)
xt "17000,79500,23000,80500"
st "s00_axi_awqos"
ju 2
blo "23000,80300"
tm "WireNameMgr"
)
)
)
*57 (PortIoIn
uid 1949,0
shape (CompositeShape
uid 1950,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1951,0
sl 0
ro 270
xt "24000,80625,25500,81375"
)
(Line
uid 1952,0
sl 0
ro 270
xt "25500,81000,26000,81000"
pts [
"25500,81000"
"26000,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1953,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1954,0
va (VaSet
font "arial,8,0"
)
xt "16100,80500,23000,81500"
st "s00_axi_awregion"
ju 2
blo "23000,81300"
tm "WireNameMgr"
)
)
)
*58 (PortIoIn
uid 1955,0
shape (CompositeShape
uid 1956,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1957,0
sl 0
ro 270
xt "24000,81625,25500,82375"
)
(Line
uid 1958,0
sl 0
ro 270
xt "25500,82000,26000,82000"
pts [
"25500,82000"
"26000,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1959,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1960,0
va (VaSet
font "arial,8,0"
)
xt "16700,81500,23000,82500"
st "s00_axi_awuser"
ju 2
blo "23000,82300"
tm "WireNameMgr"
)
)
)
*59 (PortIoIn
uid 1961,0
shape (CompositeShape
uid 1962,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1963,0
sl 0
ro 270
xt "24000,82625,25500,83375"
)
(Line
uid 1964,0
sl 0
ro 270
xt "25500,83000,26000,83000"
pts [
"25500,83000"
"26000,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1965,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1966,0
va (VaSet
font "arial,8,0"
)
xt "16600,82500,23000,83500"
st "s00_axi_awvalid"
ju 2
blo "23000,83300"
tm "WireNameMgr"
)
)
)
*60 (PortIoIn
uid 1967,0
shape (CompositeShape
uid 1968,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1969,0
sl 0
ro 270
xt "24000,83625,25500,84375"
)
(Line
uid 1970,0
sl 0
ro 270
xt "25500,84000,26000,84000"
pts [
"25500,84000"
"26000,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1971,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1972,0
va (VaSet
font "arial,8,0"
)
xt "17200,83500,23000,84500"
st "s00_axi_wdata"
ju 2
blo "23000,84300"
tm "WireNameMgr"
)
)
)
*61 (PortIoIn
uid 1973,0
shape (CompositeShape
uid 1974,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1975,0
sl 0
ro 270
xt "24000,84625,25500,85375"
)
(Line
uid 1976,0
sl 0
ro 270
xt "25500,85000,26000,85000"
pts [
"25500,85000"
"26000,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1977,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1978,0
va (VaSet
font "arial,8,0"
)
xt "17300,84500,23000,85500"
st "s00_axi_wstrb"
ju 2
blo "23000,85300"
tm "WireNameMgr"
)
)
)
*62 (PortIoIn
uid 1979,0
shape (CompositeShape
uid 1980,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1981,0
sl 0
ro 270
xt "24000,100625,25500,101375"
)
(Line
uid 1982,0
sl 0
ro 270
xt "25500,101000,26000,101000"
pts [
"25500,101000"
"26000,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1983,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1984,0
va (VaSet
font "arial,8,0"
)
xt "16900,100500,23000,101500"
st "s00_axi_arvalid"
ju 2
blo "23000,101300"
tm "WireNameMgr"
)
)
)
*63 (PortIoIn
uid 1985,0
shape (CompositeShape
uid 1986,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1987,0
sl 0
ro 270
xt "24000,99625,25500,100375"
)
(Line
uid 1988,0
sl 0
ro 270
xt "25500,100000,26000,100000"
pts [
"25500,100000"
"26000,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1989,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1990,0
va (VaSet
font "arial,8,0"
)
xt "17000,99500,23000,100500"
st "s00_axi_aruser"
ju 2
blo "23000,100300"
tm "WireNameMgr"
)
)
)
*64 (PortIoIn
uid 1991,0
shape (CompositeShape
uid 1992,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1993,0
sl 0
ro 270
xt "24000,98625,25500,99375"
)
(Line
uid 1994,0
sl 0
ro 270
xt "25500,99000,26000,99000"
pts [
"25500,99000"
"26000,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1995,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1996,0
va (VaSet
font "arial,8,0"
)
xt "16400,98500,23000,99500"
st "s00_axi_arregion"
ju 2
blo "23000,99300"
tm "WireNameMgr"
)
)
)
*65 (PortIoIn
uid 1997,0
shape (CompositeShape
uid 1998,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1999,0
sl 0
ro 270
xt "24000,97625,25500,98375"
)
(Line
uid 2000,0
sl 0
ro 270
xt "25500,98000,26000,98000"
pts [
"25500,98000"
"26000,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2001,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2002,0
va (VaSet
font "arial,8,0"
)
xt "17300,97500,23000,98500"
st "s00_axi_arqos"
ju 2
blo "23000,98300"
tm "WireNameMgr"
)
)
)
*66 (PortIoIn
uid 2003,0
shape (CompositeShape
uid 2004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2005,0
sl 0
ro 270
xt "24000,96625,25500,97375"
)
(Line
uid 2006,0
sl 0
ro 270
xt "25500,97000,26000,97000"
pts [
"25500,97000"
"26000,97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2007,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2008,0
va (VaSet
font "arial,8,0"
)
xt "17200,96500,23000,97500"
st "s00_axi_arprot"
ju 2
blo "23000,97300"
tm "WireNameMgr"
)
)
)
*67 (PortIoIn
uid 2009,0
shape (CompositeShape
uid 2010,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2011,0
sl 0
ro 270
xt "24000,95625,25500,96375"
)
(Line
uid 2012,0
sl 0
ro 270
xt "25500,96000,26000,96000"
pts [
"25500,96000"
"26000,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2013,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2014,0
va (VaSet
font "arial,8,0"
)
xt "16500,95500,23000,96500"
st "s00_axi_arcache"
ju 2
blo "23000,96300"
tm "WireNameMgr"
)
)
)
*68 (PortIoIn
uid 2015,0
shape (CompositeShape
uid 2016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2017,0
sl 0
ro 270
xt "24000,94625,25500,95375"
)
(Line
uid 2018,0
sl 0
ro 270
xt "25500,95000,26000,95000"
pts [
"25500,95000"
"26000,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2019,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2020,0
va (VaSet
font "arial,8,0"
)
xt "17100,94500,23000,95500"
st "s00_axi_arlock"
ju 2
blo "23000,95300"
tm "WireNameMgr"
)
)
)
*69 (PortIoIn
uid 2021,0
shape (CompositeShape
uid 2022,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2023,0
sl 0
ro 270
xt "24000,93625,25500,94375"
)
(Line
uid 2024,0
sl 0
ro 270
xt "25500,94000,26000,94000"
pts [
"25500,94000"
"26000,94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2025,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2026,0
va (VaSet
font "arial,8,0"
)
xt "16800,93500,23000,94500"
st "s00_axi_arburst"
ju 2
blo "23000,94300"
tm "WireNameMgr"
)
)
)
*70 (PortIoIn
uid 2027,0
shape (CompositeShape
uid 2028,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2029,0
sl 0
ro 270
xt "24000,92625,25500,93375"
)
(Line
uid 2030,0
sl 0
ro 270
xt "25500,93000,26000,93000"
pts [
"25500,93000"
"26000,93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2031,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2032,0
va (VaSet
font "arial,8,0"
)
xt "17100,92500,23000,93500"
st "s00_axi_arsize"
ju 2
blo "23000,93300"
tm "WireNameMgr"
)
)
)
*71 (PortIoIn
uid 2033,0
shape (CompositeShape
uid 2034,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2035,0
sl 0
ro 270
xt "24000,91625,25500,92375"
)
(Line
uid 2036,0
sl 0
ro 270
xt "25500,92000,26000,92000"
pts [
"25500,92000"
"26000,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2037,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2038,0
va (VaSet
font "arial,8,0"
)
xt "17500,91500,23000,92500"
st "s00_axi_arlen"
ju 2
blo "23000,92300"
tm "WireNameMgr"
)
)
)
*72 (PortIoIn
uid 2039,0
shape (CompositeShape
uid 2040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2041,0
sl 0
ro 270
xt "24000,90625,25500,91375"
)
(Line
uid 2042,0
sl 0
ro 270
xt "25500,91000,26000,91000"
pts [
"25500,91000"
"26000,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2043,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2044,0
va (VaSet
font "arial,8,0"
)
xt "17000,90500,23000,91500"
st "s00_axi_araddr"
ju 2
blo "23000,91300"
tm "WireNameMgr"
)
)
)
*73 (PortIoIn
uid 2045,0
shape (CompositeShape
uid 2046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2047,0
sl 0
ro 270
xt "24000,89625,25500,90375"
)
(Line
uid 2048,0
sl 0
ro 270
xt "25500,90000,26000,90000"
pts [
"25500,90000"
"26000,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2049,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2050,0
va (VaSet
font "arial,8,0"
)
xt "17900,89500,23000,90500"
st "s00_axi_arid"
ju 2
blo "23000,90300"
tm "WireNameMgr"
)
)
)
*74 (PortIoIn
uid 2051,0
shape (CompositeShape
uid 2052,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2053,0
sl 0
ro 270
xt "24000,88625,25500,89375"
)
(Line
uid 2054,0
sl 0
ro 270
xt "25500,89000,26000,89000"
pts [
"25500,89000"
"26000,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2055,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2056,0
va (VaSet
font "arial,8,0"
)
xt "16900,88500,23000,89500"
st "s00_axi_bready"
ju 2
blo "23000,89300"
tm "WireNameMgr"
)
)
)
*75 (PortIoIn
uid 2057,0
shape (CompositeShape
uid 2058,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2059,0
sl 0
ro 270
xt "24000,87625,25500,88375"
)
(Line
uid 2060,0
sl 0
ro 270
xt "25500,88000,26000,88000"
pts [
"25500,88000"
"26000,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2061,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2062,0
va (VaSet
font "arial,8,0"
)
xt "17000,87500,23000,88500"
st "s00_axi_wvalid"
ju 2
blo "23000,88300"
tm "WireNameMgr"
)
)
)
*76 (PortIoIn
uid 2063,0
shape (CompositeShape
uid 2064,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2065,0
sl 0
ro 270
xt "24000,86625,25500,87375"
)
(Line
uid 2066,0
sl 0
ro 270
xt "25500,87000,26000,87000"
pts [
"25500,87000"
"26000,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2067,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2068,0
va (VaSet
font "arial,8,0"
)
xt "17100,86500,23000,87500"
st "s00_axi_wuser"
ju 2
blo "23000,87300"
tm "WireNameMgr"
)
)
)
*77 (PortIoIn
uid 2069,0
shape (CompositeShape
uid 2070,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2071,0
sl 0
ro 270
xt "24000,85625,25500,86375"
)
(Line
uid 2072,0
sl 0
ro 270
xt "25500,86000,26000,86000"
pts [
"25500,86000"
"26000,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2073,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2074,0
va (VaSet
font "arial,8,0"
)
xt "17400,85500,23000,86500"
st "s00_axi_wlast"
ju 2
blo "23000,86300"
tm "WireNameMgr"
)
)
)
*78 (PortIoOut
uid 2531,0
shape (CompositeShape
uid 2532,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2533,0
sl 0
ro 270
xt "90500,81625,92000,82375"
)
(Line
uid 2534,0
sl 0
ro 270
xt "90000,82000,90500,82000"
pts [
"90000,82000"
"90500,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2535,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2536,0
va (VaSet
font "arial,8,0"
)
xt "93000,81500,98700,82500"
st "s00_axi_rvalid"
blo "93000,82300"
tm "WireNameMgr"
)
)
)
*79 (PortIoOut
uid 2537,0
shape (CompositeShape
uid 2538,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2539,0
sl 0
ro 270
xt "90500,80625,92000,81375"
)
(Line
uid 2540,0
sl 0
ro 270
xt "90000,81000,90500,81000"
pts [
"90000,81000"
"90500,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2541,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2542,0
va (VaSet
font "arial,8,0"
)
xt "93000,80500,98600,81500"
st "s00_axi_ruser"
blo "93000,81300"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 2543,0
shape (CompositeShape
uid 2544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2545,0
sl 0
ro 270
xt "90500,79625,92000,80375"
)
(Line
uid 2546,0
sl 0
ro 270
xt "90000,80000,90500,80000"
pts [
"90000,80000"
"90500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2547,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2548,0
va (VaSet
font "arial,8,0"
)
xt "93000,79500,98300,80500"
st "s00_axi_rlast"
blo "93000,80300"
tm "WireNameMgr"
)
)
)
*81 (PortIoOut
uid 2549,0
shape (CompositeShape
uid 2550,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2551,0
sl 0
ro 270
xt "90500,78625,92000,79375"
)
(Line
uid 2552,0
sl 0
ro 270
xt "90000,79000,90500,79000"
pts [
"90000,79000"
"90500,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2553,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2554,0
va (VaSet
font "arial,8,0"
)
xt "93000,78500,98600,79500"
st "s00_axi_rresp"
blo "93000,79300"
tm "WireNameMgr"
)
)
)
*82 (PortIoOut
uid 2555,0
shape (CompositeShape
uid 2556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2557,0
sl 0
ro 270
xt "90500,77625,92000,78375"
)
(Line
uid 2558,0
sl 0
ro 270
xt "90000,78000,90500,78000"
pts [
"90000,78000"
"90500,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2559,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2560,0
va (VaSet
font "arial,8,0"
)
xt "93000,77500,98500,78500"
st "s00_axi_rdata"
blo "93000,78300"
tm "WireNameMgr"
)
)
)
*83 (PortIoOut
uid 2561,0
shape (CompositeShape
uid 2562,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2563,0
sl 0
ro 270
xt "90500,76625,92000,77375"
)
(Line
uid 2564,0
sl 0
ro 270
xt "90000,77000,90500,77000"
pts [
"90000,77000"
"90500,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2565,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2566,0
va (VaSet
font "arial,8,0"
)
xt "93000,76500,97700,77500"
st "s00_axi_rid"
blo "93000,77300"
tm "WireNameMgr"
)
)
)
*84 (PortIoOut
uid 2567,0
shape (CompositeShape
uid 2568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2569,0
sl 0
ro 270
xt "90500,75625,92000,76375"
)
(Line
uid 2570,0
sl 0
ro 270
xt "90000,76000,90500,76000"
pts [
"90000,76000"
"90500,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2572,0
va (VaSet
font "arial,8,0"
)
xt "93000,75500,99400,76500"
st "s00_axi_arready"
blo "93000,76300"
tm "WireNameMgr"
)
)
)
*85 (PortIoOut
uid 2573,0
shape (CompositeShape
uid 2574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2575,0
sl 0
ro 270
xt "90500,74625,92000,75375"
)
(Line
uid 2576,0
sl 0
ro 270
xt "90000,75000,90500,75000"
pts [
"90000,75000"
"90500,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2577,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2578,0
va (VaSet
font "arial,8,0"
)
xt "93000,74500,98800,75500"
st "s00_axi_bvalid"
blo "93000,75300"
tm "WireNameMgr"
)
)
)
*86 (PortIoOut
uid 2579,0
shape (CompositeShape
uid 2580,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2581,0
sl 0
ro 270
xt "90500,73625,92000,74375"
)
(Line
uid 2582,0
sl 0
ro 270
xt "90000,74000,90500,74000"
pts [
"90000,74000"
"90500,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2583,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2584,0
va (VaSet
font "arial,8,0"
)
xt "93000,73500,98700,74500"
st "s00_axi_buser"
blo "93000,74300"
tm "WireNameMgr"
)
)
)
*87 (PortIoOut
uid 2585,0
shape (CompositeShape
uid 2586,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2587,0
sl 0
ro 270
xt "90500,72625,92000,73375"
)
(Line
uid 2588,0
sl 0
ro 270
xt "90000,73000,90500,73000"
pts [
"90000,73000"
"90500,73000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2589,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2590,0
va (VaSet
font "arial,8,0"
)
xt "93000,72500,98700,73500"
st "s00_axi_bresp"
blo "93000,73300"
tm "WireNameMgr"
)
)
)
*88 (PortIoOut
uid 2591,0
shape (CompositeShape
uid 2592,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2593,0
sl 0
ro 270
xt "90500,71625,92000,72375"
)
(Line
uid 2594,0
sl 0
ro 270
xt "90000,72000,90500,72000"
pts [
"90000,72000"
"90500,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2595,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2596,0
va (VaSet
font "arial,8,0"
)
xt "93000,71500,97800,72500"
st "s00_axi_bid"
blo "93000,72300"
tm "WireNameMgr"
)
)
)
*89 (PortIoOut
uid 2597,0
shape (CompositeShape
uid 2598,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2599,0
sl 0
ro 270
xt "90500,70625,92000,71375"
)
(Line
uid 2600,0
sl 0
ro 270
xt "90000,71000,90500,71000"
pts [
"90000,71000"
"90500,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2601,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2602,0
va (VaSet
font "arial,8,0"
)
xt "93000,70500,99300,71500"
st "s00_axi_wready"
blo "93000,71300"
tm "WireNameMgr"
)
)
)
*90 (PortIoOut
uid 2603,0
shape (CompositeShape
uid 2604,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2605,0
sl 0
ro 270
xt "90500,69625,92000,70375"
)
(Line
uid 2606,0
sl 0
ro 270
xt "90000,70000,90500,70000"
pts [
"90000,70000"
"90500,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2607,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2608,0
va (VaSet
font "arial,8,0"
)
xt "93000,69500,99700,70500"
st "s00_axi_awready"
blo "93000,70300"
tm "WireNameMgr"
)
)
)
*91 (Grouping
uid 2808,0
optionalChildren [
*92 (CommentText
uid 2810,0
shape (Rectangle
uid 2811,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "206000,201000,223000,202000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 2812,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "206200,201500,206200,201500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*93 (CommentText
uid 2813,0
shape (Rectangle
uid 2814,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "223000,197000,227000,198000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 2815,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "223200,197500,223200,197500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*94 (CommentText
uid 2816,0
shape (Rectangle
uid 2817,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "206000,199000,223000,200000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 2818,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "206200,199500,206200,199500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*95 (CommentText
uid 2819,0
shape (Rectangle
uid 2820,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "202000,199000,206000,200000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 2821,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "202200,199500,202200,199500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*96 (CommentText
uid 2822,0
shape (Rectangle
uid 2823,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "223000,198000,243000,202000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 2824,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "223200,198200,236100,199500"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*97 (CommentText
uid 2825,0
shape (Rectangle
uid 2826,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "227000,197000,243000,198000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 2827,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "227200,197500,227200,197500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*98 (CommentText
uid 2828,0
shape (Rectangle
uid 2829,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "202000,197000,223000,199000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 2830,0
va (VaSet
fg "32768,0,0"
)
xt "207650,197350,217350,198650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*99 (CommentText
uid 2831,0
shape (Rectangle
uid 2832,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "202000,200000,206000,201000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 2833,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "202200,200500,202200,200500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*100 (CommentText
uid 2834,0
shape (Rectangle
uid 2835,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "202000,201000,206000,202000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 2836,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "202200,201500,202200,201500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*101 (CommentText
uid 2837,0
shape (Rectangle
uid 2838,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "206000,200000,223000,201000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 2839,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "206200,200500,206200,200500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 2809,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "202000,197000,243000,202000"
)
oxt "14000,66000,55000,71000"
)
*102 (Net
uid 3272,0
lang 2
decl (Decl
n "M00_AXI_ACLK"
t "std_logic"
prec "-- Global Clock Signal."
preAdd 0
posAdd 0
o 1
suid 95,0
)
declText (MLText
uid 3273,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,47000,40000,48600"
st "-- Global Clock Signal.
M00_AXI_ACLK              : std_logic"
)
)
*103 (Net
uid 3274,0
lang 2
decl (Decl
n "M00_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Singal. This Signal is Active Low"
preAdd 0
posAdd 0
o 2
suid 96,0
)
declText (MLText
uid 3275,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,48600,46500,50200"
st "-- Global Reset Singal. This Signal is Active Low
M00_AXI_ARESETN           : std_logic"
)
)
*104 (Net
uid 3276,0
lang 2
decl (Decl
n "M00_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 7
suid 97,0
)
declText (MLText
uid 3277,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,58200,61000,59800"
st "-- Optional User-defined signal in the write response channel
M00_AXI_BUSER             : std_logic_vector(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
)
)
*105 (Net
uid 3278,0
lang 2
decl (Decl
n "M00_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 87
suid 98,0
)
declText (MLText
uid 3279,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,163800,58000,165400"
st "-- Write last. This signal indicates the last transfer in a write burst.
M00_AXI_WLAST             : std_logic"
)
)
*106 (Net
uid 3280,0
lang 2
decl (Decl
n "M00_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 67
suid 99,0
)
declText (MLText
uid 3281,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,122200,49500,124600"
st "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer.
M00_AXI_ARLOCK            : std_logic"
)
)
*107 (Net
uid 3282,0
lang 2
decl (Decl
n "M00_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 85
suid 100,0
)
declText (MLText
uid 3283,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,159800,50000,162200"
st "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information.
M00_AXI_RREADY            : std_logic"
)
)
*108 (Net
uid 3284,0
lang 2
decl (Decl
n "M00_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 5
suid 101,0
)
declText (MLText
uid 3285,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,55000,59500,56600"
st "-- Master Interface Write Response.
M00_AXI_BID               : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*109 (Net
uid 3286,0
lang 2
decl (Decl
n "M00_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 83
suid 102,0
)
declText (MLText
uid 3287,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,155000,59000,157400"
st "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information.
M00_AXI_AWVALID           : std_logic"
)
)
*110 (Net
uid 3288,0
lang 2
decl (Decl
n "M00_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 72
suid 103,0
)
declText (MLText
uid 3289,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,132600,58000,135000"
st "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information
M00_AXI_ARVALID           : std_logic"
)
)
*111 (Net
uid 3290,0
lang 2
decl (Decl
n "M00_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 84
suid 104,0
)
declText (MLText
uid 3291,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,157400,50000,159800"
st "-- Response ready. This signal indicates that the master
  -- can accept a write response.
M00_AXI_BREADY            : std_logic"
)
)
*112 (Net
uid 3292,0
lang 2
decl (Decl
n "M00_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 66
suid 105,0
)
declText (MLText
uid 3293,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,120600,62000,122200"
st "-- Burst length. The burst length gives the exact number of transfers in a burst
M00_AXI_ARLEN             : std_logic_vector(7 downto 0)"
)
)
*113 (Net
uid 3294,0
lang 2
decl (Decl
n "M00_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 89
suid 106,0
)
declText (MLText
uid 3295,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,168600,61000,170200"
st "-- Optional User-defined signal in the write data channel.
M00_AXI_WUSER             : std_logic_vector(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
)
)
*114 (Net
uid 3296,0
lang 2
decl (Decl
n "M00_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 8
suid 107,0
)
declText (MLText
uid 3297,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,59800,49500,62200"
st "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response.
M00_AXI_BVALID            : std_logic"
)
)
*115 (Net
uid 3298,0
lang 2
decl (Decl
n "M00_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 88
suid 108,0
)
declText (MLText
uid 3299,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,165400,61500,168600"
st "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus.
M00_AXI_WSTRB             : std_logic_vector(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
)
)
*116 (Net
uid 3300,0
lang 2
decl (Decl
n "M00_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 86
suid 109,0
)
declText (MLText
uid 3301,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,162200,60500,163800"
st "-- Master Interface Write Data.
M00_AXI_WDATA             : std_logic_vector(C_M00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*117 (Net
uid 3302,0
lang 2
decl (Decl
n "M00_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 65
suid 110,0
)
declText (MLText
uid 3303,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,119000,59500,120600"
st "-- Master Interface Read Address.
M00_AXI_ARID              : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*118 (Net
uid 3304,0
lang 2
decl (Decl
n "M00_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 73
suid 111,0
)
declText (MLText
uid 3305,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,135000,60500,136600"
st "-- Master Interface Write Address
M00_AXI_AWADDR            : std_logic_vector(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*119 (Net
uid 3306,0
lang 2
decl (Decl
n "M00_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 79
suid 112,0
)
declText (MLText
uid 3307,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,147000,53500,150200"
st "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access.
M00_AXI_AWPROT            : std_logic_vector(2 downto 0)"
)
)
*120 (Net
uid 3308,0
lang 2
decl (Decl
n "M00_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 3
suid 113,0
)
declText (MLText
uid 3309,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,50200,59500,52600"
st "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals
M00_AXI_ARREADY           : std_logic"
)
)
*121 (Net
uid 3310,0
lang 2
decl (Decl
n "M00_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 62
suid 114,0
)
declText (MLText
uid 3311,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,111800,60500,114200"
st "-- Read address. This signal indicates the initial
  -- address of a read burst transaction.
M00_AXI_ARADDR            : std_logic_vector(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*122 (Net
uid 3312,0
lang 2
decl (Decl
n "M00_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 80
suid 115,0
)
declText (MLText
uid 3313,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,150200,57000,151800"
st "-- Quality of Service, QoS identifier sent for each write transaction.
M00_AXI_AWQOS             : std_logic_vector(3 downto 0)"
)
)
*123 (Net
uid 3314,0
lang 2
decl (Decl
n "M00_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 82
suid 116,0
)
declText (MLText
uid 3315,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,153400,61500,155000"
st "-- Optional User-defined signal in the write address channel.
M00_AXI_AWUSER            : std_logic_vector(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
)
)
*124 (Net
uid 3316,0
lang 2
decl (Decl
n "M00_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 76
suid 117,0
)
declText (MLText
uid 3317,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,141400,59500,143000"
st "-- Master Interface Write Address ID
M00_AXI_AWID              : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*125 (Net
uid 3318,0
lang 2
decl (Decl
n "M00_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 12
suid 118,0
)
declText (MLText
uid 3319,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,67800,57500,69400"
st "-- Read response. This signal indicates the status of the read transfer
M00_AXI_RRESP             : std_logic_vector(1 downto 0)"
)
)
*126 (Net
uid 3320,0
lang 2
decl (Decl
n "M00_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 81
suid 119,0
)
declText (MLText
uid 3321,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,151800,59500,153400"
st "-- Burst size. This signal indicates the size of each transfer in the burst
M00_AXI_AWSIZE            : std_logic_vector(2 downto 0)"
)
)
*127 (Net
uid 3322,0
lang 2
decl (Decl
n "M00_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 77
suid 120,0
)
declText (MLText
uid 3323,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,143000,62000,144600"
st "-- Burst length. The burst length gives the exact number of transfers in a burst
M00_AXI_AWLEN             : std_logic_vector(7 downto 0)"
)
)
*128 (Net
uid 3324,0
lang 2
decl (Decl
n "M00_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 74
suid 121,0
)
declText (MLText
uid 3325,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,136600,62000,139000"
st "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated.
M00_AXI_AWBURST           : std_logic_vector(1 downto 0)"
)
)
*129 (Net
uid 3326,0
lang 2
decl (Decl
n "M00_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 10
suid 122,0
)
declText (MLText
uid 3327,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,63800,59500,66200"
st "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave.
M00_AXI_RID               : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*130 (Net
uid 3328,0
lang 2
decl (Decl
n "M00_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 75
suid 123,0
)
declText (MLText
uid 3329,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,139000,50000,141400"
st "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system.
M00_AXI_AWCACHE           : std_logic_vector(3 downto 0)"
)
)
*131 (Net
uid 3330,0
lang 2
decl (Decl
n "M00_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 13
suid 124,0
)
declText (MLText
uid 3331,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,69400,61000,71000"
st "-- Optional User-defined signal in the read address channel.
M00_AXI_RUSER             : std_logic_vector(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
)
)
*132 (Net
uid 3332,0
lang 2
decl (Decl
n "M00_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 9
suid 125,0
)
declText (MLText
uid 3333,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,62200,60500,63800"
st "-- Master Read Data
M00_AXI_RDATA             : std_logic_vector(C_M00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*133 (Net
uid 3334,0
lang 2
decl (Decl
n "M00_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 15
suid 126,0
)
declText (MLText
uid 3335,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,73400,48000,75800"
st "-- Write ready. This signal indicates that the slave
  -- can accept the write data.
M00_AXI_WREADY            : std_logic"
)
)
*134 (Net
uid 3336,0
lang 2
decl (Decl
n "M00_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 4
suid 127,0
)
declText (MLText
uid 3337,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,52600,59500,55000"
st "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals
M00_AXI_AWREADY           : std_logic"
)
)
*135 (Net
uid 3338,0
lang 2
decl (Decl
n "M00_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 63
suid 128,0
)
declText (MLText
uid 3339,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,114200,62000,116600"
st "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated.
M00_AXI_ARBURST           : std_logic_vector(1 downto 0)"
)
)
*136 (Net
uid 3340,0
lang 2
decl (Decl
n "M00_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 70
suid 129,0
)
declText (MLText
uid 3341,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,129400,59500,131000"
st "-- Burst size. This signal indicates the size of each transfer in the burst
M00_AXI_ARSIZE            : std_logic_vector(2 downto 0)"
)
)
*137 (Net
uid 3342,0
lang 2
decl (Decl
n "M00_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 90
suid 130,0
)
declText (MLText
uid 3343,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,170200,49000,172600"
st "-- Write valid. This signal indicates that valid write
  -- data and strobes are available
M00_AXI_WVALID            : std_logic"
)
)
*138 (Net
uid 3344,0
lang 2
decl (Decl
n "M00_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 6
suid 131,0
)
declText (MLText
uid 3345,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,56600,60500,58200"
st "-- Write response. This signal indicates the status of the write transaction.
M00_AXI_BRESP             : std_logic_vector(1 downto 0)"
)
)
*139 (Net
uid 3346,0
lang 2
decl (Decl
n "M00_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 64
suid 132,0
)
declText (MLText
uid 3347,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,116600,50000,119000"
st "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system.
M00_AXI_ARCACHE           : std_logic_vector(3 downto 0)"
)
)
*140 (Net
uid 3348,0
lang 2
decl (Decl
n "M00_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 11
suid 133,0
)
declText (MLText
uid 3349,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,66200,56500,67800"
st "-- Read last. This signal indicates the last transfer in a read burst
M00_AXI_RLAST             : std_logic"
)
)
*141 (Net
uid 3350,0
lang 2
decl (Decl
n "M00_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 14
suid 134,0
)
declText (MLText
uid 3351,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,71000,48500,73400"
st "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data.
M00_AXI_RVALID            : std_logic"
)
)
*142 (Net
uid 3352,0
lang 2
decl (Decl
n "M00_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 71
suid 135,0
)
declText (MLText
uid 3353,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,131000,61500,132600"
st "-- Optional User-defined signal in the read address channel.
M00_AXI_ARUSER            : std_logic_vector(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
)
)
*143 (Net
uid 3354,0
lang 2
decl (Decl
n "M00_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 68
suid 136,0
)
declText (MLText
uid 3355,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,124600,53500,127800"
st "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access.
M00_AXI_ARPROT            : std_logic_vector(2 downto 0)"
)
)
*144 (Net
uid 3356,0
lang 2
decl (Decl
n "M00_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 69
suid 137,0
)
declText (MLText
uid 3357,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,127800,56000,129400"
st "-- Quality of Service, QoS identifier sent for each read transaction
M00_AXI_ARQOS             : std_logic_vector(3 downto 0)"
)
)
*145 (Net
uid 3358,0
lang 2
decl (Decl
n "M00_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 78
suid 138,0
)
declText (MLText
uid 3359,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,144600,49500,147000"
st "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer.
M00_AXI_AWLOCK            : std_logic"
)
)
*146 (Net
uid 3360,0
lang 2
decl (Decl
n "no_of_bursts_req"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 125
suid 139,0
)
declText (MLText
uid 3361,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,68600,53500,69400"
st "signal no_of_bursts_req          : std_logic_vector(7 DOWNTO 0)"
)
)
*147 (Net
uid 3362,0
lang 2
decl (Decl
n "target_slave_base_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 143
suid 140,0
)
declText (MLText
uid 3363,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,89400,54000,90200"
st "signal target_slave_base_address : std_logic_vector(31 DOWNTO 0)"
)
)
*148 (Net
uid 3364,0
lang 2
decl (Decl
n "rd_next"
t "std_logic"
o 127
suid 141,0
)
declText (MLText
uid 3365,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,73400,44000,74200"
st "signal rd_next                   : std_logic"
)
)
*149 (Net
uid 3366,0
lang 2
decl (Decl
n "we_next"
t "std_logic"
o 146
suid 142,0
)
declText (MLText
uid 3367,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,91000,44000,91800"
st "signal we_next                   : std_logic"
)
)
*150 (Net
uid 3368,0
lang 2
decl (Decl
n "TXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 120
suid 143,0
)
declText (MLText
uid 3369,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,59800,44000,61400"
st "-- Asserts when transaction is complete
signal TXN_DONE                  : std_logic"
)
)
*151 (Net
uid 3370,0
lang 2
decl (Decl
n "RXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 119
suid 144,0
)
declText (MLText
uid 3371,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,58200,44000,59800"
st "-- Asserts when transaction is complete
signal RXN_DONE                  : std_logic"
)
)
*152 (Net
uid 3372,0
lang 2
decl (Decl
n "we_data"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 145
suid 145,0
)
declText (MLText
uid 3373,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,90200,64500,91000"
st "signal we_data                   : std_logic_vector(C_M00_AXI_DATA_WIDTH-1  downto 0)"
)
)
*153 (Net
uid 3374,0
lang 2
decl (Decl
n "rd_data"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 126
suid 146,0
)
declText (MLText
uid 3375,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,72600,64500,73400"
st "signal rd_data                   : std_logic_vector(C_M00_AXI_DATA_WIDTH-1  downto 0)"
)
)
*154 (Net
uid 3376,0
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 147,0
)
declText (MLText
uid 3377,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,108600,40000,109400"
st "s00_axi_wlast             : std_logic"
)
)
*155 (Net
uid 3378,0
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 56
suid 148,0
)
declText (MLText
uid 3379,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,110200,61000,111000"
st "s00_axi_wuser             : std_logic_vector(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
)
)
*156 (Net
uid 3380,0
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 149,0
)
declText (MLText
uid 3381,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,111000,40000,111800"
st "s00_axi_wvalid            : std_logic"
)
)
*157 (Net
uid 3382,0
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 150,0
)
declText (MLText
uid 3383,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,106200,40000,107000"
st "s00_axi_bready            : std_logic"
)
)
*158 (Net
uid 3384,0
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 30
suid 151,0
)
declText (MLText
uid 3385,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,89400,59500,90200"
st "s00_axi_arid              : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*159 (Net
uid 3386,0
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 26
suid 152,0
)
declText (MLText
uid 3387,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,86200,60500,87000"
st "s00_axi_araddr            : std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*160 (Net
uid 3388,0
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 31
suid 153,0
)
declText (MLText
uid 3389,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,90200,50000,91000"
st "s00_axi_arlen             : std_logic_vector(7 downto 0)"
)
)
*161 (Net
uid 3390,0
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 36
suid 154,0
)
declText (MLText
uid 3391,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,94200,50000,95000"
st "s00_axi_arsize            : std_logic_vector(2 downto 0)"
)
)
*162 (Net
uid 3392,0
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 27
suid 155,0
)
declText (MLText
uid 3393,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,87000,50000,87800"
st "s00_axi_arburst           : std_logic_vector(1 downto 0)"
)
)
*163 (Net
uid 3394,0
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 156,0
)
declText (MLText
uid 3395,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,91000,40000,91800"
st "s00_axi_arlock            : std_logic"
)
)
*164 (Net
uid 3396,0
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 28
suid 157,0
)
declText (MLText
uid 3397,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,87800,50000,88600"
st "s00_axi_arcache           : std_logic_vector(3 downto 0)"
)
)
*165 (Net
uid 3398,0
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 33
suid 158,0
)
declText (MLText
uid 3399,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,91800,50000,92600"
st "s00_axi_arprot            : std_logic_vector(2 downto 0)"
)
)
*166 (Net
uid 3400,0
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 34
suid 159,0
)
declText (MLText
uid 3401,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,92600,50000,93400"
st "s00_axi_arqos             : std_logic_vector(3 downto 0)"
)
)
*167 (Net
uid 3402,0
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 35
suid 160,0
)
declText (MLText
uid 3403,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,93400,50000,94200"
st "s00_axi_arregion          : std_logic_vector(3 downto 0)"
)
)
*168 (Net
uid 3404,0
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 37
suid 161,0
)
declText (MLText
uid 3405,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,95000,61500,95800"
st "s00_axi_aruser            : std_logic_vector(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
)
)
*169 (Net
uid 3406,0
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 162,0
)
declText (MLText
uid 3407,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,95800,40000,96600"
st "s00_axi_arvalid           : std_logic"
)
)
*170 (Net
uid 3408,0
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 163,0
)
declText (MLText
uid 3409,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,107000,40000,107800"
st "s00_axi_rready            : std_logic"
)
)
*171 (Net
uid 3410,0
lang 2
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 98
suid 164,0
)
declText (MLText
uid 3411,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,187800,40000,188600"
st "s00_axi_awready           : std_logic"
)
)
*172 (Net
uid 3412,0
lang 2
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 109
suid 165,0
)
declText (MLText
uid 3413,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,196600,40000,197400"
st "s00_axi_wready            : std_logic"
)
)
*173 (Net
uid 3414,0
lang 2
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 99
suid 166,0
)
declText (MLText
uid 3415,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,188600,59500,189400"
st "s00_axi_bid               : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*174 (Net
uid 3416,0
lang 2
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 100
suid 167,0
)
declText (MLText
uid 3417,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,189400,50000,190200"
st "s00_axi_bresp             : std_logic_vector(1 downto 0)"
)
)
*175 (Net
uid 3418,0
lang 2
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 101
suid 168,0
)
declText (MLText
uid 3419,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,190200,61000,191000"
st "s00_axi_buser             : std_logic_vector(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
)
)
*176 (Net
uid 3420,0
lang 2
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 169,0
)
declText (MLText
uid 3421,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,191000,40000,191800"
st "s00_axi_bvalid            : std_logic"
)
)
*177 (Net
uid 3422,0
lang 2
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 170,0
)
declText (MLText
uid 3423,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,187000,40000,187800"
st "s00_axi_arready           : std_logic"
)
)
*178 (Net
uid 3424,0
lang 2
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 104
suid 171,0
)
declText (MLText
uid 3425,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,192600,59500,193400"
st "s00_axi_rid               : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*179 (Net
uid 3426,0
lang 2
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 103
suid 172,0
)
declText (MLText
uid 3427,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,191800,60500,192600"
st "s00_axi_rdata             : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*180 (Net
uid 3428,0
lang 2
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 106
suid 173,0
)
declText (MLText
uid 3429,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,194200,50000,195000"
st "s00_axi_rresp             : std_logic_vector(1 downto 0)"
)
)
*181 (Net
uid 3430,0
lang 2
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 174,0
)
declText (MLText
uid 3431,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,193400,40000,194200"
st "s00_axi_rlast             : std_logic"
)
)
*182 (Net
uid 3432,0
lang 2
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 107
suid 175,0
)
declText (MLText
uid 3433,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,195000,61000,195800"
st "s00_axi_ruser             : std_logic_vector(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
)
)
*183 (Net
uid 3434,0
lang 2
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 108
suid 176,0
)
declText (MLText
uid 3435,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,195800,40000,196600"
st "s00_axi_rvalid            : std_logic"
)
)
*184 (Net
uid 3436,0
lang 2
decl (Decl
n "sbus_i_addr"
t "std_logic_vector"
b "(C_SLV_ADDR_WIDTH-1 DOWNTO 0)"
o 129
suid 177,0
)
declText (MLText
uid 3437,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,75800,62000,76600"
st "signal sbus_i_addr               : std_logic_vector(C_SLV_ADDR_WIDTH-1 DOWNTO 0)"
)
)
*185 (Net
uid 3438,0
lang 2
decl (Decl
n "sbus_i_wdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
o 133
suid 178,0
)
declText (MLText
uid 3439,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,78200,62000,79000"
st "signal sbus_i_wdata              : std_logic_vector(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
)
)
*186 (Net
uid 3440,0
lang 2
decl (Decl
n "sbus_i_we"
t "std_logic"
prec "--      sbus_i         : out    sbus_i_t;
--      sbus_o         : in     sbus_o_t;
--      dummy          : out    std_logic;"
preAdd 0
o 134
suid 179,0
)
declText (MLText
uid 3441,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,79000,44000,82200"
st "--      sbus_i         : out    sbus_i_t;
--      sbus_o         : in     sbus_o_t;
--      dummy          : out    std_logic;
signal sbus_i_we                 : std_logic"
)
)
*187 (Net
uid 3442,0
lang 2
decl (Decl
n "sbus_o_rdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
o 142
suid 180,0
)
declText (MLText
uid 3443,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,85400,62000,86200"
st "signal sbus_o_rdata              : std_logic_vector(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
)
)
*188 (Net
uid 3444,0
lang 2
decl (Decl
n "sbus_o_ack"
t "std_logic"
o 139
suid 181,0
)
declText (MLText
uid 3445,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,83800,44000,84600"
st "signal sbus_o_ack                : std_logic"
)
)
*189 (Net
uid 3446,0
lang 2
decl (Decl
n "sbus_i_rd"
t "std_logic"
o 132
suid 182,0
)
declText (MLText
uid 3447,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,77400,44000,78200"
st "signal sbus_i_rd                 : std_logic"
)
)
*190 (Net
uid 3448,0
lang 2
decl (Decl
n "reset"
t "std_logic"
posAdd 0
o 96
suid 183,0
)
declText (MLText
uid 3449,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,74200,40000,75000"
st "reset                     : std_logic"
)
)
*191 (Net
uid 3450,0
lang 2
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 91
suid 184,0
)
declText (MLText
uid 3451,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,61400,40000,63000"
st "-- Users to add ports here
clk                       : std_logic"
)
)
*192 (Net
uid 3452,0
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 43
suid 185,0
)
declText (MLText
uid 3453,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,99800,50000,100600"
st "s00_axi_awlen             : std_logic_vector(7 downto 0)"
)
)
*193 (Net
uid 3454,0
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 39
suid 186,0
)
declText (MLText
uid 3455,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,96600,60500,97400"
st "s00_axi_awaddr            : std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*194 (Net
uid 3456,0
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 187,0
)
declText (MLText
uid 3457,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,88600,40000,89400"
st "s00_axi_aresetn           : std_logic"
)
)
*195 (Net
uid 3458,0
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
posAdd 0
o 25
suid 188,0
)
declText (MLText
uid 3459,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,79800,43500,86200"
st "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI
s00_axi_aclk              : std_logic"
)
)
*196 (Net
uid 3460,0
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 42
suid 189,0
)
declText (MLText
uid 3461,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,99000,59500,99800"
st "s00_axi_awid              : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*197 (Net
uid 3462,0
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
preAdd 0
posAdd 0
o 55
suid 190,0
)
declText (MLText
uid 3463,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,109400,62500,110200"
st "s00_axi_wstrb             : std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
)
)
*198 (Net
uid 3464,0
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 53
suid 191,0
)
declText (MLText
uid 3465,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,107800,60500,108600"
st "s00_axi_wdata             : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*199 (Net
uid 3466,0
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 192,0
)
declText (MLText
uid 3467,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,105400,40000,106200"
st "s00_axi_awvalid           : std_logic"
)
)
*200 (Net
uid 3468,0
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 49
suid 193,0
)
declText (MLText
uid 3469,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,104600,61500,105400"
st "s00_axi_awuser            : std_logic_vector(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
)
)
*201 (Net
uid 3470,0
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 47
suid 194,0
)
declText (MLText
uid 3471,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,103000,50000,103800"
st "s00_axi_awregion          : std_logic_vector(3 downto 0)"
)
)
*202 (Net
uid 3472,0
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 46
suid 195,0
)
declText (MLText
uid 3473,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,102200,50000,103000"
st "s00_axi_awqos             : std_logic_vector(3 downto 0)"
)
)
*203 (Net
uid 3474,0
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 45
suid 196,0
)
declText (MLText
uid 3475,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,101400,50000,102200"
st "s00_axi_awprot            : std_logic_vector(2 downto 0)"
)
)
*204 (Net
uid 3476,0
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 41
suid 197,0
)
declText (MLText
uid 3477,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,98200,50000,99000"
st "s00_axi_awcache           : std_logic_vector(3 downto 0)"
)
)
*205 (Net
uid 3478,0
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 198,0
)
declText (MLText
uid 3479,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,100600,40000,101400"
st "s00_axi_awlock            : std_logic"
)
)
*206 (Net
uid 3480,0
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 40
suid 199,0
)
declText (MLText
uid 3481,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,97400,50000,98200"
st "s00_axi_awburst           : std_logic_vector(1 downto 0)"
)
)
*207 (Net
uid 3482,0
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 48
suid 200,0
)
declText (MLText
uid 3483,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,103800,50000,104600"
st "s00_axi_awsize            : std_logic_vector(2 downto 0)"
)
)
*208 (Net
uid 3484,0
lang 2
decl (Decl
n "INIT_AXI_TX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 118
suid 201,0
)
declText (MLText
uid 3485,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,52600,44000,58200"
st "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions
signal INIT_AXI_TX               : std_logic"
)
)
*209 (Net
uid 3486,0
lang 2
decl (Decl
n "INIT_AXI_RX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 117
suid 202,0
)
declText (MLText
uid 3487,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,47000,44000,52600"
st "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions
signal INIT_AXI_RX               : std_logic"
)
)
*210 (HdlText
uid 4370,0
optionalChildren [
*211 (EmbeddedText
uid 4376,0
commentText (CommentText
uid 4377,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4378,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "70000,106000,106000,128000"
)
oxt "13000,26000,27000,34000"
text (MLText
uid 4379,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70200,106200,99000,128200"
st "
---slave bus attachment---
sbus_i_in.addr   <= sbus_i_addr;
sbus_i_in.wdata <= sbus_i_wdata; 
sbus_i_in.rd <= sbus_i_rd;
sbus_i_in.we <= sbus_i_we;
sbus_i_in.be <= sbus_i_be;
sbus_o_ack <= sbus_o_mux.ack or ack_force;
sbus_o_rdata <= sbus_o_mux.rdata;

process(clk)
begin
  if rising_edge(clk) then
    if reset = '1'  or ack_cnt = 10  or (sbus_i_in.we='0' and sbus_i_in.rd = '0')  then
       ack_cnt <= (others => '0');
    else
       ack_cnt <= ack_cnt+1;
    end if;      
  end if;
end process;

ack_force <= '1' when ack_cnt >= 9 else '0'; 
                                   




"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 22000
visibleWidth 36000
)
)
)
]
shape (Rectangle
uid 4371,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "84000,92000,88000,100000"
)
oxt "13000,16000,21000,26000"
ttg (MlTextGroup
uid 4372,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 4373,0
va (VaSet
font "arial,8,1"
)
xt "85150,95000,86850,96000"
st "eb2"
blo "85150,95800"
tm "HdlTextNameMgr"
)
*213 (Text
uid 4374,0
va (VaSet
font "arial,8,1"
)
xt "85150,96000,85950,97000"
st "2"
blo "85150,96800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 4375,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,98250,85750,99750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*214 (Net
uid 4446,0
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 128
suid 237,0
)
declText (MLText
uid 4447,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,75000,43500,75800"
st "signal sbus_i                    : sbus_i_t"
)
)
*215 (Net
uid 7810,0
lang 11
decl (Decl
n "sbus_o_0"
t "sbus_o_t"
o 136
suid 405,0
)
declText (MLText
uid 7811,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,82200,43500,83000"
st "signal sbus_o_0                  : sbus_o_t"
)
)
*216 (Net
uid 7832,0
lang 11
decl (Decl
n "sbus_i_in"
t "sbus_i_t"
o 131
suid 407,0
)
declText (MLText
uid 7833,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,76600,43500,77400"
st "signal sbus_i_in                 : sbus_i_t"
)
)
*217 (Net
uid 7840,0
lang 11
decl (Decl
n "sbus_o_mux"
t "sbus_o_t"
o 140
suid 408,0
)
declText (MLText
uid 7841,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,84600,43500,85400"
st "signal sbus_o_mux                : sbus_o_t"
)
)
*218 (Net
uid 9276,0
lang 11
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 135
suid 486,0
)
declText (MLText
uid 9277,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,23500,-14200"
st "signal sbus_o                    : sbus_o_t"
)
)
*219 (PortIoOut
uid 9605,0
shape (CompositeShape
uid 9606,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9607,0
sl 0
ro 270
xt "111500,107625,113000,108375"
)
(Line
uid 9608,0
sl 0
ro 270
xt "111000,108000,111500,108000"
pts [
"111000,108000"
"111500,108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9609,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9610,0
va (VaSet
font "arial,8,0"
)
xt "114000,107500,115400,108500"
st "clk"
blo "114000,108300"
tm "WireNameMgr"
)
)
)
*220 (PortIoOut
uid 9617,0
shape (CompositeShape
uid 9618,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9619,0
sl 0
ro 270
xt "111500,108625,113000,109375"
)
(Line
uid 9620,0
sl 0
ro 270
xt "111000,109000,111500,109000"
pts [
"111000,109000"
"111500,109000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9621,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9622,0
va (VaSet
font "arial,8,0"
)
xt "114000,108500,116100,109500"
st "reset"
blo "114000,109300"
tm "WireNameMgr"
)
)
)
*221 (HdlText
uid 9878,0
optionalChildren [
*222 (EmbeddedText
uid 9980,0
commentText (CommentText
uid 9981,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 9982,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,68000,138000,76000"
)
oxt "0,0,18000,5000"
text (MLText
uid 9983,0
va (VaSet
font "arial,8,0"
)
xt "124200,68200,138200,76200"
st "
sbus_addr <= sbus_i.addr;
sbus_wdata <= sbus_i.wdata;
sbus_we <= sbus_i.we;
sbus_be <= sbus_i.be;
sbus_rd <= sbus_i.rd;
sbus_o.rdata <= sbus_rdata;
sbus_o.ack <= sbus_ack;                                    
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 14000
)
)
)
]
shape (Rectangle
uid 9879,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,76000,132000,85000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 9880,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*223 (Text
uid 9881,0
va (VaSet
font "arial,8,1"
)
xt "127150,79000,128850,80000"
st "eb1"
blo "127150,79800"
tm "HdlTextNameMgr"
)
*224 (Text
uid 9882,0
va (VaSet
font "arial,8,1"
)
xt "127150,80000,127950,81000"
st "1"
blo "127150,80800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 9883,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "124250,83250,125750,84750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*225 (PortIoOut
uid 9892,0
shape (CompositeShape
uid 9893,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9894,0
sl 0
ro 270
xt "140500,76625,142000,77375"
)
(Line
uid 9895,0
sl 0
ro 270
xt "140000,77000,140500,77000"
pts [
"140000,77000"
"140500,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9896,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9897,0
va (VaSet
font "arial,8,0"
)
xt "143000,76500,146900,77500"
st "sbus_addr"
blo "143000,77300"
tm "WireNameMgr"
)
)
)
*226 (Net
uid 9898,0
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 110
suid 488,0
)
declText (MLText
uid 9899,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,30500,-14200"
st "sbus_addr                 : std_logic_vector(15 downto 0)"
)
)
*227 (PortIoOut
uid 9908,0
shape (CompositeShape
uid 9909,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9910,0
sl 0
ro 270
xt "140500,78625,142000,79375"
)
(Line
uid 9911,0
sl 0
ro 270
xt "140000,79000,140500,79000"
pts [
"140000,79000"
"140500,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9912,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9913,0
va (VaSet
font "arial,8,0"
)
xt "143000,78500,147800,79500"
st "sbus_wdata"
blo "143000,79300"
tm "WireNameMgr"
)
)
)
*228 (Net
uid 9914,0
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 113
suid 490,0
)
declText (MLText
uid 9915,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,30500,-14200"
st "sbus_wdata                : std_logic_vector(31 downto 0)"
)
)
*229 (PortIoOut
uid 9924,0
shape (CompositeShape
uid 9925,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9926,0
sl 0
ro 270
xt "140500,79625,142000,80375"
)
(Line
uid 9927,0
sl 0
ro 270
xt "140000,80000,140500,80000"
pts [
"140000,80000"
"140500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9928,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9929,0
va (VaSet
font "arial,8,0"
)
xt "143000,79500,146400,80500"
st "sbus_we"
blo "143000,80300"
tm "WireNameMgr"
)
)
)
*230 (Net
uid 9930,0
decl (Decl
n "sbus_we"
t "std_logic"
o 114
suid 492,0
)
declText (MLText
uid 9931,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,20000,-14200"
st "sbus_we                   : std_logic"
)
)
*231 (PortIoOut
uid 9940,0
shape (CompositeShape
uid 9941,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9942,0
sl 0
ro 270
xt "140500,81625,142000,82375"
)
(Line
uid 9943,0
sl 0
ro 270
xt "140000,82000,140500,82000"
pts [
"140000,82000"
"140500,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9944,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9945,0
va (VaSet
font "arial,8,0"
)
xt "143000,81500,146100,82500"
st "sbus_rd"
blo "143000,82300"
tm "WireNameMgr"
)
)
)
*232 (Net
uid 9946,0
decl (Decl
n "sbus_rd"
t "std_logic"
o 112
suid 494,0
)
declText (MLText
uid 9947,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,20000,-14200"
st "sbus_rd                   : std_logic"
)
)
*233 (PortIoIn
uid 9956,0
shape (CompositeShape
uid 9957,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9958,0
sl 0
ro 90
xt "140500,82625,142000,83375"
)
(Line
uid 9959,0
sl 0
ro 90
xt "140000,83000,140500,83000"
pts [
"140500,83000"
"140000,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9960,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9961,0
va (VaSet
font "arial,8,0"
)
xt "143000,82500,147500,83500"
st "sbus_rdata"
blo "143000,83300"
tm "WireNameMgr"
)
)
)
*234 (Net
uid 9962,0
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 59
suid 496,0
)
declText (MLText
uid 9963,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,30500,-14200"
st "sbus_rdata                : std_logic_vector(31 downto 0)"
)
)
*235 (PortIoIn
uid 9972,0
shape (CompositeShape
uid 9973,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9974,0
sl 0
ro 90
xt "140500,83625,142000,84375"
)
(Line
uid 9975,0
sl 0
ro 90
xt "140000,84000,140500,84000"
pts [
"140500,84000"
"140000,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9976,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9977,0
va (VaSet
font "arial,8,0"
)
xt "143000,83500,146600,84500"
st "sbus_ack"
blo "143000,84300"
tm "WireNameMgr"
)
)
)
*236 (Net
uid 9978,0
decl (Decl
n "sbus_ack"
t "std_logic"
o 58
suid 498,0
)
declText (MLText
uid 9979,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,20000,-14200"
st "sbus_ack                  : std_logic"
)
)
*237 (PortIoOut
uid 10733,0
shape (CompositeShape
uid 10734,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10735,0
sl 0
ro 270
xt "161500,111625,163000,112375"
)
(Line
uid 10736,0
sl 0
ro 270
xt "161000,112000,161500,112000"
pts [
"161000,112000"
"161500,112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10737,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10738,0
va (VaSet
font "arial,8,0"
)
xt "164000,111500,165300,112500"
st "irq"
blo "164000,112300"
tm "WireNameMgr"
)
)
)
*238 (Net
uid 10802,0
decl (Decl
n "irq"
t "std_logic"
o 95
suid 499,0
)
declText (MLText
uid 10803,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,20000,-14200"
st "irq                       : std_logic"
)
)
*239 (Net
uid 12011,0
lang 11
decl (Decl
n "sbus_o_2"
t "sbus_o_t"
o 137
suid 520,0
)
declText (MLText
uid 12012,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,23500,-14200"
st "signal sbus_o_2                  : sbus_o_t"
)
)
*240 (Net
uid 13271,0
lang 11
decl (Decl
n "sbus_o_null"
t "sbus_o_t"
o 141
suid 560,0
)
declText (MLText
uid 13272,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,23500,-14200"
st "signal sbus_o_null               : sbus_o_t"
)
)
*241 (Net
uid 13464,0
lang 11
decl (Decl
n "timer_stb"
t "std_logic_vector"
b "(7 downto 0)"
o 144
suid 562,0
)
declText (MLText
uid 13465,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,33500,-14200"
st "signal timer_stb                 : std_logic_vector(7 downto 0)"
)
)
*242 (Net
uid 17194,0
decl (Decl
n "ack_cnt"
t "std_logic_vector"
b "(3 downto 0)"
o 121
suid 594,0
)
declText (MLText
uid 17195,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,33500,-14200"
st "signal ack_cnt                   : std_logic_vector(3 downto 0)"
)
)
*243 (Net
uid 17206,0
decl (Decl
n "ack_force"
t "std_logic"
o 122
suid 596,0
)
declText (MLText
uid 17207,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,24000,-14200"
st "signal ack_force                 : std_logic"
)
)
*244 (Net
uid 17545,0
lang 11
decl (Decl
n "sbus_o_3"
t "sbus_o_t"
o 138
suid 597,0
)
declText (MLText
uid 17546,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,23500,-14200"
st "signal sbus_o_3                  : sbus_o_t"
)
)
*245 (SaComponent
uid 23029,0
optionalChildren [
*246 (CptPort
uid 22809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22810,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,137625,95750,138375"
)
tg (CPTG
uid 22811,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22812,0
va (VaSet
)
xt "88700,137500,94000,138500"
st "INIT_AXI_TX"
ju 2
blo "94000,138300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "INIT_AXI_TX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 2
suid 1,0
)
)
)
*247 (CptPort
uid 22813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,140625,95750,141375"
)
tg (CPTG
uid 22815,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22816,0
va (VaSet
)
xt "89300,140500,94000,141500"
st "TXN_DONE"
ju 2
blo "94000,141300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "TXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 4
suid 2,0
)
)
)
*248 (CptPort
uid 22817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,134625,95750,135375"
)
tg (CPTG
uid 22819,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22820,0
va (VaSet
)
xt "90700,134500,94000,135500"
st "ERROR"
ju 2
blo "94000,135300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ERROR"
t "std_logic"
prec "-- Asserts when ERROR is detected"
preAdd 0
posAdd 0
o 5
suid 3,0
)
)
)
*249 (CptPort
uid 22821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,131625,51000,132375"
)
tg (CPTG
uid 22823,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22824,0
va (VaSet
)
xt "52000,131500,57500,132500"
st "M_AXI_ACLK"
blo "52000,132300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ACLK"
t "std_logic"
prec "-- Global Clock Signal."
preAdd 0
posAdd 0
o 6
suid 4,0
)
)
)
*250 (CptPort
uid 22825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,132625,51000,133375"
)
tg (CPTG
uid 22827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22828,0
va (VaSet
)
xt "52000,132500,59200,133500"
st "M_AXI_ARESETN"
blo "52000,133300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Singal. This Signal is Active Low"
preAdd 0
posAdd 0
o 7
suid 5,0
)
)
)
*251 (CptPort
uid 22829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22830,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,134625,51000,135375"
)
tg (CPTG
uid 22831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22832,0
va (VaSet
)
xt "52000,134500,67900,135500"
st "M_AXI_AWID : (C_M_AXI_ID_WIDTH-1:0)"
blo "52000,135300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWID"
t "std_logic_vector"
b "(C_M_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 8
suid 6,0
)
)
)
*252 (CptPort
uid 22833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22834,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,135625,51000,136375"
)
tg (CPTG
uid 22835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22836,0
va (VaSet
)
xt "52000,135500,70900,136500"
st "M_AXI_AWADDR : (C_M_AXI_ADDR_WIDTH-1:0)"
blo "52000,136300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWADDR"
t "std_logic_vector"
b "(C_M_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 9
suid 7,0
)
)
)
*253 (CptPort
uid 22837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22838,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,136625,51000,137375"
)
tg (CPTG
uid 22839,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22840,0
va (VaSet
)
xt "52000,136500,60400,137500"
st "M_AXI_AWLEN : (7:0)"
blo "52000,137300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 10
suid 8,0
)
)
)
*254 (CptPort
uid 22841,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22842,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,137625,51000,138375"
)
tg (CPTG
uid 22843,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22844,0
va (VaSet
)
xt "52000,137500,61000,138500"
st "M_AXI_AWSIZE : (2:0)"
blo "52000,138300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 11
suid 9,0
)
)
)
*255 (CptPort
uid 22845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22846,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,138625,51000,139375"
)
tg (CPTG
uid 22847,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22848,0
va (VaSet
)
xt "52000,138500,62000,139500"
st "M_AXI_AWBURST : (1:0)"
blo "52000,139300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 12
suid 10,0
)
)
)
*256 (CptPort
uid 22849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22850,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,139625,51000,140375"
)
tg (CPTG
uid 22851,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22852,0
va (VaSet
)
xt "52000,139500,58800,140500"
st "M_AXI_AWLOCK"
blo "52000,140300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 13
suid 11,0
)
)
)
*257 (CptPort
uid 22853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22854,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,140625,51000,141375"
)
tg (CPTG
uid 22855,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22856,0
va (VaSet
)
xt "52000,140500,62100,141500"
st "M_AXI_AWCACHE : (3:0)"
blo "52000,141300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 14
suid 12,0
)
)
)
*258 (CptPort
uid 22857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22858,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,141625,51000,142375"
)
tg (CPTG
uid 22859,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22860,0
va (VaSet
)
xt "52000,141500,61500,142500"
st "M_AXI_AWPROT : (2:0)"
blo "52000,142300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 15
suid 13,0
)
)
)
*259 (CptPort
uid 22861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22862,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,142625,51000,143375"
)
tg (CPTG
uid 22863,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22864,0
va (VaSet
)
xt "52000,142500,60600,143500"
st "M_AXI_AWQOS : (3:0)"
blo "52000,143300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 16
suid 14,0
)
)
)
*260 (CptPort
uid 22865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22866,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,144625,51000,145375"
)
tg (CPTG
uid 22867,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22868,0
va (VaSet
)
xt "52000,144500,72300,145500"
st "M_AXI_AWUSER : (C_M_AXI_AWUSER_WIDTH-1:0)"
blo "52000,145300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWUSER"
t "std_logic_vector"
b "(C_M_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 17
suid 15,0
)
)
)
*261 (CptPort
uid 22869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22870,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,145625,51000,146375"
)
tg (CPTG
uid 22871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22872,0
va (VaSet
)
xt "52000,145500,58900,146500"
st "M_AXI_AWVALID"
blo "52000,146300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 18
suid 16,0
)
)
)
*262 (CptPort
uid 22873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,146625,51000,147375"
)
tg (CPTG
uid 22875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22876,0
va (VaSet
)
xt "52000,146500,59400,147500"
st "M_AXI_AWREADY"
blo "52000,147300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 19
suid 17,0
)
)
)
*263 (CptPort
uid 22877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22878,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,148625,51000,149375"
)
tg (CPTG
uid 22879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22880,0
va (VaSet
)
xt "52000,148500,70000,149500"
st "M_AXI_WDATA : (C_M_AXI_DATA_WIDTH-1:0)"
blo "52000,149300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_WDATA"
t "std_logic_vector"
b "(C_M_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 20
suid 18,0
)
)
)
*264 (CptPort
uid 22881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22882,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,149625,51000,150375"
)
tg (CPTG
uid 22883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22884,0
va (VaSet
)
xt "52000,149500,71000,150500"
st "M_AXI_WSTRB : (C_M_AXI_DATA_WIDTH/8-1:0)"
blo "52000,150300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_WSTRB"
t "std_logic_vector"
b "(C_M_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 21
suid 19,0
)
)
)
*265 (CptPort
uid 22885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22886,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,150625,51000,151375"
)
tg (CPTG
uid 22887,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22888,0
va (VaSet
)
xt "52000,150500,58100,151500"
st "M_AXI_WLAST"
blo "52000,151300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 22
suid 20,0
)
)
)
*266 (CptPort
uid 22889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22890,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,151625,51000,152375"
)
tg (CPTG
uid 22891,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22892,0
va (VaSet
)
xt "52000,151500,70900,152500"
st "M_AXI_WUSER : (C_M_AXI_WUSER_WIDTH-1:0)"
blo "52000,152300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_WUSER"
t "std_logic_vector"
b "(C_M_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 23
suid 21,0
)
)
)
*267 (CptPort
uid 22893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22894,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,152625,51000,153375"
)
tg (CPTG
uid 22895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22896,0
va (VaSet
)
xt "52000,152500,58400,153500"
st "M_AXI_WVALID"
blo "52000,153300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 24
suid 22,0
)
)
)
*268 (CptPort
uid 22897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,153625,51000,154375"
)
tg (CPTG
uid 22899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22900,0
va (VaSet
)
xt "52000,153500,58900,154500"
st "M_AXI_WREADY"
blo "52000,154300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 25
suid 23,0
)
)
)
*269 (CptPort
uid 22901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,156625,51000,157375"
)
tg (CPTG
uid 22903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22904,0
va (VaSet
)
xt "52000,156500,67200,157500"
st "M_AXI_BID : (C_M_AXI_ID_WIDTH-1:0)"
blo "52000,157300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_BID"
t "std_logic_vector"
b "(C_M_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 26
suid 24,0
)
)
)
*270 (CptPort
uid 22905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,157625,51000,158375"
)
tg (CPTG
uid 22907,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22908,0
va (VaSet
)
xt "52000,157500,60300,158500"
st "M_AXI_BRESP : (1:0)"
blo "52000,158300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 27
suid 25,0
)
)
)
*271 (CptPort
uid 22909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,158625,51000,159375"
)
tg (CPTG
uid 22911,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22912,0
va (VaSet
)
xt "52000,158500,70500,159500"
st "M_AXI_BUSER : (C_M_AXI_BUSER_WIDTH-1:0)"
blo "52000,159300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_BUSER"
t "std_logic_vector"
b "(C_M_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 28
suid 26,0
)
)
)
*272 (CptPort
uid 22913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,159625,51000,160375"
)
tg (CPTG
uid 22915,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22916,0
va (VaSet
)
xt "52000,159500,58200,160500"
st "M_AXI_BVALID"
blo "52000,160300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 29
suid 27,0
)
)
)
*273 (CptPort
uid 22917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22918,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,160625,51000,161375"
)
tg (CPTG
uid 22919,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22920,0
va (VaSet
)
xt "52000,160500,58700,161500"
st "M_AXI_BREADY"
blo "52000,161300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 30
suid 28,0
)
)
)
*274 (CptPort
uid 22921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22922,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,163625,51000,164375"
)
tg (CPTG
uid 22923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22924,0
va (VaSet
)
xt "52000,163500,67800,164500"
st "M_AXI_ARID : (C_M_AXI_ID_WIDTH-1:0)"
blo "52000,164300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARID"
t "std_logic_vector"
b "(C_M_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 31
suid 29,0
)
)
)
*275 (CptPort
uid 22925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22926,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,164625,51000,165375"
)
tg (CPTG
uid 22927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22928,0
va (VaSet
)
xt "52000,164500,70800,165500"
st "M_AXI_ARADDR : (C_M_AXI_ADDR_WIDTH-1:0)"
blo "52000,165300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARADDR"
t "std_logic_vector"
b "(C_M_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 32
suid 30,0
)
)
)
*276 (CptPort
uid 22929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22930,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,165625,51000,166375"
)
tg (CPTG
uid 22931,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22932,0
va (VaSet
)
xt "52000,165500,60300,166500"
st "M_AXI_ARLEN : (7:0)"
blo "52000,166300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 33
suid 31,0
)
)
)
*277 (CptPort
uid 22933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22934,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,166625,51000,167375"
)
tg (CPTG
uid 22935,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22936,0
va (VaSet
)
xt "52000,166500,60900,167500"
st "M_AXI_ARSIZE : (2:0)"
blo "52000,167300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 34
suid 32,0
)
)
)
*278 (CptPort
uid 22937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22938,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,167625,51000,168375"
)
tg (CPTG
uid 22939,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22940,0
va (VaSet
)
xt "52000,167500,61900,168500"
st "M_AXI_ARBURST : (1:0)"
blo "52000,168300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 35
suid 33,0
)
)
)
*279 (CptPort
uid 22941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22942,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,168625,51000,169375"
)
tg (CPTG
uid 22943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22944,0
va (VaSet
)
xt "52000,168500,58700,169500"
st "M_AXI_ARLOCK"
blo "52000,169300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 36
suid 34,0
)
)
)
*280 (CptPort
uid 22945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22946,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,169625,51000,170375"
)
tg (CPTG
uid 22947,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22948,0
va (VaSet
)
xt "52000,169500,62000,170500"
st "M_AXI_ARCACHE : (3:0)"
blo "52000,170300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 37
suid 35,0
)
)
)
*281 (CptPort
uid 22949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22950,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,170625,51000,171375"
)
tg (CPTG
uid 22951,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22952,0
va (VaSet
)
xt "52000,170500,61400,171500"
st "M_AXI_ARPROT : (2:0)"
blo "52000,171300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 38
suid 36,0
)
)
)
*282 (CptPort
uid 22953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22954,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,171625,51000,172375"
)
tg (CPTG
uid 22955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22956,0
va (VaSet
)
xt "52000,171500,60500,172500"
st "M_AXI_ARQOS : (3:0)"
blo "52000,172300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 39
suid 37,0
)
)
)
*283 (CptPort
uid 22957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22958,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,173625,51000,174375"
)
tg (CPTG
uid 22959,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22960,0
va (VaSet
)
xt "52000,173500,72100,174500"
st "M_AXI_ARUSER : (C_M_AXI_ARUSER_WIDTH-1:0)"
blo "52000,174300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARUSER"
t "std_logic_vector"
b "(C_M_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 40
suid 38,0
)
)
)
*284 (CptPort
uid 22961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22962,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,174625,51000,175375"
)
tg (CPTG
uid 22963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22964,0
va (VaSet
)
xt "52000,174500,58800,175500"
st "M_AXI_ARVALID"
blo "52000,175300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 41
suid 39,0
)
)
)
*285 (CptPort
uid 22965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,175625,51000,176375"
)
tg (CPTG
uid 22967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22968,0
va (VaSet
)
xt "52000,175500,59300,176500"
st "M_AXI_ARREADY"
blo "52000,176300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 42
suid 40,0
)
)
)
*286 (CptPort
uid 22969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,178625,51000,179375"
)
tg (CPTG
uid 22971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22972,0
va (VaSet
)
xt "52000,178500,67300,179500"
st "M_AXI_RID : (C_M_AXI_ID_WIDTH-1:0)"
blo "52000,179300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_RID"
t "std_logic_vector"
b "(C_M_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 43
suid 41,0
)
)
)
*287 (CptPort
uid 22973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,179625,51000,180375"
)
tg (CPTG
uid 22975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22976,0
va (VaSet
)
xt "52000,179500,69900,180500"
st "M_AXI_RDATA : (C_M_AXI_DATA_WIDTH-1:0)"
blo "52000,180300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_RDATA"
t "std_logic_vector"
b "(C_M_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 44
suid 42,0
)
)
)
*288 (CptPort
uid 22977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,180625,51000,181375"
)
tg (CPTG
uid 22979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22980,0
va (VaSet
)
xt "52000,180500,60400,181500"
st "M_AXI_RRESP : (1:0)"
blo "52000,181300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 45
suid 43,0
)
)
)
*289 (CptPort
uid 22981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,181625,51000,182375"
)
tg (CPTG
uid 22983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22984,0
va (VaSet
)
xt "52000,181500,58000,182500"
st "M_AXI_RLAST"
blo "52000,182300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 46
suid 44,0
)
)
)
*290 (CptPort
uid 22985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,182625,51000,183375"
)
tg (CPTG
uid 22987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22988,0
va (VaSet
)
xt "52000,182500,70700,183500"
st "M_AXI_RUSER : (C_M_AXI_RUSER_WIDTH-1:0)"
blo "52000,183300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_RUSER"
t "std_logic_vector"
b "(C_M_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 47
suid 45,0
)
)
)
*291 (CptPort
uid 22989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,183625,51000,184375"
)
tg (CPTG
uid 22991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22992,0
va (VaSet
)
xt "52000,183500,58300,184500"
st "M_AXI_RVALID"
blo "52000,184300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 48
suid 46,0
)
)
)
*292 (CptPort
uid 22993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22994,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,184625,51000,185375"
)
tg (CPTG
uid 22995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22996,0
va (VaSet
)
xt "52000,184500,58800,185500"
st "M_AXI_RREADY"
blo "52000,185300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 49
suid 47,0
)
)
)
*293 (CptPort
uid 22997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22998,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,138625,95750,139375"
)
tg (CPTG
uid 22999,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23000,0
va (VaSet
)
xt "88600,138500,94000,139500"
st "INIT_AXI_RX"
ju 2
blo "94000,139300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "INIT_AXI_RX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 1
suid 48,0
)
)
)
*294 (CptPort
uid 23001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23002,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,141625,95750,142375"
)
tg (CPTG
uid 23003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23004,0
va (VaSet
)
xt "89200,141500,94000,142500"
st "RXN_DONE"
ju 2
blo "94000,142300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 3
suid 49,0
)
)
)
*295 (CptPort
uid 23005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23006,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,144625,95750,145375"
)
tg (CPTG
uid 23007,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23008,0
va (VaSet
)
xt "81000,144500,94000,145500"
st "target_slave_base_address : (31:0)"
ju 2
blo "94000,145300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "target_slave_base_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 50
suid 50,0
)
)
)
*296 (CptPort
uid 23009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23010,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,143625,95750,144375"
)
tg (CPTG
uid 23011,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23012,0
va (VaSet
)
xt "84700,143500,94000,144500"
st "no_of_bursts_req : (7:0)"
ju 2
blo "94000,144300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "no_of_bursts_req"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 51
suid 52,0
)
)
)
*297 (CptPort
uid 23013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,147625,95750,148375"
)
tg (CPTG
uid 23015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23016,0
va (VaSet
)
xt "91000,147500,94000,148500"
st "we_next"
ju 2
blo "94000,148300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "we_next"
t "std_logic"
o 52
suid 54,0
)
)
)
*298 (CptPort
uid 23017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,151625,95750,152375"
)
tg (CPTG
uid 23019,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23020,0
va (VaSet
)
xt "91200,151500,94000,152500"
st "rd_next"
ju 2
blo "94000,152300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rd_next"
t "std_logic"
o 53
suid 56,0
)
)
)
*299 (CptPort
uid 23021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23022,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,146625,95750,147375"
)
tg (CPTG
uid 23023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23024,0
va (VaSet
)
xt "78800,146500,94000,147500"
st "we_data : (C_M_AXI_DATA_WIDTH-1:0)"
ju 2
blo "94000,147300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "we_data"
t "std_logic_vector"
b "(C_M_AXI_DATA_WIDTH-1 DOWNTO 0)"
o 54
suid 57,0
)
)
)
*300 (CptPort
uid 23025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23026,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,150625,95750,151375"
)
tg (CPTG
uid 23027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23028,0
va (VaSet
)
xt "79000,150500,94000,151500"
st "rd_data : (C_M_AXI_DATA_WIDTH-1:0)"
ju 2
blo "94000,151300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rd_data"
t "std_logic_vector"
b "(C_M_AXI_DATA_WIDTH-1 DOWNTO 0)"
o 55
suid 59,0
)
)
)
*301 (CptPort
uid 27411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27412,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,153625,95750,154375"
)
tg (CPTG
uid 27413,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27414,0
va (VaSet
)
xt "88300,153500,94000,154500"
st "arcache : (3:0)"
ju 2
blo "94000,154300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "arcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 56
suid 60,0
)
)
)
*302 (CptPort
uid 27415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27416,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95000,154625,95750,155375"
)
tg (CPTG
uid 27417,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27418,0
va (VaSet
)
xt "88000,154500,94000,155500"
st "awcache : (3:0)"
ju 2
blo "94000,155300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "awcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 57
suid 61,0
)
)
)
]
shape (Rectangle
uid 23030,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "51000,130000,95000,188000"
)
oxt "46000,32000,82000,90000"
ttg (MlTextGroup
uid 23031,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*303 (Text
uid 23032,0
va (VaSet
font "Arial,8,1"
)
xt "69700,131000,76300,132000"
st "axi_dma_bridge"
blo "69700,131800"
tm "BdLibraryNameMgr"
)
*304 (Text
uid 23033,0
va (VaSet
font "Arial,8,1"
)
xt "69700,132000,73200,133000"
st "M00_AXI"
blo "69700,132800"
tm "CptNameMgr"
)
*305 (Text
uid 23034,0
va (VaSet
font "Arial,8,1"
)
xt "69700,133000,71900,134000"
st "U_25"
blo "69700,133800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23035,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23036,0
text (MLText
uid 23037,0
va (VaSet
font "Courier New,8,0"
)
xt "51000,110000,91500,130000"
st "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line

-- Base address of targeted slave
C_M_TARGET_SLAVE_BASE_ADDR = x\"40000000\"               ( std_logic_vector )  
-- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths
C_M_AXI_BURST_LEN          = C_M00_AXI_BURST_LEN       ( integer          )  
-- Thread ID Width
C_M_AXI_ID_WIDTH           = C_M00_AXI_ID_WIDTH        ( integer          )  
-- Width of Address Bus
C_M_AXI_ADDR_WIDTH         = C_M00_AXI_ADDR_WIDTH      ( integer          )  
-- Width of Data Bus
C_M_AXI_DATA_WIDTH         = C_M00_AXI_DATA_WIDTH      ( integer          )  
-- Width of User Write Address Bus
C_M_AXI_AWUSER_WIDTH       = C_M00_AXI_AWUSER_WIDTH    ( integer          )  
-- Width of User Read Address Bus
C_M_AXI_ARUSER_WIDTH       = C_M00_AXI_ARUSER_WIDTH    ( integer          )  
-- Width of User Write Data Bus
C_M_AXI_WUSER_WIDTH        = C_M00_AXI_WUSER_WIDTH     ( integer          )  
-- Width of User Read Data Bus
C_M_AXI_RUSER_WIDTH        = C_M00_AXI_RUSER_WIDTH     ( integer          )  
-- Width of User Response Bus
C_M_AXI_BUSER_WIDTH        = C_M00_AXI_BUSER_WIDTH     ( integer          )  "
)
header ""
)
elements [
(GiElement
name "C_M_TARGET_SLAVE_BASE_ADDR"
type "std_logic_vector"
value "x\"40000000\""
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line

-- Base address of targeted slave"
apr 0
)
(GiElement
name "C_M_AXI_BURST_LEN"
type "integer"
value "C_M00_AXI_BURST_LEN"
pr "-- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths"
apr 0
)
(GiElement
name "C_M_AXI_ID_WIDTH"
type "integer"
value "C_M00_AXI_ID_WIDTH"
pr "-- Thread ID Width"
apr 0
)
(GiElement
name "C_M_AXI_ADDR_WIDTH"
type "integer"
value "C_M00_AXI_ADDR_WIDTH"
pr "-- Width of Address Bus"
apr 0
)
(GiElement
name "C_M_AXI_DATA_WIDTH"
type "integer"
value "C_M00_AXI_DATA_WIDTH"
pr "-- Width of Data Bus"
apr 0
)
(GiElement
name "C_M_AXI_AWUSER_WIDTH"
type "integer"
value "C_M00_AXI_AWUSER_WIDTH"
pr "-- Width of User Write Address Bus"
apr 0
)
(GiElement
name "C_M_AXI_ARUSER_WIDTH"
type "integer"
value "C_M00_AXI_ARUSER_WIDTH"
pr "-- Width of User Read Address Bus"
apr 0
)
(GiElement
name "C_M_AXI_WUSER_WIDTH"
type "integer"
value "C_M00_AXI_WUSER_WIDTH"
pr "-- Width of User Write Data Bus"
apr 0
)
(GiElement
name "C_M_AXI_RUSER_WIDTH"
type "integer"
value "C_M00_AXI_RUSER_WIDTH"
pr "-- Width of User Read Data Bus"
apr 0
)
(GiElement
name "C_M_AXI_BUSER_WIDTH"
type "integer"
value "C_M00_AXI_BUSER_WIDTH"
pr "-- Width of User Response Bus"
apr 0
)
]
)
viewicon (ZoomableIcon
uid 23038,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "51250,186250,52750,187750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*306 (SaComponent
uid 23255,0
optionalChildren [
*307 (CptPort
uid 23039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,69625,35000,70375"
)
tg (CPTG
uid 23041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23042,0
va (VaSet
)
xt "36000,69500,41300,70500"
st "S_AXI_ACLK"
blo "36000,70300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ACLK"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line

-- Global Clock Signal"
preAdd 0
posAdd 0
o 10
suid 2,0
)
)
)
*308 (CptPort
uid 23043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,90625,35000,91375"
)
tg (CPTG
uid 23045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23046,0
va (VaSet
)
xt "36000,90500,54500,91500"
st "S_AXI_ARADDR : (C_S_AXI_ADDR_WIDTH-1:0)"
blo "36000,91300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARADDR"
t "std_logic_vector"
b "(C_S_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 37
suid 3,0
)
)
)
*309 (CptPort
uid 23047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,93625,35000,94375"
)
tg (CPTG
uid 23049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23050,0
va (VaSet
)
xt "36000,93500,45700,94500"
st "S_AXI_ARBURST : (1:0)"
blo "36000,94300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 40
suid 4,0
)
)
)
*310 (CptPort
uid 23051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,95625,35000,96375"
)
tg (CPTG
uid 23053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23054,0
va (VaSet
)
xt "36000,95500,45800,96500"
st "S_AXI_ARCACHE : (3:0)"
blo "36000,96300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 42
suid 5,0
)
)
)
*311 (CptPort
uid 23055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,70625,35000,71375"
)
tg (CPTG
uid 23057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23058,0
va (VaSet
)
xt "36000,70500,43000,71500"
st "S_AXI_ARESETN"
blo "36000,71300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Signal. This Signal is Active LOW"
preAdd 0
posAdd 0
o 11
suid 6,0
)
)
)
*312 (CptPort
uid 23059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,89625,35000,90375"
)
tg (CPTG
uid 23061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23062,0
va (VaSet
)
xt "36000,89500,51500,90500"
st "S_AXI_ARID : (C_S_AXI_ID_WIDTH-1:0)"
blo "36000,90300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read address ID. This signal is the identification
  -- tag for the read address group of signals."
preAdd 0
posAdd 0
o 36
suid 7,0
)
)
)
*313 (CptPort
uid 23063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,91625,35000,92375"
)
tg (CPTG
uid 23065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23066,0
va (VaSet
)
xt "36000,91500,44100,92500"
st "S_AXI_ARLEN : (7:0)"
blo "36000,92300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 38
suid 8,0
)
)
)
*314 (CptPort
uid 23067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,94625,35000,95375"
)
tg (CPTG
uid 23069,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23070,0
va (VaSet
)
xt "36000,94500,42500,95500"
st "S_AXI_ARLOCK"
blo "36000,95300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 41
suid 9,0
)
)
)
*315 (CptPort
uid 23071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,96625,35000,97375"
)
tg (CPTG
uid 23073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23074,0
va (VaSet
)
xt "36000,96500,45200,97500"
st "S_AXI_ARPROT : (2:0)"
blo "36000,97300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 43
suid 10,0
)
)
)
*316 (CptPort
uid 23075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,97625,35000,98375"
)
tg (CPTG
uid 23077,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23078,0
va (VaSet
)
xt "36000,97500,44300,98500"
st "S_AXI_ARQOS : (3:0)"
blo "36000,98300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each
  -- read transaction."
preAdd 0
posAdd 0
o 44
suid 11,0
)
)
)
*317 (CptPort
uid 23079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,75625,78750,76375"
)
tg (CPTG
uid 23081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23082,0
va (VaSet
)
xt "69900,75500,77000,76500"
st "S_AXI_ARREADY"
ju 2
blo "77000,76300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated
  -- control signals."
preAdd 0
posAdd 0
o 48
suid 12,0
)
)
)
*318 (CptPort
uid 23083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,98625,35000,99375"
)
tg (CPTG
uid 23085,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23086,0
va (VaSet
)
xt "36000,98500,46100,99500"
st "S_AXI_ARREGION : (3:0)"
blo "36000,99300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARREGION"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Region identifier. Permits a single physical interface
  -- on a slave to be used for multiple logical interfaces."
preAdd 0
posAdd 0
o 45
suid 13,0
)
)
)
*319 (CptPort
uid 23087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,92625,35000,93375"
)
tg (CPTG
uid 23089,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23090,0
va (VaSet
)
xt "36000,92500,44700,93500"
st "S_AXI_ARSIZE : (2:0)"
blo "36000,93300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 39
suid 14,0
)
)
)
*320 (CptPort
uid 23091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,99625,35000,100375"
)
tg (CPTG
uid 23093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23094,0
va (VaSet
)
xt "36000,99500,55800,100500"
st "S_AXI_ARUSER : (C_S_AXI_ARUSER_WIDTH-1:0)"
blo "36000,100300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARUSER"
t "std_logic_vector"
b "(C_S_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 46
suid 15,0
)
)
)
*321 (CptPort
uid 23095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23096,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,100625,35000,101375"
)
tg (CPTG
uid 23097,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23098,0
va (VaSet
)
xt "36000,100500,42600,101500"
st "S_AXI_ARVALID"
blo "36000,101300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and
  -- control information."
preAdd 0
posAdd 0
o 47
suid 16,0
)
)
)
*322 (CptPort
uid 23099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,72625,35000,73375"
)
tg (CPTG
uid 23101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23102,0
va (VaSet
)
xt "36000,72500,54700,73500"
st "S_AXI_AWADDR : (C_S_AXI_ADDR_WIDTH-1:0)"
blo "36000,73300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWADDR"
t "std_logic_vector"
b "(C_S_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Write address"
preAdd 0
posAdd 0
o 13
suid 17,0
)
)
)
*323 (CptPort
uid 23103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,75625,35000,76375"
)
tg (CPTG
uid 23105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23106,0
va (VaSet
)
xt "36000,75500,45900,76500"
st "S_AXI_AWBURST : (1:0)"
blo "36000,76300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 16
suid 18,0
)
)
)
*324 (CptPort
uid 23107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,77625,35000,78375"
)
tg (CPTG
uid 23109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23110,0
va (VaSet
)
xt "36000,77500,46000,78500"
st "S_AXI_AWCACHE : (3:0)"
blo "36000,78300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 18
suid 19,0
)
)
)
*325 (CptPort
uid 23111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,71625,35000,72375"
)
tg (CPTG
uid 23113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23114,0
va (VaSet
)
xt "36000,71500,51700,72500"
st "S_AXI_AWID : (C_S_AXI_ID_WIDTH-1:0)"
blo "36000,72300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Write Address ID"
preAdd 0
posAdd 0
o 12
suid 20,0
)
)
)
*326 (CptPort
uid 23115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,73625,35000,74375"
)
tg (CPTG
uid 23117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23118,0
va (VaSet
)
xt "36000,73500,44300,74500"
st "S_AXI_AWLEN : (7:0)"
blo "36000,74300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 14
suid 21,0
)
)
)
*327 (CptPort
uid 23119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,76625,35000,77375"
)
tg (CPTG
uid 23121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23122,0
va (VaSet
)
xt "36000,76500,42700,77500"
st "S_AXI_AWLOCK"
blo "36000,77300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 17
suid 22,0
)
)
)
*328 (CptPort
uid 23123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,78625,35000,79375"
)
tg (CPTG
uid 23125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23126,0
va (VaSet
)
xt "36000,78500,45400,79500"
st "S_AXI_AWPROT : (2:0)"
blo "36000,79300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 19
suid 23,0
)
)
)
*329 (CptPort
uid 23127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,79625,35000,80375"
)
tg (CPTG
uid 23129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23130,0
va (VaSet
)
xt "36000,79500,44500,80500"
st "S_AXI_AWQOS : (3:0)"
blo "36000,80300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each
  -- write transaction."
preAdd 0
posAdd 0
o 20
suid 24,0
)
)
)
*330 (CptPort
uid 23131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,69625,78750,70375"
)
tg (CPTG
uid 23133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23134,0
va (VaSet
)
xt "69700,69500,77000,70500"
st "S_AXI_AWREADY"
ju 2
blo "77000,70300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated
  -- control signals."
preAdd 0
posAdd 0
o 24
suid 25,0
)
)
)
*331 (CptPort
uid 23135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,80625,35000,81375"
)
tg (CPTG
uid 23137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23138,0
va (VaSet
)
xt "36000,80500,46300,81500"
st "S_AXI_AWREGION : (3:0)"
blo "36000,81300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWREGION"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Region identifier. Permits a single physical interface
  -- on a slave to be used for multiple logical interfaces."
preAdd 0
posAdd 0
o 21
suid 26,0
)
)
)
*332 (CptPort
uid 23139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,74625,35000,75375"
)
tg (CPTG
uid 23141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23142,0
va (VaSet
)
xt "36000,74500,44900,75500"
st "S_AXI_AWSIZE : (2:0)"
blo "36000,75300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 15
suid 27,0
)
)
)
*333 (CptPort
uid 23143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,81625,35000,82375"
)
tg (CPTG
uid 23145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23146,0
va (VaSet
)
xt "36000,81500,56200,82500"
st "S_AXI_AWUSER : (C_S_AXI_AWUSER_WIDTH-1:0)"
blo "36000,82300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWUSER"
t "std_logic_vector"
b "(C_S_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 22
suid 28,0
)
)
)
*334 (CptPort
uid 23147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,82625,35000,83375"
)
tg (CPTG
uid 23149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23150,0
va (VaSet
)
xt "36000,82500,42800,83500"
st "S_AXI_AWVALID"
blo "36000,83300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and
  -- control information."
preAdd 0
posAdd 0
o 23
suid 29,0
)
)
)
*335 (CptPort
uid 23151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,71625,78750,72375"
)
tg (CPTG
uid 23153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23154,0
va (VaSet
)
xt "62100,71500,77000,72500"
st "S_AXI_BID : (C_S_AXI_ID_WIDTH-1:0)"
ju 2
blo "77000,72300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Response ID tag. This signal is the ID tag of the
  -- write response."
preAdd 0
posAdd 0
o 31
suid 30,0
)
)
)
*336 (CptPort
uid 23155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,88625,35000,89375"
)
tg (CPTG
uid 23157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23158,0
va (VaSet
)
xt "36000,88500,42500,89500"
st "S_AXI_BREADY"
blo "36000,89300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 35
suid 31,0
)
)
)
*337 (CptPort
uid 23159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,72625,78750,73375"
)
tg (CPTG
uid 23161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23162,0
va (VaSet
)
xt "68900,72500,77000,73500"
st "S_AXI_BRESP : (1:0)"
ju 2
blo "77000,73300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status
  -- of the write transaction."
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
)
*338 (CptPort
uid 23163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,73625,78750,74375"
)
tg (CPTG
uid 23165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23166,0
va (VaSet
)
xt "58800,73500,77000,74500"
st "S_AXI_BUSER : (C_S_AXI_BUSER_WIDTH-1:0)"
ju 2
blo "77000,74300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BUSER"
t "std_logic_vector"
b "(C_S_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel."
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*339 (CptPort
uid 23167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,74625,78750,75375"
)
tg (CPTG
uid 23169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23170,0
va (VaSet
)
xt "71000,74500,77000,75500"
st "S_AXI_BVALID"
ju 2
blo "77000,75300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
)
*340 (CptPort
uid 23171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,77625,78750,78375"
)
tg (CPTG
uid 23173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23174,0
va (VaSet
)
xt "59400,77500,77000,78500"
st "S_AXI_RDATA : (C_S_AXI_DATA_WIDTH-1:0)"
ju 2
blo "77000,78300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RDATA"
t "std_logic_vector"
b "(C_S_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Read Data"
preAdd 0
posAdd 0
o 50
suid 35,0
)
)
)
*341 (CptPort
uid 23175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,76625,78750,77375"
)
tg (CPTG
uid 23177,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23178,0
va (VaSet
)
xt "62000,76500,77000,77500"
st "S_AXI_RID : (C_S_AXI_ID_WIDTH-1:0)"
ju 2
blo "77000,77300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 49
suid 36,0
)
)
)
*342 (CptPort
uid 23179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,79625,78750,80375"
)
tg (CPTG
uid 23181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23182,0
va (VaSet
)
xt "71200,79500,77000,80500"
st "S_AXI_RLAST"
ju 2
blo "77000,80300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer
  -- in a read burst."
preAdd 0
posAdd 0
o 52
suid 37,0
)
)
)
*343 (CptPort
uid 23183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,101625,35000,102375"
)
tg (CPTG
uid 23185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23186,0
va (VaSet
)
xt "36000,101500,42600,102500"
st "S_AXI_RREADY"
blo "36000,102300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
o 55
suid 38,0
)
)
)
*344 (CptPort
uid 23187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,78625,78750,79375"
)
tg (CPTG
uid 23189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23190,0
va (VaSet
)
xt "68800,78500,77000,79500"
st "S_AXI_RRESP : (1:0)"
ju 2
blo "77000,79300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of
  -- the read transfer."
preAdd 0
posAdd 0
o 51
suid 39,0
)
)
)
*345 (CptPort
uid 23191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,80625,78750,81375"
)
tg (CPTG
uid 23193,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23194,0
va (VaSet
)
xt "58600,80500,77000,81500"
st "S_AXI_RUSER : (C_S_AXI_RUSER_WIDTH-1:0)"
ju 2
blo "77000,81300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RUSER"
t "std_logic_vector"
b "(C_S_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 53
suid 40,0
)
)
)
*346 (CptPort
uid 23195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,81625,78750,82375"
)
tg (CPTG
uid 23197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23198,0
va (VaSet
)
xt "70900,81500,77000,82500"
st "S_AXI_RVALID"
ju 2
blo "77000,82300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 54
suid 41,0
)
)
)
*347 (CptPort
uid 23199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,83625,35000,84375"
)
tg (CPTG
uid 23201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23202,0
va (VaSet
)
xt "36000,83500,53800,84500"
st "S_AXI_WDATA : (C_S_AXI_DATA_WIDTH-1:0)"
blo "36000,84300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WDATA"
t "std_logic_vector"
b "(C_S_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Write Data"
preAdd 0
posAdd 0
o 25
suid 42,0
)
)
)
*348 (CptPort
uid 23203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,85625,35000,86375"
)
tg (CPTG
uid 23205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23206,0
va (VaSet
)
xt "36000,85500,42000,86500"
st "S_AXI_WLAST"
blo "36000,86300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer
  -- in a write burst."
preAdd 0
posAdd 0
o 27
suid 43,0
)
)
)
*349 (CptPort
uid 23207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,70625,78750,71375"
)
tg (CPTG
uid 23209,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23210,0
va (VaSet
)
xt "70200,70500,77000,71500"
st "S_AXI_WREADY"
ju 2
blo "77000,71300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 30
suid 44,0
)
)
)
*350 (CptPort
uid 23211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,84625,35000,85375"
)
tg (CPTG
uid 23213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23214,0
va (VaSet
)
xt "36000,84500,55400,85500"
st "S_AXI_WSTRB : ((C_S_AXI_DATA_WIDTH/8)-1:0)"
blo "36000,85300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WSTRB"
t "std_logic_vector"
b "((C_S_AXI_DATA_WIDTH/8)-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 26
suid 45,0
)
)
)
*351 (CptPort
uid 23215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,86625,35000,87375"
)
tg (CPTG
uid 23217,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23218,0
va (VaSet
)
xt "36000,86500,54800,87500"
st "S_AXI_WUSER : (C_S_AXI_WUSER_WIDTH-1:0)"
blo "36000,87300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WUSER"
t "std_logic_vector"
b "(C_S_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 28
suid 46,0
)
)
)
*352 (CptPort
uid 23219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,87625,35000,88375"
)
tg (CPTG
uid 23221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23222,0
va (VaSet
)
xt "36000,87500,42300,88500"
st "S_AXI_WVALID"
blo "36000,88300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available."
preAdd 0
posAdd 0
o 29
suid 47,0
)
)
)
*353 (CptPort
uid 23223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,102625,78750,103375"
)
tg (CPTG
uid 23225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23226,0
va (VaSet
)
xt "74900,102500,77000,103500"
st "clk_o"
ju 2
blo "77000,103300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk_o"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 1
suid 52,0
)
)
)
*354 (CptPort
uid 23227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,101625,78750,102375"
)
tg (CPTG
uid 23229,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23230,0
va (VaSet
)
xt "74100,101500,77000,102500"
st "reset_o"
ju 2
blo "77000,102300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_o"
t "std_logic"
posAdd 0
o 2
suid 53,0
)
)
)
*355 (CptPort
uid 23231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,92625,78750,93375"
)
tg (CPTG
uid 23233,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23234,0
va (VaSet
)
xt "61000,92500,77000,93500"
st "sbus_i_addr : (C_SLV_ADDR_WIDTH-1:0)"
ju 2
blo "77000,93300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i_addr"
t "std_logic_vector"
b "(C_SLV_ADDR_WIDTH-1 downto 0)"
o 7
suid 57,0
)
)
)
*356 (CptPort
uid 23235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,97625,78750,98375"
)
tg (CPTG
uid 23237,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23238,0
va (VaSet
)
xt "73300,97500,77000,98500"
st "sbus_i_rd"
ju 2
blo "77000,98300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i_rd"
t "std_logic"
o 5
suid 58,0
)
)
)
*357 (CptPort
uid 23239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,93625,78750,94375"
)
tg (CPTG
uid 23241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23242,0
va (VaSet
)
xt "60700,93500,77000,94500"
st "sbus_i_wdata : (C_SLV_DATA_WIDTH-1:0)"
ju 2
blo "77000,94300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i_wdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 downto 0)"
o 8
suid 59,0
)
)
)
*358 (CptPort
uid 23243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,96625,78750,97375"
)
tg (CPTG
uid 23245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23246,0
va (VaSet
)
xt "73100,96500,77000,97500"
st "sbus_i_we"
ju 2
blo "77000,97300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i_we"
t "std_logic"
preAdd 0
o 3
suid 60,0
)
)
)
*359 (CptPort
uid 23247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23248,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,98625,78750,99375"
)
tg (CPTG
uid 23249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23250,0
va (VaSet
)
xt "72200,98500,77000,99500"
st "sbus_o_ack"
ju 2
blo "77000,99300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_o_ack"
t "std_logic"
o 6
suid 61,0
)
)
)
*360 (CptPort
uid 23251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23252,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,94625,78750,95375"
)
tg (CPTG
uid 23253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23254,0
va (VaSet
)
xt "60800,94500,77000,95500"
st "sbus_o_rdata : (C_SLV_DATA_WIDTH-1:0)"
ju 2
blo "77000,95300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_o_rdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 downto 0)"
o 9
suid 62,0
)
)
)
*361 (CptPort
uid 27106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,95625,78750,96375"
)
tg (CPTG
uid 27108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27109,0
va (VaSet
)
xt "61300,95500,77000,96500"
st "sbus_i_be : (C_SLV_DATA_WIDTH/8-1:0)"
ju 2
blo "77000,96300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i_be"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH/8-1 downto 0)"
o 4
suid 63,0
)
)
)
]
shape (Rectangle
uid 23256,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,69000,78000,105000"
)
oxt "29000,-5000,72000,31000"
ttg (MlTextGroup
uid 23257,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*362 (Text
uid 23258,0
va (VaSet
font "Arial,8,1"
)
xt "56950,99000,63550,100000"
st "axi_dma_bridge"
blo "56950,99800"
tm "BdLibraryNameMgr"
)
*363 (Text
uid 23259,0
va (VaSet
font "Arial,8,1"
)
xt "56950,100000,60250,101000"
st "S00_AXI"
blo "56950,100800"
tm "CptNameMgr"
)
*364 (Text
uid 23260,0
va (VaSet
font "Arial,8,1"
)
xt "56950,101000,60850,102000"
st "i_S00_AXI"
blo "56950,101800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23261,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23262,0
text (MLText
uid 23263,0
va (VaSet
font "Courier New,8,0"
)
xt "35000,50600,75000,69000"
st "-- Users to add parameters here
pipeline_g           = false                     ( boolean )  
C_SLV_ADDR_WIDTH     = C_SLV_ADDR_WIDTH          ( integer )  
C_SLV_DATA_WIDTH     = C_SLV_DATA_WIDTH          ( integer )  
-- User parameters ends
-- Do not modify the parameters beyond this line

-- Width of ID for for write address, write data, read address and read data
C_S_AXI_ID_WIDTH     = C_S00_AXI_ID_WIDTH        ( integer )  
-- Width of S_AXI data bus
C_S_AXI_DATA_WIDTH   = C_S00_AXI_DATA_WIDTH      ( integer )  
-- Width of S_AXI address bus
C_S_AXI_ADDR_WIDTH   = C_S00_AXI_ADDR_WIDTH      ( integer )  
-- Width of optional user defined signal in write address channel
C_S_AXI_AWUSER_WIDTH = C_S00_AXI_AWUSER_WIDTH    ( integer )  
-- Width of optional user defined signal in read address channel
C_S_AXI_ARUSER_WIDTH = C_S00_AXI_ARUSER_WIDTH    ( integer )  
-- Width of optional user defined signal in write data channel
C_S_AXI_WUSER_WIDTH  = C_S00_AXI_WUSER_WIDTH     ( integer )  
-- Width of optional user defined signal in read data channel
C_S_AXI_RUSER_WIDTH  = C_S00_AXI_RUSER_WIDTH     ( integer )  
-- Width of optional user defined signal in write response channel
C_S_AXI_BUSER_WIDTH  = C_S00_AXI_BUSER_WIDTH     ( integer )  "
)
header ""
)
elements [
(GiElement
name "pipeline_g"
type "boolean"
value "false"
pr "-- Users to add parameters here"
apr 0
)
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "C_SLV_ADDR_WIDTH"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "C_SLV_DATA_WIDTH"
)
(GiElement
name "C_S_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- User parameters ends
-- Do not modify the parameters beyond this line

-- Width of ID for for write address, write data, read address and read data"
apr 0
)
(GiElement
name "C_S_AXI_DATA_WIDTH"
type "integer"
value "C_S00_AXI_DATA_WIDTH"
pr "-- Width of S_AXI data bus"
apr 0
)
(GiElement
name "C_S_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
pr "-- Width of S_AXI address bus"
apr 0
)
(GiElement
name "C_S_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
pr "-- Width of optional user defined signal in write address channel"
apr 0
)
(GiElement
name "C_S_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
pr "-- Width of optional user defined signal in read address channel"
apr 0
)
(GiElement
name "C_S_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
pr "-- Width of optional user defined signal in write data channel"
apr 0
)
(GiElement
name "C_S_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
pr "-- Width of optional user defined signal in read data channel"
apr 0
)
(GiElement
name "C_S_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
pr "-- Width of optional user defined signal in write response channel"
apr 0
)
]
)
viewicon (ZoomableIcon
uid 23264,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,103250,36750,104750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*365 (SaComponent
uid 23301,0
optionalChildren [
*366 (CptPort
uid 23265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,93625,94000,94375"
)
tg (CPTG
uid 23267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23268,0
va (VaSet
)
xt "95000,93500,98600,94500"
st "sbus_i_in"
blo "95000,94300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_i_in"
t "sbus_i_t"
o 2
suid 1,0
)
)
)
*367 (CptPort
uid 23269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,93625,107750,94375"
)
tg (CPTG
uid 23271,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23272,0
va (VaSet
)
xt "101600,93500,106000,94500"
st "sbus_i_out"
ju 2
blo "106000,94300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sbus_i_out"
t "sbus_i_t"
o 3
suid 2,0
)
)
)
*368 (CptPort
uid 23273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23274,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,94625,107750,95375"
)
tg (CPTG
uid 23275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23276,0
va (VaSet
)
xt "102400,94500,106000,95500"
st "sbus_o_0"
ju 2
blo "106000,95300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_0"
t "sbus_o_t"
o 5
suid 3,0
)
)
)
*369 (CptPort
uid 23277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23278,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,95625,107750,96375"
)
tg (CPTG
uid 23279,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23280,0
va (VaSet
)
xt "102400,95500,106000,96500"
st "sbus_o_1"
ju 2
blo "106000,96300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_1"
t "sbus_o_t"
o 6
suid 4,0
)
)
)
*370 (CptPort
uid 23281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23282,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,94625,94000,95375"
)
tg (CPTG
uid 23283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23284,0
va (VaSet
)
xt "95000,94500,99900,95500"
st "sbus_o_mux"
blo "95000,95300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sbus_o_mux"
t "sbus_o_t"
o 4
suid 9,0
)
)
)
*371 (CptPort
uid 23285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,98625,107750,99375"
)
tg (CPTG
uid 23287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23288,0
va (VaSet
)
xt "101200,98500,106000,99500"
st "sbus_o_null"
ju 2
blo "106000,99300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sbus_o_null"
t "sbus_o_t"
o 9
suid 10,0
)
)
)
*372 (CptPort
uid 23289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,97625,94000,98375"
)
tg (CPTG
uid 23291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23292,0
va (VaSet
)
xt "95000,97500,96300,98500"
st "clk"
blo "95000,98300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 1
suid 16,0
)
)
)
*373 (CptPort
uid 23293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23294,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,96625,107750,97375"
)
tg (CPTG
uid 23295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23296,0
va (VaSet
)
xt "102400,96500,106000,97500"
st "sbus_o_2"
ju 2
blo "106000,97300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_2"
t "sbus_o_t"
o 7
suid 17,0
)
)
)
*374 (CptPort
uid 23297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23298,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,97625,107750,98375"
)
tg (CPTG
uid 23299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23300,0
va (VaSet
)
xt "102400,97500,106000,98500"
st "sbus_o_3"
ju 2
blo "106000,98300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_3"
t "sbus_o_t"
o 8
suid 18,0
)
)
)
]
shape (Rectangle
uid 23302,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "94000,93000,107000,100000"
)
oxt "15000,20000,28000,27000"
ttg (MlTextGroup
uid 23303,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*375 (Text
uid 23304,0
va (VaSet
font "Arial,8,1"
)
xt "96450,97000,103050,98000"
st "axi_dma_bridge"
blo "96450,97800"
tm "BdLibraryNameMgr"
)
*376 (Text
uid 23305,0
va (VaSet
font "Arial,8,1"
)
xt "96450,98000,101050,99000"
st "sbus_mux3"
blo "96450,98800"
tm "CptNameMgr"
)
*377 (Text
uid 23306,0
va (VaSet
font "Arial,8,1"
)
xt "96450,99000,98250,100000"
st "U_3"
blo "96450,99800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23307,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23308,0
text (MLText
uid 23309,0
va (VaSet
font "Courier New,8,0"
)
xt "33000,56800,33000,56800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 23310,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "94250,98250,95750,99750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*378 (SaComponent
uid 23476,0
optionalChildren [
*379 (CptPort
uid 23460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,176625,138000,177375"
)
tg (CPTG
uid 23462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23463,0
va (VaSet
font "arial,8,0"
)
xt "139000,176500,140300,177500"
st "clk"
blo "139000,177300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 1
suid 1,0
)
)
)
*380 (CptPort
uid 23464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,175625,138000,176375"
)
tg (CPTG
uid 23466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23467,0
va (VaSet
font "arial,8,0"
)
xt "139000,175500,141100,176500"
st "reset"
blo "139000,176300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 2,0
)
)
)
*381 (CptPort
uid 23468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,170625,138000,171375"
)
tg (CPTG
uid 23470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23471,0
va (VaSet
font "arial,8,0"
)
xt "139000,170500,141600,171500"
st "sbus_i"
blo "139000,171300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 3
suid 3,0
)
)
)
*382 (CptPort
uid 23472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23473,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,171625,138000,172375"
)
tg (CPTG
uid 23474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23475,0
va (VaSet
font "arial,8,0"
)
xt "139000,171500,141800,172500"
st "sbus_o"
blo "139000,172300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 4
suid 5,0
)
)
)
]
shape (Rectangle
uid 23477,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "138000,170000,152000,179000"
)
oxt "15000,17000,27000,26000"
ttg (MlTextGroup
uid 23478,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*383 (Text
uid 23479,0
va (VaSet
font "arial,8,1"
)
xt "142400,173000,149000,174000"
st "axi_dma_bridge"
blo "142400,173800"
tm "BdLibraryNameMgr"
)
*384 (Text
uid 23480,0
va (VaSet
font "arial,8,1"
)
xt "142400,174000,145500,175000"
st "profiler"
blo "142400,174800"
tm "CptNameMgr"
)
*385 (Text
uid 23481,0
va (VaSet
font "arial,8,1"
)
xt "142400,175000,144200,176000"
st "U_4"
blo "142400,175800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23482,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23483,0
text (MLText
uid 23484,0
va (VaSet
font "Courier New,8,0"
)
xt "138000,166000,174500,170000"
st "addr_width_g = 16         ( integer          ) --width of address    
data_width_g = 32         ( integer          ) --width of data       
addr_base_g  = X\"0200\"    ( std_logic_vector )                       
addr_range_g = X\"0008\"    ( std_logic_vector )                       
nregs_g      = 8          ( integer          ) --number of registers "
)
header ""
)
elements [
(GiElement
name "addr_width_g"
type "integer"
value "16"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "32"
e "--width of data"
)
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"0200\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"0008\""
)
(GiElement
name "nregs_g"
type "integer"
value "8"
e "--number of registers"
)
]
)
viewicon (ZoomableIcon
uid 23485,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "138250,177250,139750,178750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*386 (PortIoOut
uid 25469,0
shape (CompositeShape
uid 25470,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25471,0
sl 0
ro 270
xt "140500,77625,142000,78375"
)
(Line
uid 25472,0
sl 0
ro 270
xt "140000,78000,140500,78000"
pts [
"140000,78000"
"140500,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25473,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25474,0
va (VaSet
font "arial,8,0"
)
xt "143000,77500,146200,78500"
st "sbus_be"
blo "143000,78300"
tm "WireNameMgr"
)
)
)
*387 (Net
uid 25475,0
decl (Decl
n "sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 111
suid 703,0
)
declText (MLText
uid 25476,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,30000,-14200"
st "sbus_be                   : std_logic_vector(3 downto 0)"
)
)
*388 (Net
uid 26042,0
lang 2
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 115
suid 711,0
)
declText (MLText
uid 26043,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,36500,-14200"
st "sync_o                    : std_logic_vector(C_SYNC_WIDTH-1 downto 0)"
)
)
*389 (PortIoOut
uid 26048,0
shape (CompositeShape
uid 26049,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26050,0
sl 0
ro 270
xt "161500,120625,163000,121375"
)
(Line
uid 26051,0
sl 0
ro 270
xt "161000,121000,161500,121000"
pts [
"161000,121000"
"161500,121000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26052,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26053,0
va (VaSet
font "arial,8,0"
)
xt "164000,120500,166800,121500"
st "sync_o"
blo "164000,121300"
tm "WireNameMgr"
)
)
)
*390 (Net
uid 26054,0
lang 2
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 60
suid 712,0
)
declText (MLText
uid 26055,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,36500,-14200"
st "sync_i                    : std_logic_vector(C_SYNC_WIDTH-1 downto 0)"
)
)
*391 (PortIoIn
uid 26060,0
shape (CompositeShape
uid 26061,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26062,0
sl 0
ro 90
xt "161500,121625,163000,122375"
)
(Line
uid 26063,0
sl 0
ro 90
xt "161000,122000,161500,122000"
pts [
"161500,122000"
"161000,122000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26064,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26065,0
va (VaSet
font "arial,8,0"
)
xt "164000,121500,166600,122500"
st "sync_i"
blo "164000,122300"
tm "WireNameMgr"
)
)
)
*392 (Net
uid 26888,0
decl (Decl
n "xfer_done"
t "std_logic"
o 116
suid 721,0
)
declText (MLText
uid 26889,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,20000,-14200"
st "xfer_done                 : std_logic"
)
)
*393 (PortIoOut
uid 26894,0
shape (CompositeShape
uid 26895,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26896,0
sl 0
ro 270
xt "161500,115625,163000,116375"
)
(Line
uid 26897,0
sl 0
ro 270
xt "161000,116000,161500,116000"
pts [
"161000,116000"
"161500,116000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26898,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26899,0
va (VaSet
font "arial,8,0"
)
xt "164000,115500,167700,116500"
st "xfer_done"
blo "164000,116300"
tm "WireNameMgr"
)
)
)
*394 (Net
uid 26900,0
decl (Decl
n "xfer_sync_ext"
t "std_logic"
o 61
suid 722,0
)
declText (MLText
uid 26901,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,20000,-14200"
st "xfer_sync_ext             : std_logic"
)
)
*395 (PortIoIn
uid 26906,0
shape (CompositeShape
uid 26907,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26908,0
sl 0
ro 90
xt "161500,116625,163000,117375"
)
(Line
uid 26909,0
sl 0
ro 90
xt "161000,117000,161500,117000"
pts [
"161500,117000"
"161000,117000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26910,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26911,0
va (VaSet
font "arial,8,0"
)
xt "164000,116500,169500,117500"
st "xfer_sync_ext"
blo "164000,117300"
tm "WireNameMgr"
)
)
)
*396 (Net
uid 27110,0
lang 2
decl (Decl
n "sbus_i_be"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH/8-1 downto 0)"
o 130
suid 723,0
)
declText (MLText
uid 27111,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,43000,-14200"
st "signal sbus_i_be                 : std_logic_vector(C_SLV_DATA_WIDTH/8-1 downto 0)"
)
)
*397 (Net
uid 27419,0
lang 2
decl (Decl
n "arcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 123
suid 724,0
)
declText (MLText
uid 27420,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,33500,-14200"
st "signal arcache                   : std_logic_vector(3 DOWNTO 0)"
)
)
*398 (Net
uid 27427,0
lang 2
decl (Decl
n "awcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 124
suid 725,0
)
declText (MLText
uid 27428,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,-15000,33500,-14200"
st "signal awcache                   : std_logic_vector(3 DOWNTO 0)"
)
)
*399 (HdlText
uid 27447,0
optionalChildren [
*400 (EmbeddedText
uid 27453,0
commentText (CommentText
uid 27454,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 27455,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "162000,141000,180000,155000"
)
oxt "0,0,18000,5000"
text (MLText
uid 27456,0
va (VaSet
font "arial,8,0"
)
xt "162200,141200,179700,154200"
st "
--some debugging signals---
process(init_axi_rx,rxn_done,target_slave_base_address,rd_data,rd_next)
begin
sync_o <= (others => '0'); 
sync_o(63 downto 0) <= rd_data(63 downto 0); 
sync_o(95 downto 64) <= target_slave_base_address;
sync_o(96) <= init_axi_rx;
sync_o(97) <= rxn_done;
sync_o(98) <= rd_next;
end process;                                 


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 14000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 27448,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "166000,133000,174000,141000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 27449,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*401 (Text
uid 27450,0
va (VaSet
font "arial,8,1"
)
xt "169150,135000,173450,136000"
st "for_debug"
blo "169150,135800"
tm "HdlTextNameMgr"
)
*402 (Text
uid 27451,0
va (VaSet
font "arial,8,1"
)
xt "169150,136000,169950,137000"
st "3"
blo "169150,136800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 27452,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "166250,139250,167750,140750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*403 (Frame
uid 27784,0
shape (RectFrame
uid 27785,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "159000,131000,181000,157000"
)
title (TextAssociate
uid 27786,0
ps "TopLeftStrategy"
text (MLText
uid 27787,0
va (VaSet
font "arial,8,0"
)
xt "159350,129500,168750,130500"
st "g0: IF false GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 27788,0
ps "TopLeftStrategy"
shape (Rectangle
uid 27789,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "159400,131300,160600,132700"
)
num (Text
uid 27790,0
va (VaSet
font "arial,8,0"
)
xt "159600,131500,160400,132500"
st "1"
blo "159600,132300"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 27791,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*404 (Text
uid 27792,0
va (VaSet
font "arial,8,1"
)
xt "175000,157000,182900,158000"
st "Frame Declarations"
blo "175000,157800"
)
*405 (MLText
uid 27793,0
va (VaSet
font "arial,8,0"
)
xt "175000,158000,175000,158000"
tm "BdFrameDeclTextMgr"
)
]
)
style 1
)
*406 (Net
uid 28319,0
lang 2
decl (Decl
n "dma_rd_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 17
suid 728,0
)
declText (MLText
uid 28320,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,31000,800"
st "dma_rd_addr               : std_logic_vector(31  downto 0)"
)
)
*407 (PortIoIn
uid 28325,0
shape (CompositeShape
uid 28326,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28327,0
sl 0
ro 90
xt "161500,94625,163000,95375"
)
(Line
uid 28328,0
sl 0
ro 90
xt "161000,95000,161500,95000"
pts [
"161500,95000"
"161000,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28329,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28330,0
va (VaSet
font "arial,8,0"
)
xt "164000,94500,169300,95500"
st "dma_rd_addr"
blo "164000,95300"
tm "WireNameMgr"
)
)
)
*408 (Net
uid 28331,0
lang 2
decl (Decl
n "dma_rdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 93
suid 729,0
)
declText (MLText
uid 28332,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,41000,800"
st "dma_rdata                 : std_logic_vector(C_M00_AXI_DATA_WIDTH-1  downto 0)"
)
)
*409 (PortIoOut
uid 28337,0
shape (CompositeShape
uid 28338,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28339,0
sl 0
ro 270
xt "161500,95625,163000,96375"
)
(Line
uid 28340,0
sl 0
ro 270
xt "161000,96000,161500,96000"
pts [
"161000,96000"
"161500,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28341,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28342,0
va (VaSet
font "arial,8,0"
)
xt "164000,95500,168000,96500"
st "dma_rdata"
blo "164000,96300"
tm "WireNameMgr"
)
)
)
*410 (Net
uid 28343,0
lang 2
decl (Decl
n "dma_rd_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 19
suid 730,0
)
declText (MLText
uid 28344,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,31000,800"
st "dma_rd_request_size       : std_logic_vector(31  downto 0)"
)
)
*411 (PortIoIn
uid 28349,0
shape (CompositeShape
uid 28350,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28351,0
sl 0
ro 90
xt "161500,96625,163000,97375"
)
(Line
uid 28352,0
sl 0
ro 90
xt "161000,97000,161500,97000"
pts [
"161500,97000"
"161000,97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28353,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28354,0
va (VaSet
font "arial,8,0"
)
xt "164000,96500,172100,97500"
st "dma_rd_request_size"
blo "164000,97300"
tm "WireNameMgr"
)
)
)
*412 (PortIoOut
uid 28361,0
shape (CompositeShape
uid 28362,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28363,0
sl 0
ro 270
xt "161500,97625,163000,98375"
)
(Line
uid 28364,0
sl 0
ro 270
xt "161000,98000,161500,98000"
pts [
"161000,98000"
"161500,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28365,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28366,0
va (VaSet
font "arial,8,0"
)
xt "164000,97500,170200,98500"
st "dma_rd_fifosize"
blo "164000,98300"
tm "WireNameMgr"
)
)
)
*413 (Net
uid 28367,0
lang 2
decl (Decl
n "dma_wr_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 24
suid 732,0
)
declText (MLText
uid 28368,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,31000,800"
st "dma_wr_request_size       : std_logic_vector(31  downto 0)"
)
)
*414 (PortIoIn
uid 28373,0
shape (CompositeShape
uid 28374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28375,0
sl 0
ro 90
xt "161500,103625,163000,104375"
)
(Line
uid 28376,0
sl 0
ro 90
xt "161000,104000,161500,104000"
pts [
"161500,104000"
"161000,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28377,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28378,0
va (VaSet
font "arial,8,0"
)
xt "164000,103500,172300,104500"
st "dma_wr_request_size"
blo "164000,104300"
tm "WireNameMgr"
)
)
)
*415 (Net
uid 28529,0
lang 2
decl (Decl
n "dma_wr_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 22
suid 733,0
)
declText (MLText
uid 28530,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,31000,800"
st "dma_wr_addr               : std_logic_vector(31  downto 0)"
)
)
*416 (PortIoIn
uid 28535,0
shape (CompositeShape
uid 28536,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28537,0
sl 0
ro 90
xt "161500,101625,163000,102375"
)
(Line
uid 28538,0
sl 0
ro 90
xt "161000,102000,161500,102000"
pts [
"161500,102000"
"161000,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28539,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28540,0
va (VaSet
font "arial,8,0"
)
xt "164000,101500,169500,102500"
st "dma_wr_addr"
blo "164000,102300"
tm "WireNameMgr"
)
)
)
*417 (Net
uid 28541,0
lang 2
decl (Decl
n "dma_wdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 20
suid 734,0
)
declText (MLText
uid 28542,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,41000,800"
st "dma_wdata                 : std_logic_vector(C_M00_AXI_DATA_WIDTH-1  downto 0)"
)
)
*418 (PortIoIn
uid 28547,0
shape (CompositeShape
uid 28548,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28549,0
sl 0
ro 90
xt "161500,102625,163000,103375"
)
(Line
uid 28550,0
sl 0
ro 90
xt "161000,103000,161500,103000"
pts [
"161500,103000"
"161000,103000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28551,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28552,0
va (VaSet
font "arial,8,0"
)
xt "164000,102500,168300,103500"
st "dma_wdata"
blo "164000,103300"
tm "WireNameMgr"
)
)
)
*419 (PortIoOut
uid 28575,0
shape (CompositeShape
uid 28576,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28577,0
sl 0
ro 270
xt "161500,104625,163000,105375"
)
(Line
uid 28578,0
sl 0
ro 270
xt "161000,105000,161500,105000"
pts [
"161000,105000"
"161500,105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28579,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28580,0
va (VaSet
font "arial,8,0"
)
xt "164000,104500,170400,105500"
st "dma_wr_fifosize"
blo "164000,105300"
tm "WireNameMgr"
)
)
)
*420 (Net
uid 28583,0
lang 2
decl (Decl
n "dma_rd_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 18
suid 738,0
)
declText (MLText
uid 28584,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,30500,800"
st "dma_rd_mode               : std_logic_vector(3  downto 0)"
)
)
*421 (PortIoIn
uid 28589,0
shape (CompositeShape
uid 28590,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28591,0
sl 0
ro 90
xt "161500,98625,163000,99375"
)
(Line
uid 28592,0
sl 0
ro 90
xt "161000,99000,161500,99000"
pts [
"161500,99000"
"161000,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28593,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28594,0
va (VaSet
font "arial,8,0"
)
xt "164000,98500,169700,99500"
st "dma_rd_mode"
blo "164000,99300"
tm "WireNameMgr"
)
)
)
*422 (Net
uid 28595,0
lang 2
decl (Decl
n "dma_wr_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 23
suid 739,0
)
declText (MLText
uid 28596,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,30500,800"
st "dma_wr_mode               : std_logic_vector(3  downto 0)"
)
)
*423 (PortIoIn
uid 28601,0
shape (CompositeShape
uid 28602,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28603,0
sl 0
ro 90
xt "161500,105625,163000,106375"
)
(Line
uid 28604,0
sl 0
ro 90
xt "161000,106000,161500,106000"
pts [
"161500,106000"
"161000,106000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28605,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28606,0
va (VaSet
font "arial,8,0"
)
xt "164000,105500,169900,106500"
st "dma_wr_mode"
blo "164000,106300"
tm "WireNameMgr"
)
)
)
*424 (Net
uid 28607,0
lang 2
decl (Decl
n "dma_rd"
t "std_logic"
o 16
suid 740,0
)
declText (MLText
uid 28608,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,20000,800"
st "dma_rd                    : std_logic"
)
)
*425 (PortIoIn
uid 28613,0
shape (CompositeShape
uid 28614,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28615,0
sl 0
ro 90
xt "161500,99625,163000,100375"
)
(Line
uid 28616,0
sl 0
ro 90
xt "161000,100000,161500,100000"
pts [
"161500,100000"
"161000,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28617,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28618,0
va (VaSet
font "arial,8,0"
)
xt "164000,99500,167000,100500"
st "dma_rd"
blo "164000,100300"
tm "WireNameMgr"
)
)
)
*426 (Net
uid 28619,0
lang 2
decl (Decl
n "dma_wr"
t "std_logic"
o 21
suid 741,0
)
declText (MLText
uid 28620,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,20000,800"
st "dma_wr                    : std_logic"
)
)
*427 (PortIoIn
uid 28625,0
shape (CompositeShape
uid 28626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28627,0
sl 0
ro 90
xt "161500,106625,163000,107375"
)
(Line
uid 28628,0
sl 0
ro 90
xt "161000,107000,161500,107000"
pts [
"161500,107000"
"161000,107000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28629,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28630,0
va (VaSet
font "arial,8,0"
)
xt "164000,106500,167200,107500"
st "dma_wr"
blo "164000,107300"
tm "WireNameMgr"
)
)
)
*428 (Net
uid 28651,0
lang 2
decl (Decl
n "dma_rd_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 92
suid 742,0
)
declText (MLText
uid 28652,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,30500,800"
st "dma_rd_fifosize           : std_logic_vector(15 downto 0)"
)
)
*429 (Net
uid 28653,0
lang 2
decl (Decl
n "dma_wr_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 94
suid 743,0
)
declText (MLText
uid 28654,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,30500,800"
st "dma_wr_fifosize           : std_logic_vector(15 downto 0)"
)
)
*430 (SaComponent
uid 29445,0
optionalChildren [
*431 (CptPort
uid 29313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29314,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,137625,124000,138375"
)
tg (CPTG
uid 29315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29316,0
va (VaSet
font "arial,8,0"
)
xt "125000,137500,130300,138500"
st "INIT_AXI_TX"
blo "125000,138300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "INIT_AXI_TX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 21
suid 26,0
)
)
)
*432 (CptPort
uid 29317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29318,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,138625,124000,139375"
)
tg (CPTG
uid 29319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29320,0
va (VaSet
font "arial,8,0"
)
xt "125000,138500,130400,139500"
st "INIT_AXI_RX"
blo "125000,139300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "INIT_AXI_RX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 20
suid 27,0
)
)
)
*433 (CptPort
uid 29321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,140625,124000,141375"
)
tg (CPTG
uid 29323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29324,0
va (VaSet
font "arial,8,0"
)
xt "125000,140500,129700,141500"
st "TXN_DONE"
blo "125000,141300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "TXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 2
suid 28,0
)
)
)
*434 (CptPort
uid 29325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29326,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,143625,124000,144375"
)
tg (CPTG
uid 29327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29328,0
va (VaSet
font "arial,8,0"
)
xt "125000,143500,134200,144500"
st "no_of_bursts_req : (7:0)"
blo "125000,144300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "no_of_bursts_req"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 28
suid 29,0
)
)
)
*435 (CptPort
uid 29329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29330,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,144625,124000,145375"
)
tg (CPTG
uid 29331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29332,0
va (VaSet
font "arial,8,0"
)
xt "125000,144500,138000,145500"
st "target_slave_base_address : (31:0)"
blo "125000,145300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "target_slave_base_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 31
suid 30,0
)
)
)
*436 (CptPort
uid 29333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,151625,124000,152375"
)
tg (CPTG
uid 29335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29336,0
va (VaSet
font "arial,8,0"
)
xt "125000,151500,127900,152500"
st "rd_next"
blo "125000,152300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rd_next"
t "std_logic"
o 14
suid 31,0
)
)
)
*437 (CptPort
uid 29337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,147625,124000,148375"
)
tg (CPTG
uid 29339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29340,0
va (VaSet
font "arial,8,0"
)
xt "125000,147500,128200,148500"
st "we_next"
blo "125000,148300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "we_next"
t "std_logic"
o 18
suid 32,0
)
)
)
*438 (CptPort
uid 29341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,141625,124000,142375"
)
tg (CPTG
uid 29343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29344,0
va (VaSet
font "arial,8,0"
)
xt "125000,141500,129800,142500"
st "RXN_DONE"
blo "125000,142300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 1
suid 33,0
)
)
)
*439 (CptPort
uid 29345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29346,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,146625,124000,147375"
)
tg (CPTG
uid 29347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29348,0
va (VaSet
font "arial,8,0"
)
xt "125000,146500,136000,147500"
st "we_data : (dma_width_g-1:0)"
blo "125000,147300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "we_data"
t "std_logic_vector"
b "(dma_width_g-1  downto 0)"
o 32
suid 34,0
)
)
)
*440 (CptPort
uid 29349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,150625,124000,151375"
)
tg (CPTG
uid 29351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29352,0
va (VaSet
font "arial,8,0"
)
xt "125000,150500,135700,151500"
st "rd_data : (dma_width_g-1:0)"
blo "125000,151300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rd_data"
t "std_logic_vector"
b "(dma_width_g-1  downto 0)"
o 13
suid 35,0
)
)
)
*441 (CptPort
uid 29353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,93625,124000,94375"
)
tg (CPTG
uid 29355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29356,0
va (VaSet
font "arial,8,0"
)
xt "125000,93500,127600,94500"
st "sbus_i"
blo "125000,94300"
)
)
thePort (LogicalPort
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 16
suid 95,0
)
)
)
*442 (CptPort
uid 29357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29358,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,94625,124000,95375"
)
tg (CPTG
uid 29359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29360,0
va (VaSet
font "arial,8,0"
)
xt "125000,94500,127800,95500"
st "sbus_o"
blo "125000,95300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 29
suid 96,0
)
)
)
*443 (CptPort
uid 29361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,102625,124000,103375"
)
tg (CPTG
uid 29363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29364,0
va (VaSet
font "arial,8,0"
)
xt "125000,102500,126400,103500"
st "clk"
blo "125000,103300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 97,0
)
)
)
*444 (CptPort
uid 29365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,101625,124000,102375"
)
tg (CPTG
uid 29367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29368,0
va (VaSet
font "arial,8,0"
)
xt "125000,101500,127100,102500"
st "reset"
blo "125000,102300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 15
suid 98,0
)
)
)
*445 (CptPort
uid 29369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,111625,153750,112375"
)
tg (CPTG
uid 29371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29372,0
va (VaSet
font "arial,8,0"
)
xt "150700,111500,152000,112500"
st "irq"
ju 2
blo "152000,112300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "irq"
t "std_logic"
o 27
suid 104,0
)
)
)
*446 (CptPort
uid 29373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29374,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,116625,153750,117375"
)
tg (CPTG
uid 29375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29376,0
va (VaSet
font "arial,8,0"
)
xt "146500,116500,152000,117500"
st "xfer_sync_ext"
ju 2
blo "152000,117300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_sync_ext"
t "std_logic"
o 19
suid 114,0
)
)
)
*447 (CptPort
uid 29377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,120625,153750,121375"
)
tg (CPTG
uid 29379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29380,0
va (VaSet
font "arial,8,0"
)
xt "139600,120500,152000,121500"
st "sync_o : (C_SYNC_WIDTH-1:0)"
ju 2
blo "152000,121300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 30
suid 124,0
)
)
)
*448 (CptPort
uid 29381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29382,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,121625,153750,122375"
)
tg (CPTG
uid 29383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29384,0
va (VaSet
font "arial,8,0"
)
xt "139800,121500,152000,122500"
st "sync_i : (C_SYNC_WIDTH-1:0)"
ju 2
blo "152000,122300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 17
suid 125,0
)
)
)
*449 (CptPort
uid 29385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,115625,153750,116375"
)
tg (CPTG
uid 29387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29388,0
va (VaSet
font "arial,8,0"
)
xt "148300,115500,152000,116500"
st "xfer_done"
ju 2
blo "152000,116300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xfer_done"
t "std_logic"
o 33
suid 132,0
)
)
)
*450 (CptPort
uid 29389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29390,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,153625,124000,154375"
)
tg (CPTG
uid 29391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29392,0
va (VaSet
font "arial,8,0"
)
xt "125000,153500,130700,154500"
st "arcache : (3:0)"
blo "125000,154300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "arcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 22
suid 133,0
)
)
)
*451 (CptPort
uid 29393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29394,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,154625,124000,155375"
)
tg (CPTG
uid 29395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29396,0
va (VaSet
font "arial,8,0"
)
xt "125000,154500,131000,155500"
st "awcache : (3:0)"
blo "125000,155300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "awcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 23
suid 134,0
)
)
)
*452 (CptPort
uid 29397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,95625,153750,96375"
)
tg (CPTG
uid 29399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29400,0
va (VaSet
font "arial,8,0"
)
xt "140200,95500,152000,96500"
st "dma_rdata : (dma_width_g-1:0)"
ju 2
blo "152000,96300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dma_rdata"
t "std_logic_vector"
b "(dma_width_g-1  downto 0)"
o 25
suid 135,0
)
)
)
*453 (CptPort
uid 29401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29402,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,99625,153750,100375"
)
tg (CPTG
uid 29403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29404,0
va (VaSet
font "arial,8,0"
)
xt "149000,99500,152000,100500"
st "dma_rd"
ju 2
blo "152000,100300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd"
t "std_logic"
o 4
suid 136,0
)
)
)
*454 (CptPort
uid 29405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29406,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,102625,153750,103375"
)
tg (CPTG
uid 29407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29408,0
va (VaSet
font "arial,8,0"
)
xt "139900,102500,152000,103500"
st "dma_wdata : (dma_width_g-1:0)"
ju 2
blo "152000,103300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wdata"
t "std_logic_vector"
b "(dma_width_g-1  downto 0)"
o 8
suid 138,0
)
)
)
*455 (CptPort
uid 29409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29410,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,106625,153750,107375"
)
tg (CPTG
uid 29411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29412,0
va (VaSet
font "arial,8,0"
)
xt "148800,106500,152000,107500"
st "dma_wr"
ju 2
blo "152000,107300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr"
t "std_logic"
o 9
suid 139,0
)
)
)
*456 (CptPort
uid 29413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29414,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,94625,153750,95375"
)
tg (CPTG
uid 29415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29416,0
va (VaSet
font "arial,8,0"
)
xt "143700,94500,152000,95500"
st "dma_rd_addr : (31:0)"
ju 2
blo "152000,95300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 5
suid 145,0
)
)
)
*457 (CptPort
uid 29417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29418,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,101625,153750,102375"
)
tg (CPTG
uid 29419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29420,0
va (VaSet
font "arial,8,0"
)
xt "143500,101500,152000,102500"
st "dma_wr_addr : (31:0)"
ju 2
blo "152000,102300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 10
suid 146,0
)
)
)
*458 (CptPort
uid 29421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29422,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,103625,153750,104375"
)
tg (CPTG
uid 29423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29424,0
va (VaSet
font "arial,8,0"
)
xt "140700,103500,152000,104500"
st "dma_wr_request_size : (31:0)"
ju 2
blo "152000,104300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 12
suid 147,0
)
)
)
*459 (CptPort
uid 29425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29426,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,96625,153750,97375"
)
tg (CPTG
uid 29427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29428,0
va (VaSet
font "arial,8,0"
)
xt "140900,96500,152000,97500"
st "dma_rd_request_size : (31:0)"
ju 2
blo "152000,97300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 7
suid 148,0
)
)
)
*460 (CptPort
uid 29429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29430,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,105625,153750,106375"
)
tg (CPTG
uid 29431,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29432,0
va (VaSet
font "arial,8,0"
)
xt "143900,105500,152000,106500"
st "dma_wr_mode : (3:0)"
ju 2
blo "152000,106300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 11
suid 149,0
)
)
)
*461 (CptPort
uid 29433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29434,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,98625,153750,99375"
)
tg (CPTG
uid 29435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29436,0
va (VaSet
font "arial,8,0"
)
xt "144100,98500,152000,99500"
st "dma_rd_mode : (3:0)"
ju 2
blo "152000,99300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 6
suid 150,0
)
)
)
*462 (CptPort
uid 29437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,104625,153750,105375"
)
tg (CPTG
uid 29439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29440,0
va (VaSet
font "arial,8,0"
)
xt "142600,104500,152000,105500"
st "dma_wr_fifosize : (15:0)"
ju 2
blo "152000,105300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dma_wr_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 26
suid 151,0
)
)
)
*463 (CptPort
uid 29441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153000,97625,153750,98375"
)
tg (CPTG
uid 29443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29444,0
va (VaSet
font "arial,8,0"
)
xt "142800,97500,152000,98500"
st "dma_rd_fifosize : (15:0)"
ju 2
blo "152000,98300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dma_rd_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 24
suid 152,0
)
)
)
]
shape (Rectangle
uid 29446,0
va (VaSet
vasetType 1
fg "49408,65280,49408"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,93000,153000,158000"
)
oxt "22000,-25000,51000,40000"
ttg (MlTextGroup
uid 29447,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*464 (Text
uid 29448,0
va (VaSet
font "arial,8,1"
)
xt "130200,98000,136800,99000"
st "axi_dma_bridge"
blo "130200,98800"
tm "BdLibraryNameMgr"
)
*465 (Text
uid 29449,0
va (VaSet
font "arial,8,1"
)
xt "130200,99000,138000,100000"
st "axi_master_control"
blo "130200,99800"
tm "CptNameMgr"
)
*466 (Text
uid 29450,0
va (VaSet
font "arial,8,1"
)
xt "130200,100000,133900,101000"
st "i_topcon"
blo "130200,100800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29451,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29452,0
text (MLText
uid 29453,0
va (VaSet
font "Courier New,8,0"
)
xt "124000,86600,158000,93000"
st "C_SLV_ADDR_WIDTH       = 16                        ( integer )  
C_SLV_DATA_WIDTH       = 32                        ( integer )  
C_CORE_CLOCK_FREQ      = C_CORE_CLK_FREQ           ( integer )  
hw_serial_number_g     = 12                        ( integer )  
hw_version_g           = 30                        ( integer )  
C_SYNC_WIDTH           = C_SYNC_WIDTH              ( integer )  
dma_width_g            = C_M00_AXI_DATA_WIDTH      ( integer )  
use_target_addr_fifo_g = C_USE_TARGET_ADDR_FIFO    ( boolean )  "
)
header ""
)
elements [
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_CORE_CLOCK_FREQ"
type "integer"
value "C_CORE_CLK_FREQ"
)
(GiElement
name "hw_serial_number_g"
type "integer"
value "12"
)
(GiElement
name "hw_version_g"
type "integer"
value "30"
)
(GiElement
name "C_SYNC_WIDTH"
type "integer"
value "C_SYNC_WIDTH"
)
(GiElement
name "dma_width_g"
type "integer"
value "C_M00_AXI_DATA_WIDTH"
)
(GiElement
name "use_target_addr_fifo_g"
type "boolean"
value "C_USE_TARGET_ADDR_FIFO"
)
]
)
viewicon (ZoomableIcon
uid 29454,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "124250,156250,125750,157750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*467 (Wire
uid 2840,0
shape (OrthoPolyLine
uid 2841,0
va (VaSet
vasetType 3
)
xt "27000,132000,50250,132000"
pts [
"27000,132000"
"50250,132000"
]
)
start &44
end &249
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2843,0
va (VaSet
font "arial,8,0"
)
xt "29000,131000,35300,132000"
st "M00_AXI_ACLK"
blo "29000,131800"
tm "WireNameMgr"
)
)
on &102
)
*468 (Wire
uid 2844,0
shape (OrthoPolyLine
uid 2845,0
va (VaSet
vasetType 3
)
xt "27000,133000,50250,133000"
pts [
"27000,133000"
"50250,133000"
]
)
start &43
end &250
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2847,0
va (VaSet
font "arial,8,0"
)
xt "29000,132000,37000,133000"
st "M00_AXI_ARESETN"
blo "29000,132800"
tm "WireNameMgr"
)
)
on &103
)
*469 (Wire
uid 2848,0
shape (OrthoPolyLine
uid 2849,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,159000,50250,159000"
pts [
"50250,159000"
"26750,159000"
]
)
start &271
end &38
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2851,0
va (VaSet
font "arial,8,0"
)
xt "28000,158000,48600,159000"
st "M00_AXI_BUSER : (C_M00_AXI_BUSER_WIDTH-1:0)"
blo "28000,158800"
tm "WireNameMgr"
)
)
on &104
)
*470 (Wire
uid 2852,0
shape (OrthoPolyLine
uid 2853,0
va (VaSet
vasetType 3
)
xt "26750,151000,50250,151000"
pts [
"26750,151000"
"50250,151000"
]
)
start &8
end &265
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2855,0
va (VaSet
font "arial,8,0"
)
xt "28000,150000,35000,151000"
st "M00_AXI_WLAST"
blo "28000,150800"
tm "WireNameMgr"
)
)
on &105
)
*471 (Wire
uid 2856,0
shape (OrthoPolyLine
uid 2857,0
va (VaSet
vasetType 3
)
xt "26750,169000,50250,169000"
pts [
"26750,169000"
"50250,169000"
]
)
start &22
end &279
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2859,0
va (VaSet
font "arial,8,0"
)
xt "28000,168000,35500,169000"
st "M00_AXI_ARLOCK"
blo "28000,168800"
tm "WireNameMgr"
)
)
on &106
)
*472 (Wire
uid 2860,0
shape (OrthoPolyLine
uid 2861,0
va (VaSet
vasetType 3
)
xt "26750,185000,50250,185000"
pts [
"26750,185000"
"50250,185000"
]
)
start &24
end &292
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2863,0
va (VaSet
font "arial,8,0"
)
xt "28000,184000,35600,185000"
st "M00_AXI_RREADY"
blo "28000,184800"
tm "WireNameMgr"
)
)
on &107
)
*473 (Wire
uid 2864,0
shape (OrthoPolyLine
uid 2865,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,157000,50250,157000"
pts [
"50250,157000"
"26750,157000"
]
)
start &269
end &3
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2867,0
va (VaSet
font "arial,8,0"
)
xt "28000,156000,44900,157000"
st "M00_AXI_BID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "28000,156800"
tm "WireNameMgr"
)
)
on &108
)
*474 (Wire
uid 2868,0
shape (OrthoPolyLine
uid 2869,0
va (VaSet
vasetType 3
)
xt "26750,146000,50250,146000"
pts [
"26750,146000"
"50250,146000"
]
)
start &12
end &261
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2871,0
va (VaSet
font "arial,8,0"
)
xt "29000,145000,36800,146000"
st "M00_AXI_AWVALID"
blo "29000,145800"
tm "WireNameMgr"
)
)
on &109
)
*475 (Wire
uid 2872,0
shape (OrthoPolyLine
uid 2873,0
va (VaSet
vasetType 3
)
xt "26750,175000,50250,175000"
pts [
"26750,175000"
"50250,175000"
]
)
start &39
end &284
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2875,0
va (VaSet
font "arial,8,0"
)
xt "28000,174000,35600,175000"
st "M00_AXI_ARVALID"
blo "28000,174800"
tm "WireNameMgr"
)
)
on &110
)
*476 (Wire
uid 2876,0
shape (OrthoPolyLine
uid 2877,0
va (VaSet
vasetType 3
)
xt "26750,161000,50250,161000"
pts [
"26750,161000"
"50250,161000"
]
)
start &34
end &273
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2879,0
va (VaSet
font "arial,8,0"
)
xt "28000,160000,35500,161000"
st "M00_AXI_BREADY"
blo "28000,160800"
tm "WireNameMgr"
)
)
on &111
)
*477 (Wire
uid 2880,0
shape (OrthoPolyLine
uid 2881,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,166000,50250,166000"
pts [
"26750,166000"
"50250,166000"
]
)
start &27
end &276
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2883,0
va (VaSet
font "arial,8,0"
)
xt "28000,165000,37500,166000"
st "M00_AXI_ARLEN : (7:0)"
blo "28000,165800"
tm "WireNameMgr"
)
)
on &112
)
*478 (Wire
uid 2884,0
shape (OrthoPolyLine
uid 2885,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,152000,50250,152000"
pts [
"26750,152000"
"50250,152000"
]
)
start &7
end &266
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2886,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2887,0
va (VaSet
font "arial,8,0"
)
xt "28000,151000,49200,152000"
st "M00_AXI_WUSER : (C_M00_AXI_WUSER_WIDTH-1:0)"
blo "28000,151800"
tm "WireNameMgr"
)
)
on &113
)
*479 (Wire
uid 2888,0
shape (OrthoPolyLine
uid 2889,0
va (VaSet
vasetType 3
)
xt "26750,160000,50250,160000"
pts [
"50250,160000"
"26750,160000"
]
)
start &272
end &36
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2891,0
va (VaSet
font "arial,8,0"
)
xt "28000,159000,35000,160000"
st "M00_AXI_BVALID"
blo "28000,159800"
tm "WireNameMgr"
)
)
on &114
)
*480 (Wire
uid 2892,0
shape (OrthoPolyLine
uid 2893,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,150000,50250,150000"
pts [
"26750,150000"
"50250,150000"
]
)
start &9
end &264
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2895,0
va (VaSet
font "arial,8,0"
)
xt "28000,149000,48800,150000"
st "M00_AXI_WSTRB : (C_M00_AXI_DATA_WIDTH/8-1:0)"
blo "28000,149800"
tm "WireNameMgr"
)
)
on &115
)
*481 (Wire
uid 2896,0
shape (OrthoPolyLine
uid 2897,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,149000,50250,149000"
pts [
"26750,149000"
"50250,149000"
]
)
start &10
end &263
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2899,0
va (VaSet
font "arial,8,0"
)
xt "28000,148000,48200,149000"
st "M00_AXI_WDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "28000,148800"
tm "WireNameMgr"
)
)
on &116
)
*482 (Wire
uid 2900,0
shape (OrthoPolyLine
uid 2901,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,164000,50250,164000"
pts [
"26750,164000"
"50250,164000"
]
)
start &32
end &274
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2903,0
va (VaSet
font "arial,8,0"
)
xt "28000,163000,45500,164000"
st "M00_AXI_ARID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "28000,163800"
tm "WireNameMgr"
)
)
on &117
)
*483 (Wire
uid 2904,0
shape (OrthoPolyLine
uid 2905,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,136000,50250,136000"
pts [
"26750,136000"
"50250,136000"
]
)
start &20
end &252
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2907,0
va (VaSet
font "arial,8,0"
)
xt "29000,135000,50100,136000"
st "M00_AXI_AWADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "29000,135800"
tm "WireNameMgr"
)
)
on &118
)
*484 (Wire
uid 2908,0
shape (OrthoPolyLine
uid 2909,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,142000,50250,142000"
pts [
"26750,142000"
"50250,142000"
]
)
start &15
end &258
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2911,0
va (VaSet
font "arial,8,0"
)
xt "29000,141000,39400,142000"
st "M00_AXI_AWPROT : (2:0)"
blo "29000,141800"
tm "WireNameMgr"
)
)
on &119
)
*485 (Wire
uid 2912,0
shape (OrthoPolyLine
uid 2913,0
va (VaSet
vasetType 3
)
xt "26750,176000,50250,176000"
pts [
"50250,176000"
"26750,176000"
]
)
start &285
end &37
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2914,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2915,0
va (VaSet
font "arial,8,0"
)
xt "28000,175000,36100,176000"
st "M00_AXI_ARREADY"
blo "28000,175800"
tm "WireNameMgr"
)
)
on &120
)
*486 (Wire
uid 2916,0
shape (OrthoPolyLine
uid 2917,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,165000,50250,165000"
pts [
"26750,165000"
"50250,165000"
]
)
start &29
end &275
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2919,0
va (VaSet
font "arial,8,0"
)
xt "28000,164000,48900,165000"
st "M00_AXI_ARADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "28000,164800"
tm "WireNameMgr"
)
)
on &121
)
*487 (Wire
uid 2920,0
shape (OrthoPolyLine
uid 2921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,143000,50250,143000"
pts [
"26750,143000"
"50250,143000"
]
)
start &14
end &259
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2923,0
va (VaSet
font "arial,8,0"
)
xt "29000,142000,38900,143000"
st "M00_AXI_AWQOS : (3:0)"
blo "29000,142800"
tm "WireNameMgr"
)
)
on &122
)
*488 (Wire
uid 2924,0
shape (OrthoPolyLine
uid 2925,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,145000,50250,145000"
pts [
"26750,145000"
"50250,145000"
]
)
start &13
end &260
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2927,0
va (VaSet
font "arial,8,0"
)
xt "29000,144000,51200,145000"
st "M00_AXI_AWUSER : (C_M00_AXI_AWUSER_WIDTH-1:0)"
blo "29000,144800"
tm "WireNameMgr"
)
)
on &123
)
*489 (Wire
uid 2928,0
shape (OrthoPolyLine
uid 2929,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27000,135000,50250,135000"
pts [
"27000,135000"
"50250,135000"
]
)
start &42
end &251
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2931,0
va (VaSet
font "arial,8,0"
)
xt "29000,134000,46700,135000"
st "M00_AXI_AWID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "29000,134800"
tm "WireNameMgr"
)
)
on &124
)
*490 (Wire
uid 2932,0
shape (OrthoPolyLine
uid 2933,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,181000,50250,181000"
pts [
"50250,181000"
"26750,181000"
]
)
start &288
end &31
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2935,0
va (VaSet
font "arial,8,0"
)
xt "28000,180000,37600,181000"
st "M00_AXI_RRESP : (1:0)"
blo "28000,180800"
tm "WireNameMgr"
)
)
on &125
)
*491 (Wire
uid 2936,0
shape (OrthoPolyLine
uid 2937,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,138000,50250,138000"
pts [
"26000,138000"
"50250,138000"
]
)
start &2
end &254
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2939,0
va (VaSet
font "arial,8,0"
)
xt "29000,137000,38900,138000"
st "M00_AXI_AWSIZE : (2:0)"
blo "29000,137800"
tm "WireNameMgr"
)
)
on &126
)
*492 (Wire
uid 2940,0
shape (OrthoPolyLine
uid 2941,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,137000,50250,137000"
pts [
"26750,137000"
"50250,137000"
]
)
start &19
end &253
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2943,0
va (VaSet
font "arial,8,0"
)
xt "29000,136000,38700,137000"
st "M00_AXI_AWLEN : (7:0)"
blo "29000,136800"
tm "WireNameMgr"
)
)
on &127
)
*493 (Wire
uid 2944,0
shape (OrthoPolyLine
uid 2945,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,139000,50250,139000"
pts [
"26750,139000"
"50250,139000"
]
)
start &18
end &255
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2946,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2947,0
va (VaSet
font "arial,8,0"
)
xt "29000,138000,39900,139000"
st "M00_AXI_AWBURST : (1:0)"
blo "29000,138800"
tm "WireNameMgr"
)
)
on &128
)
*494 (Wire
uid 2948,0
shape (OrthoPolyLine
uid 2949,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,179000,50250,179000"
pts [
"50250,179000"
"26750,179000"
]
)
start &286
end &35
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2951,0
va (VaSet
font "arial,8,0"
)
xt "28000,178000,45000,179000"
st "M00_AXI_RID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "28000,178800"
tm "WireNameMgr"
)
)
on &129
)
*495 (Wire
uid 2952,0
shape (OrthoPolyLine
uid 2953,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,141000,50250,141000"
pts [
"26750,141000"
"50250,141000"
]
)
start &16
end &257
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2955,0
va (VaSet
font "arial,8,0"
)
xt "29000,140000,40000,141000"
st "M00_AXI_AWCACHE : (3:0)"
blo "29000,140800"
tm "WireNameMgr"
)
)
on &130
)
*496 (Wire
uid 2956,0
shape (OrthoPolyLine
uid 2957,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,183000,50250,183000"
pts [
"50250,183000"
"26750,183000"
]
)
start &290
end &28
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2959,0
va (VaSet
font "arial,8,0"
)
xt "28000,182000,48800,183000"
st "M00_AXI_RUSER : (C_M00_AXI_RUSER_WIDTH-1:0)"
blo "28000,182800"
tm "WireNameMgr"
)
)
on &131
)
*497 (Wire
uid 2960,0
shape (OrthoPolyLine
uid 2961,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,180000,50250,180000"
pts [
"50250,180000"
"26750,180000"
]
)
start &287
end &33
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2963,0
va (VaSet
font "arial,8,0"
)
xt "28000,179000,48000,180000"
st "M00_AXI_RDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "28000,179800"
tm "WireNameMgr"
)
)
on &132
)
*498 (Wire
uid 2964,0
shape (OrthoPolyLine
uid 2965,0
va (VaSet
vasetType 3
)
xt "26750,154000,50250,154000"
pts [
"50250,154000"
"26750,154000"
]
)
start &268
end &4
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2967,0
va (VaSet
font "arial,8,0"
)
xt "28000,153000,35800,154000"
st "M00_AXI_WREADY"
blo "28000,153800"
tm "WireNameMgr"
)
)
on &133
)
*499 (Wire
uid 2968,0
shape (OrthoPolyLine
uid 2969,0
va (VaSet
vasetType 3
)
xt "26750,147000,50250,147000"
pts [
"50250,147000"
"26750,147000"
]
)
start &262
end &11
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2971,0
va (VaSet
font "arial,8,0"
)
xt "29000,146000,37300,147000"
st "M00_AXI_AWREADY"
blo "29000,146800"
tm "WireNameMgr"
)
)
on &134
)
*500 (Wire
uid 2972,0
shape (OrthoPolyLine
uid 2973,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,168000,50250,168000"
pts [
"26750,168000"
"50250,168000"
]
)
start &23
end &278
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2975,0
va (VaSet
font "arial,8,0"
)
xt "28000,167000,38700,168000"
st "M00_AXI_ARBURST : (1:0)"
blo "28000,167800"
tm "WireNameMgr"
)
)
on &135
)
*501 (Wire
uid 2976,0
shape (OrthoPolyLine
uid 2977,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,167000,50250,167000"
pts [
"26750,167000"
"50250,167000"
]
)
start &25
end &277
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2979,0
va (VaSet
font "arial,8,0"
)
xt "28000,166000,37700,167000"
st "M00_AXI_ARSIZE : (2:0)"
blo "28000,166800"
tm "WireNameMgr"
)
)
on &136
)
*502 (Wire
uid 2980,0
shape (OrthoPolyLine
uid 2981,0
va (VaSet
vasetType 3
)
xt "26750,153000,50250,153000"
pts [
"26750,153000"
"50250,153000"
]
)
start &5
end &267
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2983,0
va (VaSet
font "arial,8,0"
)
xt "28000,152000,35300,153000"
st "M00_AXI_WVALID"
blo "28000,152800"
tm "WireNameMgr"
)
)
on &137
)
*503 (Wire
uid 2984,0
shape (OrthoPolyLine
uid 2985,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,158000,50250,158000"
pts [
"50250,158000"
"26750,158000"
]
)
start &270
end &40
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2987,0
va (VaSet
font "arial,8,0"
)
xt "28000,157000,37500,158000"
st "M00_AXI_BRESP : (1:0)"
blo "28000,157800"
tm "WireNameMgr"
)
)
on &138
)
*504 (Wire
uid 2988,0
shape (OrthoPolyLine
uid 2989,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,170000,50250,170000"
pts [
"26750,170000"
"50250,170000"
]
)
start &21
end &280
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2991,0
va (VaSet
font "arial,8,0"
)
xt "28000,169000,38800,170000"
st "M00_AXI_ARCACHE : (3:0)"
blo "28000,169800"
tm "WireNameMgr"
)
)
on &139
)
*505 (Wire
uid 2992,0
shape (OrthoPolyLine
uid 2993,0
va (VaSet
vasetType 3
)
xt "26750,182000,50250,182000"
pts [
"50250,182000"
"26750,182000"
]
)
start &289
end &30
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2995,0
va (VaSet
font "arial,8,0"
)
xt "28000,181000,34800,182000"
st "M00_AXI_RLAST"
blo "28000,181800"
tm "WireNameMgr"
)
)
on &140
)
*506 (Wire
uid 2996,0
shape (OrthoPolyLine
uid 2997,0
va (VaSet
vasetType 3
)
xt "26750,184000,50250,184000"
pts [
"50250,184000"
"26750,184000"
]
)
start &291
end &26
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2999,0
va (VaSet
font "arial,8,0"
)
xt "28000,183000,35100,184000"
st "M00_AXI_RVALID"
blo "28000,183800"
tm "WireNameMgr"
)
)
on &141
)
*507 (Wire
uid 3000,0
shape (OrthoPolyLine
uid 3001,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,174000,50250,174000"
pts [
"26750,174000"
"50250,174000"
]
)
start &41
end &283
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3003,0
va (VaSet
font "arial,8,0"
)
xt "28000,173000,49800,174000"
st "M00_AXI_ARUSER : (C_M00_AXI_ARUSER_WIDTH-1:0)"
blo "28000,173800"
tm "WireNameMgr"
)
)
on &142
)
*508 (Wire
uid 3004,0
shape (OrthoPolyLine
uid 3005,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,171000,50250,171000"
pts [
"26750,171000"
"50250,171000"
]
)
start &6
end &281
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3007,0
va (VaSet
font "arial,8,0"
)
xt "28000,170000,38200,171000"
st "M00_AXI_ARPROT : (2:0)"
blo "28000,170800"
tm "WireNameMgr"
)
)
on &143
)
*509 (Wire
uid 3008,0
shape (OrthoPolyLine
uid 3009,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,172000,50250,172000"
pts [
"25750,172000"
"50250,172000"
]
)
start &1
end &282
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3011,0
va (VaSet
font "arial,8,0"
)
xt "28000,171000,37700,172000"
st "M00_AXI_ARQOS : (3:0)"
blo "28000,171800"
tm "WireNameMgr"
)
)
on &144
)
*510 (Wire
uid 3012,0
shape (OrthoPolyLine
uid 3013,0
va (VaSet
vasetType 3
)
xt "26750,140000,50250,140000"
pts [
"26750,140000"
"50250,140000"
]
)
start &17
end &256
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3015,0
va (VaSet
font "arial,8,0"
)
xt "29000,139000,36700,140000"
st "M00_AXI_AWLOCK"
blo "29000,139800"
tm "WireNameMgr"
)
)
on &145
)
*511 (Wire
uid 3016,0
shape (OrthoPolyLine
uid 3017,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,144000,123250,144000"
pts [
"123250,144000"
"95750,144000"
]
)
start &434
end &296
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3019,0
va (VaSet
font "arial,8,0"
)
xt "98000,143000,107200,144000"
st "no_of_bursts_req : (7:0)"
blo "98000,143800"
tm "WireNameMgr"
)
)
on &146
)
*512 (Wire
uid 3020,0
shape (OrthoPolyLine
uid 3021,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,145000,123250,145000"
pts [
"123250,145000"
"95750,145000"
]
)
start &435
end &295
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3023,0
va (VaSet
font "arial,8,0"
)
xt "98000,144000,111000,145000"
st "target_slave_base_address : (31:0)"
blo "98000,144800"
tm "WireNameMgr"
)
)
on &147
)
*513 (Wire
uid 3024,0
shape (OrthoPolyLine
uid 3025,0
va (VaSet
vasetType 3
)
xt "95750,152000,123250,152000"
pts [
"95750,152000"
"123250,152000"
]
)
start &298
end &436
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3027,0
va (VaSet
font "arial,8,0"
)
xt "97000,151000,99900,152000"
st "rd_next"
blo "97000,151800"
tm "WireNameMgr"
)
)
on &148
)
*514 (Wire
uid 3028,0
shape (OrthoPolyLine
uid 3029,0
va (VaSet
vasetType 3
)
xt "95750,148000,123250,148000"
pts [
"95750,148000"
"123250,148000"
]
)
start &297
end &437
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3031,0
va (VaSet
font "arial,8,0"
)
xt "97750,147000,100950,148000"
st "we_next"
blo "97750,147800"
tm "WireNameMgr"
)
)
on &149
)
*515 (Wire
uid 3032,0
shape (OrthoPolyLine
uid 3033,0
va (VaSet
vasetType 3
)
xt "95750,141000,123250,141000"
pts [
"95750,141000"
"123250,141000"
]
)
start &247
end &433
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3035,0
va (VaSet
font "arial,8,0"
)
xt "97750,140000,102450,141000"
st "TXN_DONE"
blo "97750,140800"
tm "WireNameMgr"
)
)
on &150
)
*516 (Wire
uid 3036,0
shape (OrthoPolyLine
uid 3037,0
va (VaSet
vasetType 3
)
xt "95750,142000,123250,142000"
pts [
"95750,142000"
"123250,142000"
]
)
start &294
end &438
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3039,0
va (VaSet
font "arial,8,0"
)
xt "97750,141000,102550,142000"
st "RXN_DONE"
blo "97750,141800"
tm "WireNameMgr"
)
)
on &151
)
*517 (Wire
uid 3040,0
shape (OrthoPolyLine
uid 3041,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,147000,123250,147000"
pts [
"123250,147000"
"95750,147000"
]
)
start &439
end &299
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3043,0
va (VaSet
font "arial,8,0"
)
xt "96000,146000,112200,147000"
st "we_data : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "96000,146800"
tm "WireNameMgr"
)
)
on &152
)
*518 (Wire
uid 3044,0
shape (OrthoPolyLine
uid 3045,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,151000,123250,151000"
pts [
"95750,151000"
"123250,151000"
]
)
start &300
end &440
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3047,0
va (VaSet
font "arial,8,0"
)
xt "106000,150000,121900,151000"
st "rd_data : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "106000,150800"
tm "WireNameMgr"
)
)
on &153
)
*519 (Wire
uid 3048,0
shape (OrthoPolyLine
uid 3049,0
va (VaSet
vasetType 3
)
xt "26000,86000,34250,86000"
pts [
"26000,86000"
"34250,86000"
]
)
start &77
end &348
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3051,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,85000,36600,86000"
st "s00_axi_wlast"
blo "31000,85800"
tm "WireNameMgr"
)
)
on &154
)
*520 (Wire
uid 3052,0
shape (OrthoPolyLine
uid 3053,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,87000,34250,87000"
pts [
"26000,87000"
"34250,87000"
]
)
start &76
end &351
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3055,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,86000,36600,87000"
st "s00_axi_wuser : (C_S00_AXI_WUSER_WIDTH-1:0)"
blo "17000,86800"
tm "WireNameMgr"
)
)
on &155
)
*521 (Wire
uid 3056,0
shape (OrthoPolyLine
uid 3057,0
va (VaSet
vasetType 3
)
xt "26000,88000,34250,88000"
pts [
"26000,88000"
"34250,88000"
]
)
start &75
end &352
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3059,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,87000,37000,88000"
st "s00_axi_wvalid"
blo "31000,87800"
tm "WireNameMgr"
)
)
on &156
)
*522 (Wire
uid 3060,0
shape (OrthoPolyLine
uid 3061,0
va (VaSet
vasetType 3
)
xt "26000,89000,34250,89000"
pts [
"26000,89000"
"34250,89000"
]
)
start &74
end &336
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3063,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,88000,37100,89000"
st "s00_axi_bready"
blo "31000,88800"
tm "WireNameMgr"
)
)
on &157
)
*523 (Wire
uid 3064,0
shape (OrthoPolyLine
uid 3065,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,90000,34250,90000"
pts [
"26000,90000"
"34250,90000"
]
)
start &73
end &312
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3067,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "19000,89000,35200,90000"
st "s00_axi_arid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "19000,89800"
tm "WireNameMgr"
)
)
on &158
)
*524 (Wire
uid 3068,0
shape (OrthoPolyLine
uid 3069,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,91000,34250,91000"
pts [
"26000,91000"
"34250,91000"
]
)
start &72
end &308
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3071,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,90000,36000,91000"
st "s00_axi_araddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "17000,90800"
tm "WireNameMgr"
)
)
on &159
)
*525 (Wire
uid 3072,0
shape (OrthoPolyLine
uid 3073,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,92000,34250,92000"
pts [
"26000,92000"
"34250,92000"
]
)
start &71
end &313
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3075,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,91000,31100,92000"
st "s00_axi_arlen : (7:0)"
blo "23000,91800"
tm "WireNameMgr"
)
)
on &160
)
*526 (Wire
uid 3076,0
shape (OrthoPolyLine
uid 3077,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,93000,34250,93000"
pts [
"26000,93000"
"34250,93000"
]
)
start &70
end &319
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3079,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,92000,30500,93000"
st "s00_axi_arsize : (2:0)"
blo "22000,92800"
tm "WireNameMgr"
)
)
on &161
)
*527 (Wire
uid 3080,0
shape (OrthoPolyLine
uid 3081,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,94000,34250,94000"
pts [
"26000,94000"
"34250,94000"
]
)
start &69
end &309
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3083,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,93000,30800,94000"
st "s00_axi_arburst : (1:0)"
blo "22000,93800"
tm "WireNameMgr"
)
)
on &162
)
*528 (Wire
uid 3084,0
shape (OrthoPolyLine
uid 3085,0
va (VaSet
vasetType 3
)
xt "26000,95000,34250,95000"
pts [
"26000,95000"
"34250,95000"
]
)
start &68
end &314
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3087,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,94000,36900,95000"
st "s00_axi_arlock"
blo "31000,94800"
tm "WireNameMgr"
)
)
on &163
)
*529 (Wire
uid 3088,0
shape (OrthoPolyLine
uid 3089,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,96000,34250,96000"
pts [
"26000,96000"
"34250,96000"
]
)
start &67
end &310
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3091,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,95000,31100,96000"
st "s00_axi_arcache : (3:0)"
blo "22000,95800"
tm "WireNameMgr"
)
)
on &164
)
*530 (Wire
uid 3092,0
shape (OrthoPolyLine
uid 3093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,97000,34250,97000"
pts [
"26000,97000"
"34250,97000"
]
)
start &66
end &315
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3095,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,96000,30400,97000"
st "s00_axi_arprot : (2:0)"
blo "22000,96800"
tm "WireNameMgr"
)
)
on &165
)
*531 (Wire
uid 3096,0
shape (OrthoPolyLine
uid 3097,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,98000,34250,98000"
pts [
"26000,98000"
"34250,98000"
]
)
start &65
end &316
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3099,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,97000,30300,98000"
st "s00_axi_arqos : (3:0)"
blo "22000,97800"
tm "WireNameMgr"
)
)
on &166
)
*532 (Wire
uid 3100,0
shape (OrthoPolyLine
uid 3101,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,99000,34250,99000"
pts [
"26000,99000"
"34250,99000"
]
)
start &64
end &318
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3103,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,98000,31200,99000"
st "s00_axi_arregion : (3:0)"
blo "22000,98800"
tm "WireNameMgr"
)
)
on &167
)
*533 (Wire
uid 3104,0
shape (OrthoPolyLine
uid 3105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,100000,34250,100000"
pts [
"26000,100000"
"34250,100000"
]
)
start &63
end &320
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3107,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,99000,37000,100000"
st "s00_axi_aruser : (C_S00_AXI_ARUSER_WIDTH-1:0)"
blo "17000,99800"
tm "WireNameMgr"
)
)
on &168
)
*534 (Wire
uid 3108,0
shape (OrthoPolyLine
uid 3109,0
va (VaSet
vasetType 3
)
xt "26000,101000,34250,101000"
pts [
"26000,101000"
"34250,101000"
]
)
start &62
end &321
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3111,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,100000,37100,101000"
st "s00_axi_arvalid"
blo "31000,100800"
tm "WireNameMgr"
)
)
on &169
)
*535 (Wire
uid 3112,0
shape (OrthoPolyLine
uid 3113,0
va (VaSet
vasetType 3
)
xt "26000,102000,34250,102000"
pts [
"26000,102000"
"34250,102000"
]
)
start &45
end &343
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3115,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,101000,37000,102000"
st "s00_axi_rready"
blo "31000,101800"
tm "WireNameMgr"
)
)
on &170
)
*536 (Wire
uid 3116,0
shape (OrthoPolyLine
uid 3117,0
va (VaSet
vasetType 3
)
xt "78750,70000,90000,70000"
pts [
"78750,70000"
"90000,70000"
]
)
start &330
end &90
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3119,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "76000,69000,82700,70000"
st "s00_axi_awready"
blo "76000,69800"
tm "WireNameMgr"
)
)
on &171
)
*537 (Wire
uid 3120,0
shape (OrthoPolyLine
uid 3121,0
va (VaSet
vasetType 3
)
xt "78750,71000,90000,71000"
pts [
"78750,71000"
"90000,71000"
]
)
start &349
end &89
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3123,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "76000,70000,82300,71000"
st "s00_axi_wready"
blo "76000,70800"
tm "WireNameMgr"
)
)
on &172
)
*538 (Wire
uid 3124,0
shape (OrthoPolyLine
uid 3125,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,72000,90000,72000"
pts [
"78750,72000"
"90000,72000"
]
)
start &335
end &88
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3127,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "72000,71000,87900,72000"
st "s00_axi_bid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "72000,71800"
tm "WireNameMgr"
)
)
on &173
)
*539 (Wire
uid 3128,0
shape (OrthoPolyLine
uid 3129,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,73000,90000,73000"
pts [
"78750,73000"
"90000,73000"
]
)
start &337
end &87
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3131,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "75000,72000,83300,73000"
st "s00_axi_bresp : (1:0)"
blo "75000,72800"
tm "WireNameMgr"
)
)
on &174
)
*540 (Wire
uid 3132,0
shape (OrthoPolyLine
uid 3133,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,74000,90000,74000"
pts [
"78750,74000"
"90000,74000"
]
)
start &338
end &86
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3135,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70000,73000,89100,74000"
st "s00_axi_buser : (C_S00_AXI_BUSER_WIDTH-1:0)"
blo "70000,73800"
tm "WireNameMgr"
)
)
on &175
)
*541 (Wire
uid 3136,0
shape (OrthoPolyLine
uid 3137,0
va (VaSet
vasetType 3
)
xt "78750,75000,90000,75000"
pts [
"78750,75000"
"90000,75000"
]
)
start &339
end &85
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3139,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "87000,74000,92800,75000"
st "s00_axi_bvalid"
blo "87000,74800"
tm "WireNameMgr"
)
)
on &176
)
*542 (Wire
uid 3140,0
shape (OrthoPolyLine
uid 3141,0
va (VaSet
vasetType 3
)
xt "78750,76000,90000,76000"
pts [
"78750,76000"
"90000,76000"
]
)
start &317
end &84
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3143,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "76000,75000,82400,76000"
st "s00_axi_arready"
blo "76000,75800"
tm "WireNameMgr"
)
)
on &177
)
*543 (Wire
uid 3144,0
shape (OrthoPolyLine
uid 3145,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,77000,90000,77000"
pts [
"78750,77000"
"90000,77000"
]
)
start &341
end &83
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3147,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "72000,76000,87800,77000"
st "s00_axi_rid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "72000,76800"
tm "WireNameMgr"
)
)
on &178
)
*544 (Wire
uid 3148,0
shape (OrthoPolyLine
uid 3149,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,78000,90000,78000"
pts [
"78750,78000"
"90000,78000"
]
)
start &340
end &82
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3151,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70000,77000,88300,78000"
st "s00_axi_rdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "70000,77800"
tm "WireNameMgr"
)
)
on &179
)
*545 (Wire
uid 3152,0
shape (OrthoPolyLine
uid 3153,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,79000,90000,79000"
pts [
"78750,79000"
"90000,79000"
]
)
start &344
end &81
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3155,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "75000,78000,83200,79000"
st "s00_axi_rresp : (1:0)"
blo "75000,78800"
tm "WireNameMgr"
)
)
on &180
)
*546 (Wire
uid 3156,0
shape (OrthoPolyLine
uid 3157,0
va (VaSet
vasetType 3
)
xt "78750,80000,90000,80000"
pts [
"78750,80000"
"90000,80000"
]
)
start &342
end &80
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3159,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "87000,79000,92300,80000"
st "s00_axi_rlast"
blo "87000,79800"
tm "WireNameMgr"
)
)
on &181
)
*547 (Wire
uid 3160,0
shape (OrthoPolyLine
uid 3161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,81000,90000,81000"
pts [
"78750,81000"
"90000,81000"
]
)
start &345
end &79
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3163,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70000,80000,89100,81000"
st "s00_axi_ruser : (C_S00_AXI_RUSER_WIDTH-1:0)"
blo "70000,80800"
tm "WireNameMgr"
)
)
on &182
)
*548 (Wire
uid 3164,0
shape (OrthoPolyLine
uid 3165,0
va (VaSet
vasetType 3
)
xt "78750,82000,90000,82000"
pts [
"78750,82000"
"90000,82000"
]
)
start &346
end &78
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3167,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "87000,81000,92700,82000"
st "s00_axi_rvalid"
blo "87000,81800"
tm "WireNameMgr"
)
)
on &183
)
*549 (Wire
uid 3168,0
shape (OrthoPolyLine
uid 3169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,93000,84000,93000"
pts [
"78750,93000"
"84000,93000"
]
)
start &355
end &210
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3171,0
va (VaSet
font "arial,8,0"
)
xt "79000,89000,95000,90000"
st "sbus_i_addr : (C_SLV_ADDR_WIDTH-1:0)"
blo "79000,89800"
tm "WireNameMgr"
)
)
on &184
)
*550 (Wire
uid 3172,0
shape (OrthoPolyLine
uid 3173,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,94000,84000,94000"
pts [
"78750,94000"
"84000,94000"
]
)
start &357
end &210
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3175,0
va (VaSet
font "arial,8,0"
)
xt "79000,90000,95300,91000"
st "sbus_i_wdata : (C_SLV_DATA_WIDTH-1:0)"
blo "79000,90800"
tm "WireNameMgr"
)
)
on &185
)
*551 (Wire
uid 3176,0
shape (OrthoPolyLine
uid 3177,0
va (VaSet
vasetType 3
)
xt "78750,97000,84000,97000"
pts [
"78750,97000"
"84000,97000"
]
)
start &358
end &210
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3179,0
va (VaSet
font "arial,8,0"
)
xt "79000,96000,83000,97000"
st "sbus_i_we"
blo "79000,96800"
tm "WireNameMgr"
)
)
on &186
)
*552 (Wire
uid 3180,0
shape (OrthoPolyLine
uid 3181,0
va (VaSet
vasetType 3
)
xt "78750,95000,84000,95000"
pts [
"84000,95000"
"78750,95000"
]
)
start &210
end &360
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3183,0
va (VaSet
font "arial,8,0"
)
xt "79000,91000,95200,92000"
st "sbus_o_rdata : (C_SLV_DATA_WIDTH-1:0)"
blo "79000,91800"
tm "WireNameMgr"
)
)
on &187
)
*553 (Wire
uid 3184,0
shape (OrthoPolyLine
uid 3185,0
va (VaSet
vasetType 3
)
xt "78750,99000,84000,99000"
pts [
"84000,99000"
"78750,99000"
]
)
start &210
end &359
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3187,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "83000,100900,84000,105700"
st "sbus_o_ack"
blo "83800,105700"
tm "WireNameMgr"
)
)
on &188
)
*554 (Wire
uid 3188,0
shape (OrthoPolyLine
uid 3189,0
va (VaSet
vasetType 3
)
xt "78750,98000,84000,98000"
pts [
"78750,98000"
"84000,98000"
]
)
start &356
end &210
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3191,0
va (VaSet
font "arial,8,0"
)
xt "79000,97000,82700,98000"
st "sbus_i_rd"
blo "79000,97800"
tm "WireNameMgr"
)
)
on &189
)
*555 (Wire
uid 3192,0
optionalChildren [
*556 (BdJunction
uid 9615,0
ps "OnConnectorStrategy"
shape (Circle
uid 9616,0
va (VaSet
vasetType 1
)
xt "106600,101600,107400,102400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3193,0
va (VaSet
vasetType 3
)
xt "78750,102000,123250,102000"
pts [
"78750,102000"
"123250,102000"
]
)
start &354
end &444
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3195,0
va (VaSet
font "arial,8,0"
)
xt "118000,101000,120100,102000"
st "reset"
blo "118000,101800"
tm "WireNameMgr"
)
)
on &190
)
*557 (Wire
uid 3196,0
optionalChildren [
*558 (BdJunction
uid 7852,0
ps "OnConnectorStrategy"
shape (Circle
uid 7853,0
va (VaSet
vasetType 1
)
xt "89600,102600,90400,103400"
radius 400
)
)
*559 (BdJunction
uid 9603,0
ps "OnConnectorStrategy"
shape (Circle
uid 9604,0
va (VaSet
vasetType 1
)
xt "107600,102600,108400,103400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3197,0
va (VaSet
vasetType 3
)
xt "78750,103000,123250,103000"
pts [
"78750,103000"
"123250,103000"
]
)
start &353
end &443
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3199,0
va (VaSet
font "arial,8,0"
)
xt "118000,102000,119400,103000"
st "clk"
blo "118000,102800"
tm "WireNameMgr"
)
)
on &191
)
*560 (Wire
uid 3200,0
shape (OrthoPolyLine
uid 3201,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,74000,34250,74000"
pts [
"26000,74000"
"34250,74000"
]
)
start &50
end &326
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3203,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,73000,31400,74000"
st "s00_axi_awlen : (7:0)"
blo "23000,73800"
tm "WireNameMgr"
)
)
on &192
)
*561 (Wire
uid 3204,0
shape (OrthoPolyLine
uid 3205,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,73000,34250,73000"
pts [
"26000,73000"
"34250,73000"
]
)
start &49
end &322
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3207,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,72000,36300,73000"
st "s00_axi_awaddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "17000,72800"
tm "WireNameMgr"
)
)
on &193
)
*562 (Wire
uid 3208,0
shape (OrthoPolyLine
uid 3209,0
va (VaSet
vasetType 3
)
xt "26000,71000,34250,71000"
pts [
"26000,71000"
"34250,71000"
]
)
start &47
end &311
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3211,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,70000,37300,71000"
st "s00_axi_aresetn"
blo "31000,70800"
tm "WireNameMgr"
)
)
on &194
)
*563 (Wire
uid 3212,0
shape (OrthoPolyLine
uid 3213,0
va (VaSet
vasetType 3
)
xt "26000,70000,34250,70000"
pts [
"26000,70000"
"34250,70000"
]
)
start &46
end &307
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3215,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "24000,69000,29200,70000"
st "s00_axi_aclk"
blo "24000,69800"
tm "WireNameMgr"
)
)
on &195
)
*564 (Wire
uid 3216,0
shape (OrthoPolyLine
uid 3217,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,72000,34250,72000"
pts [
"26000,72000"
"34250,72000"
]
)
start &48
end &325
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3219,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "19000,71000,35500,72000"
st "s00_axi_awid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "19000,71800"
tm "WireNameMgr"
)
)
on &196
)
*565 (Wire
uid 3220,0
shape (OrthoPolyLine
uid 3221,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,85000,34250,85000"
pts [
"26000,85000"
"34250,85000"
]
)
start &61
end &350
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3223,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,84000,36700,85000"
st "s00_axi_wstrb : ((C_S00_AXI_DATA_WIDTH/8)-1:0)"
blo "17000,84800"
tm "WireNameMgr"
)
)
on &197
)
*566 (Wire
uid 3224,0
shape (OrthoPolyLine
uid 3225,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,84000,34250,84000"
pts [
"26000,84000"
"34250,84000"
]
)
start &60
end &347
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3227,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,83000,35600,84000"
st "s00_axi_wdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "17000,83800"
tm "WireNameMgr"
)
)
on &198
)
*567 (Wire
uid 3228,0
shape (OrthoPolyLine
uid 3229,0
va (VaSet
vasetType 3
)
xt "26000,83000,34250,83000"
pts [
"26000,83000"
"34250,83000"
]
)
start &59
end &334
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3231,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,82000,37400,83000"
st "s00_axi_awvalid"
blo "31000,82800"
tm "WireNameMgr"
)
)
on &199
)
*568 (Wire
uid 3232,0
shape (OrthoPolyLine
uid 3233,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,82000,34250,82000"
pts [
"26000,82000"
"34250,82000"
]
)
start &58
end &333
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3235,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "17000,81000,37500,82000"
st "s00_axi_awuser : (C_S00_AXI_AWUSER_WIDTH-1:0)"
blo "17000,81800"
tm "WireNameMgr"
)
)
on &200
)
*569 (Wire
uid 3236,0
shape (OrthoPolyLine
uid 3237,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,81000,34250,81000"
pts [
"26000,81000"
"34250,81000"
]
)
start &57
end &331
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3239,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,80000,31500,81000"
st "s00_axi_awregion : (3:0)"
blo "22000,80800"
tm "WireNameMgr"
)
)
on &201
)
*570 (Wire
uid 3240,0
shape (OrthoPolyLine
uid 3241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,80000,34250,80000"
pts [
"26000,80000"
"34250,80000"
]
)
start &56
end &329
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3243,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,79000,30600,80000"
st "s00_axi_awqos : (3:0)"
blo "22000,79800"
tm "WireNameMgr"
)
)
on &202
)
*571 (Wire
uid 3244,0
shape (OrthoPolyLine
uid 3245,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,79000,34250,79000"
pts [
"26000,79000"
"34250,79000"
]
)
start &55
end &328
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3247,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,78000,30700,79000"
st "s00_axi_awprot : (2:0)"
blo "22000,78800"
tm "WireNameMgr"
)
)
on &203
)
*572 (Wire
uid 3248,0
shape (OrthoPolyLine
uid 3249,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,78000,34250,78000"
pts [
"26000,78000"
"34250,78000"
]
)
start &54
end &324
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3251,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,77000,31400,78000"
st "s00_axi_awcache : (3:0)"
blo "22000,77800"
tm "WireNameMgr"
)
)
on &204
)
*573 (Wire
uid 3252,0
shape (OrthoPolyLine
uid 3253,0
va (VaSet
vasetType 3
)
xt "26000,77000,34250,77000"
pts [
"26000,77000"
"34250,77000"
]
)
start &53
end &327
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3255,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,76000,37200,77000"
st "s00_axi_awlock"
blo "31000,76800"
tm "WireNameMgr"
)
)
on &205
)
*574 (Wire
uid 3256,0
shape (OrthoPolyLine
uid 3257,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,76000,34250,76000"
pts [
"26000,76000"
"34250,76000"
]
)
start &52
end &323
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3259,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,75000,31100,76000"
st "s00_axi_awburst : (1:0)"
blo "22000,75800"
tm "WireNameMgr"
)
)
on &206
)
*575 (Wire
uid 3260,0
shape (OrthoPolyLine
uid 3261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,75000,34250,75000"
pts [
"26000,75000"
"34250,75000"
]
)
start &51
end &332
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3263,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,74000,30800,75000"
st "s00_axi_awsize : (2:0)"
blo "22000,74800"
tm "WireNameMgr"
)
)
on &207
)
*576 (Wire
uid 3264,0
shape (OrthoPolyLine
uid 3265,0
va (VaSet
vasetType 3
)
xt "95750,138000,123250,138000"
pts [
"95750,138000"
"123250,138000"
]
)
start &246
end &431
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3267,0
va (VaSet
font "arial,8,0"
)
xt "97750,137000,103050,138000"
st "INIT_AXI_TX"
blo "97750,137800"
tm "WireNameMgr"
)
)
on &208
)
*577 (Wire
uid 3268,0
shape (OrthoPolyLine
uid 3269,0
va (VaSet
vasetType 3
)
xt "95750,139000,123250,139000"
pts [
"95750,139000"
"123250,139000"
]
)
start &293
end &432
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3271,0
va (VaSet
font "arial,8,0"
)
xt "97750,138000,103150,139000"
st "INIT_AXI_RX"
blo "97750,138800"
tm "WireNameMgr"
)
)
on &209
)
*578 (Wire
uid 3802,0
shape (OrthoPolyLine
uid 3803,0
va (VaSet
vasetType 3
)
xt "153750,112000,161000,112000"
pts [
"153750,112000"
"161000,112000"
]
)
start &445
end &237
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3805,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "158750,111000,160050,112000"
st "irq"
blo "158750,111800"
tm "WireNameMgr"
)
)
on &238
)
*579 (Wire
uid 4410,0
optionalChildren [
*580 (BdJunction
uid 9262,0
ps "OnConnectorStrategy"
shape (Circle
uid 9263,0
va (VaSet
vasetType 1
)
xt "109600,93600,110400,94400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4411,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,94000,123250,94000"
pts [
"107750,94000"
"123250,94000"
]
)
start &367
end &441
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4417,0
va (VaSet
font "arial,8,0"
)
xt "110000,93000,112600,94000"
st "sbus_i"
blo "110000,93800"
tm "WireNameMgr"
)
)
on &214
)
*581 (Wire
uid 7812,0
shape (OrthoPolyLine
uid 7813,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,95000,123250,95000"
pts [
"107750,95000"
"123250,95000"
]
)
start &368
end &442
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7815,0
va (VaSet
font "arial,8,0"
)
xt "117750,94000,121350,95000"
st "sbus_o_0"
blo "117750,94800"
tm "WireNameMgr"
)
)
on &215
)
*582 (Wire
uid 7818,0
shape (OrthoPolyLine
uid 7819,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,82000,124000,96000"
pts [
"107750,96000"
"114000,96000"
"114000,82000"
"124000,82000"
]
)
start &369
end &221
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7823,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "109750,95000,112550,96000"
st "sbus_o"
blo "109750,95800"
tm "WireNameMgr"
)
)
on &218
)
*583 (Wire
uid 7834,0
shape (OrthoPolyLine
uid 7835,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,94000,93250,94000"
pts [
"88000,94000"
"93250,94000"
]
)
start &210
end &366
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7839,0
va (VaSet
font "arial,8,0"
)
xt "89000,93000,92600,94000"
st "sbus_i_in"
blo "89000,93800"
tm "WireNameMgr"
)
)
on &216
)
*584 (Wire
uid 7842,0
shape (OrthoPolyLine
uid 7843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,95000,93250,95000"
pts [
"93250,95000"
"88000,95000"
]
)
start &370
end &210
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7847,0
va (VaSet
font "arial,8,0"
)
xt "88000,94000,93100,95000"
st "sbus_o_mux"
blo "88000,94800"
tm "WireNameMgr"
)
)
on &217
)
*585 (Wire
uid 7848,0
shape (OrthoPolyLine
uid 7849,0
va (VaSet
vasetType 3
)
xt "90000,98000,93250,103000"
pts [
"90000,103000"
"90000,98000"
"93250,98000"
]
)
start &558
end &372
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7851,0
va (VaSet
font "arial,8,0"
)
xt "91250,97000,92650,98000"
st "clk"
blo "91250,97800"
tm "WireNameMgr"
)
)
on &191
)
*586 (Wire
uid 9258,0
shape (OrthoPolyLine
uid 9259,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110000,78000,124000,94000"
pts [
"110000,94000"
"110000,78000"
"124000,78000"
]
)
start &580
end &221
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9261,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "120000,77000,122600,78000"
st "sbus_i"
blo "120000,77800"
tm "WireNameMgr"
)
)
on &214
)
*587 (Wire
uid 9599,0
shape (OrthoPolyLine
uid 9600,0
va (VaSet
vasetType 3
)
xt "108000,103000,111000,108000"
pts [
"108000,103000"
"108000,108000"
"111000,108000"
]
)
start &559
end &219
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9602,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "109000,107000,110400,108000"
st "clk"
blo "109000,107800"
tm "WireNameMgr"
)
)
on &191
)
*588 (Wire
uid 9611,0
shape (OrthoPolyLine
uid 9612,0
va (VaSet
vasetType 3
)
xt "107000,102000,111000,109000"
pts [
"107000,102000"
"107000,109000"
"111000,109000"
]
)
start &556
end &220
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9614,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "108000,108000,110100,109000"
st "reset"
blo "108000,108800"
tm "WireNameMgr"
)
)
on &190
)
*589 (Wire
uid 9886,0
shape (OrthoPolyLine
uid 9887,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,77000,140000,77000"
pts [
"132000,77000"
"140000,77000"
]
)
start &221
end &225
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9891,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "134000,76000,137900,77000"
st "sbus_addr"
blo "134000,76800"
tm "WireNameMgr"
)
)
on &226
)
*590 (Wire
uid 9902,0
shape (OrthoPolyLine
uid 9903,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,79000,140000,79000"
pts [
"132000,79000"
"140000,79000"
]
)
start &221
end &227
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9907,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "134000,78000,138800,79000"
st "sbus_wdata"
blo "134000,78800"
tm "WireNameMgr"
)
)
on &228
)
*591 (Wire
uid 9918,0
shape (OrthoPolyLine
uid 9919,0
va (VaSet
vasetType 3
)
xt "132000,80000,140000,80000"
pts [
"132000,80000"
"140000,80000"
]
)
start &221
end &229
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9923,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "134000,79000,137400,80000"
st "sbus_we"
blo "134000,79800"
tm "WireNameMgr"
)
)
on &230
)
*592 (Wire
uid 9934,0
shape (OrthoPolyLine
uid 9935,0
va (VaSet
vasetType 3
)
xt "132000,82000,140000,82000"
pts [
"132000,82000"
"140000,82000"
]
)
start &221
end &231
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9939,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "134000,81000,137100,82000"
st "sbus_rd"
blo "134000,81800"
tm "WireNameMgr"
)
)
on &232
)
*593 (Wire
uid 9950,0
shape (OrthoPolyLine
uid 9951,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,83000,140000,83000"
pts [
"140000,83000"
"132000,83000"
]
)
start &233
end &221
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9955,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "134000,82000,138500,83000"
st "sbus_rdata"
blo "134000,82800"
tm "WireNameMgr"
)
)
on &234
)
*594 (Wire
uid 9966,0
shape (OrthoPolyLine
uid 9967,0
va (VaSet
vasetType 3
)
xt "132000,84000,140000,84000"
pts [
"140000,84000"
"132000,84000"
]
)
start &235
end &221
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9971,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "137000,83000,140600,84000"
st "sbus_ack"
blo "137000,83800"
tm "WireNameMgr"
)
)
on &236
)
*595 (Wire
uid 12013,0
shape (OrthoPolyLine
uid 12014,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,97000,114000,97000"
pts [
"107750,97000"
"114000,97000"
]
)
start &373
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12018,0
va (VaSet
font "arial,8,0"
)
xt "109750,96000,113350,97000"
st "sbus_o_2"
blo "109750,96800"
tm "WireNameMgr"
)
)
on &239
)
*596 (Wire
uid 13273,0
shape (OrthoPolyLine
uid 13274,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,99000,114000,99000"
pts [
"107750,99000"
"114000,99000"
]
)
start &371
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13276,0
va (VaSet
font "arial,8,0"
)
xt "108000,98000,112800,99000"
st "sbus_o_null"
blo "108000,98800"
tm "WireNameMgr"
)
)
on &240
)
*597 (Wire
uid 13458,0
shape (OrthoPolyLine
uid 13459,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16750,187000,26750,187000"
pts [
"16750,187000"
"26750,187000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13463,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "18750,186000,24950,187000"
st "timer_stb : (7:0)"
blo "18750,186800"
tm "WireNameMgr"
)
)
on &241
)
*598 (Wire
uid 17186,0
shape (OrthoPolyLine
uid 17187,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "85000,107000,92000,107000"
pts [
"85000,107000"
"92000,107000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17193,0
va (VaSet
font "arial,8,0"
)
xt "87000,106000,92600,107000"
st "ack_cnt : (3:0)"
blo "87000,106800"
tm "WireNameMgr"
)
)
on &242
)
*599 (Wire
uid 17198,0
shape (OrthoPolyLine
uid 17199,0
va (VaSet
vasetType 3
)
xt "85000,108000,92000,108000"
pts [
"85000,108000"
"92000,108000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 17204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17205,0
va (VaSet
font "arial,8,0"
)
xt "87000,107000,90700,108000"
st "ack_force"
blo "87000,107800"
tm "WireNameMgr"
)
)
on &243
)
*600 (Wire
uid 17513,0
shape (OrthoPolyLine
uid 17514,0
va (VaSet
vasetType 3
)
xt "131000,176000,137250,176000"
pts [
"131000,176000"
"137250,176000"
]
)
end &380
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17520,0
va (VaSet
font "arial,8,0"
)
xt "133000,175000,135100,176000"
st "reset"
blo "133000,175800"
tm "WireNameMgr"
)
)
on &190
)
*601 (Wire
uid 17521,0
shape (OrthoPolyLine
uid 17522,0
va (VaSet
vasetType 3
)
xt "131000,177000,137250,177000"
pts [
"131000,177000"
"137250,177000"
]
)
end &379
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 17527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17528,0
va (VaSet
font "arial,8,0"
)
xt "133000,176000,134400,177000"
st "clk"
blo "133000,176800"
tm "WireNameMgr"
)
)
on &191
)
*602 (Wire
uid 17529,0
shape (OrthoPolyLine
uid 17530,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,171000,137250,171000"
pts [
"129000,171000"
"137250,171000"
]
)
end &381
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17536,0
va (VaSet
font "arial,8,0"
)
xt "131000,170000,133600,171000"
st "sbus_i"
blo "131000,170800"
tm "WireNameMgr"
)
)
on &214
)
*603 (Wire
uid 17537,0
shape (OrthoPolyLine
uid 17538,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,172000,137250,172000"
pts [
"129000,172000"
"137250,172000"
]
)
end &382
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17544,0
va (VaSet
font "arial,8,0"
)
xt "131000,171000,134600,172000"
st "sbus_o_3"
blo "131000,171800"
tm "WireNameMgr"
)
)
on &244
)
*604 (Wire
uid 17605,0
shape (OrthoPolyLine
uid 17606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,98000,114000,98000"
pts [
"107750,98000"
"114000,98000"
]
)
start &374
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17612,0
va (VaSet
font "arial,8,0"
)
xt "110000,97000,113600,98000"
st "sbus_o_3"
blo "110000,97800"
tm "WireNameMgr"
)
)
on &244
)
*605 (Wire
uid 25463,0
shape (OrthoPolyLine
uid 25464,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,78000,140000,78000"
pts [
"132000,78000"
"140000,78000"
]
)
start &221
end &386
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25468,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "134000,77000,137200,78000"
st "sbus_be"
blo "134000,77800"
tm "WireNameMgr"
)
)
on &387
)
*606 (Wire
uid 26044,0
shape (OrthoPolyLine
uid 26045,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,121000,161000,121000"
pts [
"153750,121000"
"161000,121000"
]
)
start &447
end &389
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26047,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "156750,120000,159550,121000"
st "sync_o"
blo "156750,120800"
tm "WireNameMgr"
)
)
on &388
)
*607 (Wire
uid 26056,0
shape (OrthoPolyLine
uid 26057,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,122000,161000,122000"
pts [
"161000,122000"
"153750,122000"
]
)
start &391
end &448
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26059,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "152000,121000,154600,122000"
st "sync_i"
blo "152000,121800"
tm "WireNameMgr"
)
)
on &390
)
*608 (Wire
uid 26890,0
shape (OrthoPolyLine
uid 26891,0
va (VaSet
vasetType 3
)
xt "153750,116000,161000,116000"
pts [
"153750,116000"
"161000,116000"
]
)
start &449
end &393
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26893,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "155750,115000,159450,116000"
st "xfer_done"
blo "155750,115800"
tm "WireNameMgr"
)
)
on &392
)
*609 (Wire
uid 26902,0
shape (OrthoPolyLine
uid 26903,0
va (VaSet
vasetType 3
)
xt "153750,117000,161000,117000"
pts [
"161000,117000"
"153750,117000"
]
)
start &395
end &446
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26905,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "154000,116000,159500,117000"
st "xfer_sync_ext"
blo "154000,116800"
tm "WireNameMgr"
)
)
on &394
)
*610 (Wire
uid 27112,0
shape (OrthoPolyLine
uid 27113,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,96000,84000,96000"
pts [
"78750,96000"
"84000,96000"
]
)
start &361
end &210
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 27116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27117,0
va (VaSet
font "arial,8,0"
)
xt "79000,95000,94700,96000"
st "sbus_i_be : (C_SLV_DATA_WIDTH/8-1:0)"
blo "79000,95800"
tm "WireNameMgr"
)
)
on &396
)
*611 (Wire
uid 27421,0
shape (OrthoPolyLine
uid 27422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,154000,123250,154000"
pts [
"95750,154000"
"123250,154000"
]
)
start &301
end &450
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27426,0
va (VaSet
font "arial,8,0"
)
xt "118000,153000,123700,154000"
st "arcache : (3:0)"
blo "118000,153800"
tm "WireNameMgr"
)
)
on &397
)
*612 (Wire
uid 27429,0
shape (OrthoPolyLine
uid 27430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95750,155000,123250,155000"
pts [
"95750,155000"
"123250,155000"
]
)
start &302
end &451
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27434,0
va (VaSet
font "arial,8,0"
)
xt "117750,154000,123750,155000"
st "awcache : (3:0)"
blo "117750,154800"
tm "WireNameMgr"
)
)
on &398
)
*613 (Wire
uid 28321,0
shape (OrthoPolyLine
uid 28322,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,95000,161000,95000"
pts [
"153750,95000"
"161000,95000"
]
)
start &456
end &407
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28324,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "152750,94000,158050,95000"
st "dma_rd_addr"
blo "152750,94800"
tm "WireNameMgr"
)
)
on &406
)
*614 (Wire
uid 28333,0
shape (OrthoPolyLine
uid 28334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,96000,161000,96000"
pts [
"153750,96000"
"161000,96000"
]
)
start &452
end &409
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28336,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "155750,95000,159750,96000"
st "dma_rdata"
blo "155750,95800"
tm "WireNameMgr"
)
)
on &408
)
*615 (Wire
uid 28345,0
shape (OrthoPolyLine
uid 28346,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,97000,161000,97000"
pts [
"153750,97000"
"161000,97000"
]
)
start &459
end &411
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28348,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "151750,96000,159850,97000"
st "dma_rd_request_size"
blo "151750,96800"
tm "WireNameMgr"
)
)
on &410
)
*616 (Wire
uid 28357,0
shape (OrthoPolyLine
uid 28358,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,98000,161000,98000"
pts [
"153750,98000"
"161000,98000"
]
)
start &463
end &412
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28360,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "152750,97000,158950,98000"
st "dma_rd_fifosize"
blo "152750,97800"
tm "WireNameMgr"
)
)
on &428
)
*617 (Wire
uid 28369,0
shape (OrthoPolyLine
uid 28370,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,104000,161000,104000"
pts [
"161000,104000"
"153750,104000"
]
)
start &414
end &458
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28372,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "151000,103000,159300,104000"
st "dma_wr_request_size"
blo "151000,103800"
tm "WireNameMgr"
)
)
on &413
)
*618 (Wire
uid 28531,0
shape (OrthoPolyLine
uid 28532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,102000,161000,102000"
pts [
"161000,102000"
"153750,102000"
]
)
start &416
end &457
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28534,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "154000,101000,159500,102000"
st "dma_wr_addr"
blo "154000,101800"
tm "WireNameMgr"
)
)
on &415
)
*619 (Wire
uid 28543,0
shape (OrthoPolyLine
uid 28544,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,103000,161000,103000"
pts [
"161000,103000"
"153750,103000"
]
)
start &418
end &454
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28546,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "151000,102000,155300,103000"
st "dma_wdata"
blo "151000,102800"
tm "WireNameMgr"
)
)
on &417
)
*620 (Wire
uid 28571,0
shape (OrthoPolyLine
uid 28572,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,105000,161000,105000"
pts [
"153750,105000"
"161000,105000"
]
)
start &462
end &419
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28574,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "152750,104000,159150,105000"
st "dma_wr_fifosize"
blo "152750,104800"
tm "WireNameMgr"
)
)
on &429
)
*621 (Wire
uid 28585,0
shape (OrthoPolyLine
uid 28586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,99000,161000,99000"
pts [
"161000,99000"
"153750,99000"
]
)
start &421
end &461
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28588,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "154000,98000,159700,99000"
st "dma_rd_mode"
blo "154000,98800"
tm "WireNameMgr"
)
)
on &420
)
*622 (Wire
uid 28597,0
shape (OrthoPolyLine
uid 28598,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153750,106000,161000,106000"
pts [
"161000,106000"
"153750,106000"
]
)
start &423
end &460
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28600,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "154000,105000,159900,106000"
st "dma_wr_mode"
blo "154000,105800"
tm "WireNameMgr"
)
)
on &422
)
*623 (Wire
uid 28609,0
shape (OrthoPolyLine
uid 28610,0
va (VaSet
vasetType 3
)
xt "153750,100000,161000,100000"
pts [
"161000,100000"
"153750,100000"
]
)
start &425
end &453
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28612,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "157000,99000,160000,100000"
st "dma_rd"
blo "157000,99800"
tm "WireNameMgr"
)
)
on &424
)
*624 (Wire
uid 28621,0
shape (OrthoPolyLine
uid 28622,0
va (VaSet
vasetType 3
)
xt "153750,107000,161000,107000"
pts [
"161000,107000"
"153750,107000"
]
)
start &427
end &455
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28624,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "157000,106000,160200,107000"
st "dma_wr"
blo "157000,106800"
tm "WireNameMgr"
)
)
on &426
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *625 (PackageList
uid 1545,0
stg "VerticalLayoutStrategy"
textVec [
*626 (Text
uid 1546,0
va (VaSet
font "arial,8,1"
)
xt "17000,35000,22400,36000"
st "Package List"
blo "17000,35800"
)
*627 (MLText
uid 1547,0
va (VaSet
font "arial,8,0"
)
xt "17000,36000,28800,42000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library work;
use work.busdef.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1548,0
stg "VerticalLayoutStrategy"
textVec [
*628 (Text
uid 1549,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*629 (Text
uid 1550,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*630 (MLText
uid 1551,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*631 (Text
uid 1552,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*632 (MLText
uid 1553,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*633 (Text
uid 1554,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*634 (MLText
uid 1555,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "2132,23,3698,1037"
viewArea "84134,78259,182393,139359"
cachedDiagramExtent "0,-15000,243000,202000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SEVILLA\\KB_Kopierer_SW,winspool,"
fileName "NUL"
toPrinter 1
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
windowsPaperType 8
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-85000,0"
lastUid 29539,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*635 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*636 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*637 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*638 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*639 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*640 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*641 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*642 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*643 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*644 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*645 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*646 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*647 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*648 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*649 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*650 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*651 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*652 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*653 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*654 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*655 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "18000,45000,23400,46000"
st "Declarations"
blo "18000,45800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "18000,46000,20700,47000"
st "Ports:"
blo "18000,46800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "18000,45000,21800,46000"
st "Pre User:"
blo "18000,45800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "18000,45000,18000,45000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "18000,46000,25100,47000"
st "Diagram Signals:"
blo "18000,46800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "18000,45000,22700,46000"
st "Post User:"
blo "18000,45800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "18000,45000,55000,52200"
st "-- #pragma translate_on
--attribute mark_debug : string;
--attribute mark_debug of init_axi_rx: signal is \"true\";
--attribute mark_debug of rxn_done: signal is \"true\";
--attribute mark_debug of target_slave_base_address: signal is \"true\";
--attribute mark_debug of rd_next: signal is \"true\";
--attribute mark_debug of rd_data: signal is \"true\";

-- #pragma translate_on"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 743,0
usingSuid 1
emptyRow *656 (LEmptyRow
)
uid 1558,0
optionalChildren [
*657 (RefLabelRowHdr
)
*658 (TitleRowHdr
)
*659 (FilterRowHdr
)
*660 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*661 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*662 (GroupColHdr
tm "GroupColHdrMgr"
)
*663 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*664 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*665 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*666 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*667 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*668 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*669 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ACLK"
t "std_logic"
prec "-- Global Clock Signal."
preAdd 0
posAdd 0
o 1
suid 95,0
)
)
uid 3488,0
)
*670 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Singal. This Signal is Active Low"
preAdd 0
posAdd 0
o 2
suid 96,0
)
)
uid 3490,0
)
*671 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 7
suid 97,0
)
)
uid 3492,0
)
*672 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 87
suid 98,0
)
)
uid 3494,0
)
*673 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 67
suid 99,0
)
)
uid 3496,0
)
*674 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 85
suid 100,0
)
)
uid 3498,0
)
*675 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 5
suid 101,0
)
)
uid 3500,0
)
*676 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 83
suid 102,0
)
)
uid 3502,0
)
*677 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 72
suid 103,0
)
)
uid 3504,0
)
*678 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 84
suid 104,0
)
)
uid 3506,0
)
*679 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 66
suid 105,0
)
)
uid 3508,0
)
*680 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 89
suid 106,0
)
)
uid 3510,0
)
*681 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 8
suid 107,0
)
)
uid 3512,0
)
*682 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 88
suid 108,0
)
)
uid 3514,0
)
*683 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 86
suid 109,0
)
)
uid 3516,0
)
*684 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 65
suid 110,0
)
)
uid 3518,0
)
*685 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 73
suid 111,0
)
)
uid 3520,0
)
*686 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 79
suid 112,0
)
)
uid 3522,0
)
*687 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 3
suid 113,0
)
)
uid 3524,0
)
*688 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 62
suid 114,0
)
)
uid 3526,0
)
*689 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 80
suid 115,0
)
)
uid 3528,0
)
*690 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 82
suid 116,0
)
)
uid 3530,0
)
*691 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 76
suid 117,0
)
)
uid 3532,0
)
*692 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 12
suid 118,0
)
)
uid 3534,0
)
*693 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 81
suid 119,0
)
)
uid 3536,0
)
*694 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 77
suid 120,0
)
)
uid 3538,0
)
*695 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 74
suid 121,0
)
)
uid 3540,0
)
*696 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 10
suid 122,0
)
)
uid 3542,0
)
*697 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 75
suid 123,0
)
)
uid 3544,0
)
*698 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 13
suid 124,0
)
)
uid 3546,0
)
*699 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 9
suid 125,0
)
)
uid 3548,0
)
*700 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 15
suid 126,0
)
)
uid 3550,0
)
*701 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 4
suid 127,0
)
)
uid 3552,0
)
*702 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 63
suid 128,0
)
)
uid 3554,0
)
*703 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 70
suid 129,0
)
)
uid 3556,0
)
*704 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 90
suid 130,0
)
)
uid 3558,0
)
*705 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 6
suid 131,0
)
)
uid 3560,0
)
*706 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 64
suid 132,0
)
)
uid 3562,0
)
*707 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 11
suid 133,0
)
)
uid 3564,0
)
*708 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 14
suid 134,0
)
)
uid 3566,0
)
*709 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 71
suid 135,0
)
)
uid 3568,0
)
*710 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 68
suid 136,0
)
)
uid 3570,0
)
*711 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 69
suid 137,0
)
)
uid 3572,0
)
*712 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 78
suid 138,0
)
)
uid 3574,0
)
*713 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "no_of_bursts_req"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 125
suid 139,0
)
)
uid 3576,0
)
*714 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "target_slave_base_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 143
suid 140,0
)
)
uid 3578,0
)
*715 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_next"
t "std_logic"
o 127
suid 141,0
)
)
uid 3580,0
)
*716 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "we_next"
t "std_logic"
o 146
suid 142,0
)
)
uid 3582,0
)
*717 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "TXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 120
suid 143,0
)
)
uid 3584,0
)
*718 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "RXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 119
suid 144,0
)
)
uid 3586,0
)
*719 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "we_data"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 145
suid 145,0
)
)
uid 3588,0
)
*720 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_data"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 126
suid 146,0
)
)
uid 3590,0
)
*721 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 147,0
)
)
uid 3592,0
)
*722 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 56
suid 148,0
)
)
uid 3594,0
)
*723 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 149,0
)
)
uid 3596,0
)
*724 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 150,0
)
)
uid 3598,0
)
*725 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 30
suid 151,0
)
)
uid 3600,0
)
*726 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 26
suid 152,0
)
)
uid 3602,0
)
*727 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 31
suid 153,0
)
)
uid 3604,0
)
*728 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 36
suid 154,0
)
)
uid 3606,0
)
*729 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 27
suid 155,0
)
)
uid 3608,0
)
*730 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 156,0
)
)
uid 3610,0
)
*731 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 28
suid 157,0
)
)
uid 3612,0
)
*732 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 33
suid 158,0
)
)
uid 3614,0
)
*733 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 34
suid 159,0
)
)
uid 3616,0
)
*734 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 35
suid 160,0
)
)
uid 3618,0
)
*735 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 37
suid 161,0
)
)
uid 3620,0
)
*736 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 162,0
)
)
uid 3622,0
)
*737 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 163,0
)
)
uid 3624,0
)
*738 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 98
suid 164,0
)
)
uid 3626,0
)
*739 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 109
suid 165,0
)
)
uid 3628,0
)
*740 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 99
suid 166,0
)
)
uid 3630,0
)
*741 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 100
suid 167,0
)
)
uid 3632,0
)
*742 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 101
suid 168,0
)
)
uid 3634,0
)
*743 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 169,0
)
)
uid 3636,0
)
*744 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 170,0
)
)
uid 3638,0
)
*745 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 104
suid 171,0
)
)
uid 3640,0
)
*746 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 103
suid 172,0
)
)
uid 3642,0
)
*747 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 106
suid 173,0
)
)
uid 3644,0
)
*748 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 174,0
)
)
uid 3646,0
)
*749 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 107
suid 175,0
)
)
uid 3648,0
)
*750 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 108
suid 176,0
)
)
uid 3650,0
)
*751 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_addr"
t "std_logic_vector"
b "(C_SLV_ADDR_WIDTH-1 DOWNTO 0)"
o 129
suid 177,0
)
)
uid 3652,0
)
*752 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_wdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
o 133
suid 178,0
)
)
uid 3654,0
)
*753 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_we"
t "std_logic"
prec "--      sbus_i         : out    sbus_i_t;
--      sbus_o         : in     sbus_o_t;
--      dummy          : out    std_logic;"
preAdd 0
o 134
suid 179,0
)
)
uid 3656,0
)
*754 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_o_rdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
o 142
suid 180,0
)
)
uid 3658,0
)
*755 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_o_ack"
t "std_logic"
o 139
suid 181,0
)
)
uid 3660,0
)
*756 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_rd"
t "std_logic"
o 132
suid 182,0
)
)
uid 3662,0
)
*757 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "reset"
t "std_logic"
posAdd 0
o 96
suid 183,0
)
)
uid 3664,0
)
*758 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 91
suid 184,0
)
)
uid 3666,0
)
*759 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 43
suid 185,0
)
)
uid 3668,0
)
*760 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 39
suid 186,0
)
)
uid 3670,0
)
*761 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 187,0
)
)
uid 3672,0
)
*762 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
posAdd 0
o 25
suid 188,0
)
)
uid 3674,0
)
*763 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 42
suid 189,0
)
)
uid 3676,0
)
*764 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
preAdd 0
posAdd 0
o 55
suid 190,0
)
)
uid 3678,0
)
*765 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 53
suid 191,0
)
)
uid 3680,0
)
*766 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 192,0
)
)
uid 3682,0
)
*767 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 49
suid 193,0
)
)
uid 3684,0
)
*768 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 47
suid 194,0
)
)
uid 3686,0
)
*769 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 46
suid 195,0
)
)
uid 3688,0
)
*770 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 45
suid 196,0
)
)
uid 3690,0
)
*771 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 41
suid 197,0
)
)
uid 3692,0
)
*772 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 198,0
)
)
uid 3694,0
)
*773 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 40
suid 199,0
)
)
uid 3696,0
)
*774 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 48
suid 200,0
)
)
uid 3698,0
)
*775 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "INIT_AXI_TX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 118
suid 201,0
)
)
uid 3700,0
)
*776 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "INIT_AXI_RX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 117
suid 202,0
)
)
uid 3702,0
)
*777 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 128
suid 237,0
)
)
uid 4458,0
)
*778 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_0"
t "sbus_o_t"
o 136
suid 405,0
)
)
uid 7864,0
)
*779 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_i_in"
t "sbus_i_t"
o 131
suid 407,0
)
)
uid 7868,0
)
*780 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_mux"
t "sbus_o_t"
o 140
suid 408,0
)
)
uid 7870,0
)
*781 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 135
suid 486,0
)
)
uid 9354,0
)
*782 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 110
suid 488,0
)
)
uid 9984,0
)
*783 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 113
suid 490,0
)
)
uid 9986,0
)
*784 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_we"
t "std_logic"
o 114
suid 492,0
)
)
uid 9988,0
)
*785 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_rd"
t "std_logic"
o 112
suid 494,0
)
)
uid 9990,0
)
*786 (LeafLogPort
port (LogicalPort
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 59
suid 496,0
)
)
uid 9992,0
)
*787 (LeafLogPort
port (LogicalPort
decl (Decl
n "sbus_ack"
t "std_logic"
o 58
suid 498,0
)
)
uid 9994,0
)
*788 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "irq"
t "std_logic"
o 95
suid 499,0
)
)
uid 10804,0
)
*789 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_2"
t "sbus_o_t"
o 137
suid 520,0
)
)
uid 12362,0
)
*790 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_null"
t "sbus_o_t"
o 141
suid 560,0
)
)
uid 13277,0
)
*791 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "timer_stb"
t "std_logic_vector"
b "(7 downto 0)"
o 144
suid 562,0
)
)
uid 13451,0
)
*792 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ack_cnt"
t "std_logic_vector"
b "(3 downto 0)"
o 121
suid 594,0
)
)
uid 17208,0
)
*793 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ack_force"
t "std_logic"
o 122
suid 596,0
)
)
uid 17210,0
)
*794 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_3"
t "sbus_o_t"
o 138
suid 597,0
)
)
uid 17547,0
)
*795 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 111
suid 703,0
)
)
uid 25477,0
)
*796 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 115
suid 711,0
)
)
uid 26090,0
)
*797 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 60
suid 712,0
)
)
uid 26092,0
)
*798 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xfer_done"
t "std_logic"
o 116
suid 721,0
)
)
uid 26912,0
)
*799 (LeafLogPort
port (LogicalPort
decl (Decl
n "xfer_sync_ext"
t "std_logic"
o 61
suid 722,0
)
)
uid 26914,0
)
*800 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_be"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH/8-1 downto 0)"
o 130
suid 723,0
)
)
uid 27118,0
)
*801 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "arcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 123
suid 724,0
)
)
uid 27443,0
)
*802 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "awcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 124
suid 725,0
)
)
uid 27445,0
)
*803 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_rd_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 17
suid 728,0
)
)
uid 28553,0
)
*804 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dma_rdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 93
suid 729,0
)
)
uid 28555,0
)
*805 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_rd_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 19
suid 730,0
)
)
uid 28557,0
)
*806 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_wr_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 24
suid 732,0
)
)
uid 28561,0
)
*807 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_wr_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 22
suid 733,0
)
)
uid 28563,0
)
*808 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_wdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 20
suid 734,0
)
)
uid 28565,0
)
*809 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_rd_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 18
suid 738,0
)
)
uid 28635,0
)
*810 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_wr_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 23
suid 739,0
)
)
uid 28637,0
)
*811 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_rd"
t "std_logic"
o 16
suid 740,0
)
)
uid 28639,0
)
*812 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_wr"
t "std_logic"
o 21
suid 741,0
)
)
uid 28641,0
)
*813 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dma_rd_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 92
suid 742,0
)
)
uid 28655,0
)
*814 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dma_wr_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 94
suid 743,0
)
)
uid 28657,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1571,0
optionalChildren [
*815 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *816 (MRCItem
litem &656
pos 146
dimension 20
)
uid 1573,0
optionalChildren [
*817 (MRCItem
litem &657
pos 0
dimension 20
uid 1574,0
)
*818 (MRCItem
litem &658
pos 1
dimension 23
uid 1575,0
)
*819 (MRCItem
litem &659
pos 2
hidden 1
dimension 20
uid 1576,0
)
*820 (MRCItem
litem &669
pos 0
dimension 20
uid 3489,0
)
*821 (MRCItem
litem &670
pos 1
dimension 20
uid 3491,0
)
*822 (MRCItem
litem &671
pos 2
dimension 20
uid 3493,0
)
*823 (MRCItem
litem &672
pos 3
dimension 20
uid 3495,0
)
*824 (MRCItem
litem &673
pos 4
dimension 20
uid 3497,0
)
*825 (MRCItem
litem &674
pos 5
dimension 20
uid 3499,0
)
*826 (MRCItem
litem &675
pos 6
dimension 20
uid 3501,0
)
*827 (MRCItem
litem &676
pos 7
dimension 20
uid 3503,0
)
*828 (MRCItem
litem &677
pos 8
dimension 20
uid 3505,0
)
*829 (MRCItem
litem &678
pos 9
dimension 20
uid 3507,0
)
*830 (MRCItem
litem &679
pos 10
dimension 20
uid 3509,0
)
*831 (MRCItem
litem &680
pos 11
dimension 20
uid 3511,0
)
*832 (MRCItem
litem &681
pos 12
dimension 20
uid 3513,0
)
*833 (MRCItem
litem &682
pos 13
dimension 20
uid 3515,0
)
*834 (MRCItem
litem &683
pos 14
dimension 20
uid 3517,0
)
*835 (MRCItem
litem &684
pos 15
dimension 20
uid 3519,0
)
*836 (MRCItem
litem &685
pos 16
dimension 20
uid 3521,0
)
*837 (MRCItem
litem &686
pos 17
dimension 20
uid 3523,0
)
*838 (MRCItem
litem &687
pos 18
dimension 20
uid 3525,0
)
*839 (MRCItem
litem &688
pos 19
dimension 20
uid 3527,0
)
*840 (MRCItem
litem &689
pos 20
dimension 20
uid 3529,0
)
*841 (MRCItem
litem &690
pos 21
dimension 20
uid 3531,0
)
*842 (MRCItem
litem &691
pos 22
dimension 20
uid 3533,0
)
*843 (MRCItem
litem &692
pos 23
dimension 20
uid 3535,0
)
*844 (MRCItem
litem &693
pos 24
dimension 20
uid 3537,0
)
*845 (MRCItem
litem &694
pos 25
dimension 20
uid 3539,0
)
*846 (MRCItem
litem &695
pos 26
dimension 20
uid 3541,0
)
*847 (MRCItem
litem &696
pos 27
dimension 20
uid 3543,0
)
*848 (MRCItem
litem &697
pos 28
dimension 20
uid 3545,0
)
*849 (MRCItem
litem &698
pos 29
dimension 20
uid 3547,0
)
*850 (MRCItem
litem &699
pos 30
dimension 20
uid 3549,0
)
*851 (MRCItem
litem &700
pos 31
dimension 20
uid 3551,0
)
*852 (MRCItem
litem &701
pos 32
dimension 20
uid 3553,0
)
*853 (MRCItem
litem &702
pos 33
dimension 20
uid 3555,0
)
*854 (MRCItem
litem &703
pos 34
dimension 20
uid 3557,0
)
*855 (MRCItem
litem &704
pos 35
dimension 20
uid 3559,0
)
*856 (MRCItem
litem &705
pos 36
dimension 20
uid 3561,0
)
*857 (MRCItem
litem &706
pos 37
dimension 20
uid 3563,0
)
*858 (MRCItem
litem &707
pos 38
dimension 20
uid 3565,0
)
*859 (MRCItem
litem &708
pos 39
dimension 20
uid 3567,0
)
*860 (MRCItem
litem &709
pos 40
dimension 20
uid 3569,0
)
*861 (MRCItem
litem &710
pos 41
dimension 20
uid 3571,0
)
*862 (MRCItem
litem &711
pos 42
dimension 20
uid 3573,0
)
*863 (MRCItem
litem &712
pos 43
dimension 20
uid 3575,0
)
*864 (MRCItem
litem &713
pos 119
dimension 20
uid 3577,0
)
*865 (MRCItem
litem &714
pos 120
dimension 20
uid 3579,0
)
*866 (MRCItem
litem &715
pos 121
dimension 20
uid 3581,0
)
*867 (MRCItem
litem &716
pos 122
dimension 20
uid 3583,0
)
*868 (MRCItem
litem &717
pos 123
dimension 20
uid 3585,0
)
*869 (MRCItem
litem &718
pos 124
dimension 20
uid 3587,0
)
*870 (MRCItem
litem &719
pos 125
dimension 20
uid 3589,0
)
*871 (MRCItem
litem &720
pos 126
dimension 20
uid 3591,0
)
*872 (MRCItem
litem &721
pos 44
dimension 20
uid 3593,0
)
*873 (MRCItem
litem &722
pos 45
dimension 20
uid 3595,0
)
*874 (MRCItem
litem &723
pos 46
dimension 20
uid 3597,0
)
*875 (MRCItem
litem &724
pos 47
dimension 20
uid 3599,0
)
*876 (MRCItem
litem &725
pos 48
dimension 20
uid 3601,0
)
*877 (MRCItem
litem &726
pos 49
dimension 20
uid 3603,0
)
*878 (MRCItem
litem &727
pos 50
dimension 20
uid 3605,0
)
*879 (MRCItem
litem &728
pos 51
dimension 20
uid 3607,0
)
*880 (MRCItem
litem &729
pos 52
dimension 20
uid 3609,0
)
*881 (MRCItem
litem &730
pos 53
dimension 20
uid 3611,0
)
*882 (MRCItem
litem &731
pos 54
dimension 20
uid 3613,0
)
*883 (MRCItem
litem &732
pos 55
dimension 20
uid 3615,0
)
*884 (MRCItem
litem &733
pos 56
dimension 20
uid 3617,0
)
*885 (MRCItem
litem &734
pos 57
dimension 20
uid 3619,0
)
*886 (MRCItem
litem &735
pos 58
dimension 20
uid 3621,0
)
*887 (MRCItem
litem &736
pos 59
dimension 20
uid 3623,0
)
*888 (MRCItem
litem &737
pos 60
dimension 20
uid 3625,0
)
*889 (MRCItem
litem &738
pos 61
dimension 20
uid 3627,0
)
*890 (MRCItem
litem &739
pos 62
dimension 20
uid 3629,0
)
*891 (MRCItem
litem &740
pos 63
dimension 20
uid 3631,0
)
*892 (MRCItem
litem &741
pos 64
dimension 20
uid 3633,0
)
*893 (MRCItem
litem &742
pos 65
dimension 20
uid 3635,0
)
*894 (MRCItem
litem &743
pos 66
dimension 20
uid 3637,0
)
*895 (MRCItem
litem &744
pos 67
dimension 20
uid 3639,0
)
*896 (MRCItem
litem &745
pos 68
dimension 20
uid 3641,0
)
*897 (MRCItem
litem &746
pos 69
dimension 20
uid 3643,0
)
*898 (MRCItem
litem &747
pos 70
dimension 20
uid 3645,0
)
*899 (MRCItem
litem &748
pos 71
dimension 20
uid 3647,0
)
*900 (MRCItem
litem &749
pos 72
dimension 20
uid 3649,0
)
*901 (MRCItem
litem &750
pos 73
dimension 20
uid 3651,0
)
*902 (MRCItem
litem &751
pos 127
dimension 20
uid 3653,0
)
*903 (MRCItem
litem &752
pos 128
dimension 20
uid 3655,0
)
*904 (MRCItem
litem &753
pos 129
dimension 20
uid 3657,0
)
*905 (MRCItem
litem &754
pos 130
dimension 20
uid 3659,0
)
*906 (MRCItem
litem &755
pos 131
dimension 20
uid 3661,0
)
*907 (MRCItem
litem &756
pos 132
dimension 20
uid 3663,0
)
*908 (MRCItem
litem &757
pos 90
dimension 20
uid 3665,0
)
*909 (MRCItem
litem &758
pos 91
dimension 20
uid 3667,0
)
*910 (MRCItem
litem &759
pos 74
dimension 20
uid 3669,0
)
*911 (MRCItem
litem &760
pos 75
dimension 20
uid 3671,0
)
*912 (MRCItem
litem &761
pos 76
dimension 20
uid 3673,0
)
*913 (MRCItem
litem &762
pos 77
dimension 20
uid 3675,0
)
*914 (MRCItem
litem &763
pos 78
dimension 20
uid 3677,0
)
*915 (MRCItem
litem &764
pos 79
dimension 20
uid 3679,0
)
*916 (MRCItem
litem &765
pos 80
dimension 20
uid 3681,0
)
*917 (MRCItem
litem &766
pos 81
dimension 20
uid 3683,0
)
*918 (MRCItem
litem &767
pos 82
dimension 20
uid 3685,0
)
*919 (MRCItem
litem &768
pos 83
dimension 20
uid 3687,0
)
*920 (MRCItem
litem &769
pos 84
dimension 20
uid 3689,0
)
*921 (MRCItem
litem &770
pos 85
dimension 20
uid 3691,0
)
*922 (MRCItem
litem &771
pos 86
dimension 20
uid 3693,0
)
*923 (MRCItem
litem &772
pos 87
dimension 20
uid 3695,0
)
*924 (MRCItem
litem &773
pos 88
dimension 20
uid 3697,0
)
*925 (MRCItem
litem &774
pos 89
dimension 20
uid 3699,0
)
*926 (MRCItem
litem &775
pos 133
dimension 20
uid 3701,0
)
*927 (MRCItem
litem &776
pos 134
dimension 20
uid 3703,0
)
*928 (MRCItem
litem &777
pos 117
dimension 20
uid 4459,0
)
*929 (MRCItem
litem &778
pos 135
dimension 20
uid 7865,0
)
*930 (MRCItem
litem &779
pos 136
dimension 20
uid 7869,0
)
*931 (MRCItem
litem &780
pos 137
dimension 20
uid 7871,0
)
*932 (MRCItem
litem &781
pos 118
dimension 20
uid 9355,0
)
*933 (MRCItem
litem &782
pos 92
dimension 20
uid 9985,0
)
*934 (MRCItem
litem &783
pos 93
dimension 20
uid 9987,0
)
*935 (MRCItem
litem &784
pos 94
dimension 20
uid 9989,0
)
*936 (MRCItem
litem &785
pos 95
dimension 20
uid 9991,0
)
*937 (MRCItem
litem &786
pos 96
dimension 20
uid 9993,0
)
*938 (MRCItem
litem &787
pos 97
dimension 20
uid 9995,0
)
*939 (MRCItem
litem &788
pos 98
dimension 20
uid 10805,0
)
*940 (MRCItem
litem &789
pos 138
dimension 20
uid 12363,0
)
*941 (MRCItem
litem &790
pos 139
dimension 20
uid 13278,0
)
*942 (MRCItem
litem &791
pos 116
dimension 20
uid 13450,0
)
*943 (MRCItem
litem &792
pos 140
dimension 20
uid 17209,0
)
*944 (MRCItem
litem &793
pos 141
dimension 20
uid 17211,0
)
*945 (MRCItem
litem &794
pos 142
dimension 20
uid 17548,0
)
*946 (MRCItem
litem &795
pos 99
dimension 20
uid 25478,0
)
*947 (MRCItem
litem &796
pos 100
dimension 20
uid 26091,0
)
*948 (MRCItem
litem &797
pos 101
dimension 20
uid 26093,0
)
*949 (MRCItem
litem &798
pos 102
dimension 20
uid 26913,0
)
*950 (MRCItem
litem &799
pos 103
dimension 20
uid 26915,0
)
*951 (MRCItem
litem &800
pos 143
dimension 20
uid 27119,0
)
*952 (MRCItem
litem &801
pos 144
dimension 20
uid 27444,0
)
*953 (MRCItem
litem &802
pos 145
dimension 20
uid 27446,0
)
*954 (MRCItem
litem &803
pos 104
dimension 20
uid 28554,0
)
*955 (MRCItem
litem &804
pos 105
dimension 20
uid 28556,0
)
*956 (MRCItem
litem &805
pos 106
dimension 20
uid 28558,0
)
*957 (MRCItem
litem &806
pos 107
dimension 20
uid 28562,0
)
*958 (MRCItem
litem &807
pos 108
dimension 20
uid 28564,0
)
*959 (MRCItem
litem &808
pos 109
dimension 20
uid 28566,0
)
*960 (MRCItem
litem &809
pos 110
dimension 20
uid 28636,0
)
*961 (MRCItem
litem &810
pos 111
dimension 20
uid 28638,0
)
*962 (MRCItem
litem &811
pos 112
dimension 20
uid 28640,0
)
*963 (MRCItem
litem &812
pos 113
dimension 20
uid 28642,0
)
*964 (MRCItem
litem &813
pos 114
dimension 20
uid 28656,0
)
*965 (MRCItem
litem &814
pos 115
dimension 20
uid 28658,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1577,0
optionalChildren [
*966 (MRCItem
litem &660
pos 0
dimension 20
uid 1578,0
)
*967 (MRCItem
litem &662
pos 1
dimension 50
uid 1579,0
)
*968 (MRCItem
litem &663
pos 2
dimension 100
uid 1580,0
)
*969 (MRCItem
litem &664
pos 3
dimension 50
uid 1581,0
)
*970 (MRCItem
litem &665
pos 4
dimension 100
uid 1582,0
)
*971 (MRCItem
litem &666
pos 5
dimension 100
uid 1583,0
)
*972 (MRCItem
litem &667
pos 6
dimension 50
uid 1584,0
)
*973 (MRCItem
litem &668
pos 7
dimension 80
uid 1585,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1572,0
vaOverrides [
]
)
]
)
uid 1557,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *974 (LEmptyRow
)
uid 1587,0
optionalChildren [
*975 (RefLabelRowHdr
)
*976 (TitleRowHdr
)
*977 (FilterRowHdr
)
*978 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*979 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*980 (GroupColHdr
tm "GroupColHdrMgr"
)
*981 (NameColHdr
tm "GenericNameColHdrMgr"
)
*982 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*983 (InitColHdr
tm "GenericValueColHdrMgr"
)
*984 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*985 (EolColHdr
tm "GenericEolColHdrMgr"
)
*986 (LogGeneric
generic (GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "64"
)
uid 4093,0
)
*987 (LogGeneric
generic (GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "0"
)
uid 4095,0
)
*988 (LogGeneric
generic (GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "0"
)
uid 4097,0
)
*989 (LogGeneric
generic (GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
)
uid 4099,0
)
*990 (LogGeneric
generic (GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "0"
)
uid 4101,0
)
*991 (LogGeneric
generic (GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "64"
)
uid 4103,0
)
*992 (LogGeneric
generic (GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "1"
)
uid 4105,0
)
*993 (LogGeneric
generic (GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "0"
)
uid 4107,0
)
*994 (LogGeneric
generic (GiElement
name "C_M00_AXI_TARGET_SLAVE_BASE_ADDR"
type "std_logic_vector"
value "x\"40000000\""
pr "-- Parameters of Axi Master Bus Interface M00_AXI"
apr 0
)
uid 4109,0
)
*995 (LogGeneric
generic (GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "0"
)
uid 4111,0
)
*996 (LogGeneric
generic (GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "18"
)
uid 4113,0
)
*997 (LogGeneric
generic (GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "0"
)
uid 4115,0
)
*998 (LogGeneric
generic (GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "0"
)
uid 4117,0
)
*999 (LogGeneric
generic (GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "0"
)
uid 4119,0
)
*1000 (LogGeneric
generic (GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
uid 4121,0
)
*1001 (LogGeneric
generic (GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "1"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
uid 4123,0
)
*1002 (LogGeneric
generic (GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "0"
)
uid 4125,0
)
*1003 (LogGeneric
generic (GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "0"
)
uid 4127,0
)
*1004 (LogGeneric
generic (GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
uid 4152,0
)
*1005 (LogGeneric
generic (GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
uid 4154,0
)
*1006 (LogGeneric
generic (GiElement
name "C_SLOT_NUM"
type "integer"
value "30"
)
uid 13467,0
)
*1007 (LogGeneric
generic (GiElement
name "C_SYNC_WIDTH"
type "integer"
value "100"
)
uid 13469,0
)
*1008 (LogGeneric
generic (GiElement
name "C_CORE_CLK_FREQ"
type "integer"
value "100000000"
)
uid 26791,0
)
*1009 (LogGeneric
generic (GiElement
name "C_USE_TARGET_ADDR_FIFO"
type "boolean"
value "false"
)
uid 29141,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1599,0
optionalChildren [
*1010 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *1011 (MRCItem
litem &974
pos 24
dimension 20
)
uid 1601,0
optionalChildren [
*1012 (MRCItem
litem &975
pos 0
dimension 20
uid 1602,0
)
*1013 (MRCItem
litem &976
pos 1
dimension 23
uid 1603,0
)
*1014 (MRCItem
litem &977
pos 2
hidden 1
dimension 20
uid 1604,0
)
*1015 (MRCItem
litem &986
pos 0
dimension 20
uid 4092,0
)
*1016 (MRCItem
litem &987
pos 1
dimension 20
uid 4094,0
)
*1017 (MRCItem
litem &988
pos 2
dimension 20
uid 4096,0
)
*1018 (MRCItem
litem &989
pos 3
dimension 20
uid 4098,0
)
*1019 (MRCItem
litem &990
pos 4
dimension 20
uid 4100,0
)
*1020 (MRCItem
litem &991
pos 5
dimension 20
uid 4102,0
)
*1021 (MRCItem
litem &992
pos 6
dimension 20
uid 4104,0
)
*1022 (MRCItem
litem &993
pos 7
dimension 20
uid 4106,0
)
*1023 (MRCItem
litem &994
pos 8
dimension 20
uid 4108,0
)
*1024 (MRCItem
litem &995
pos 9
dimension 20
uid 4110,0
)
*1025 (MRCItem
litem &996
pos 10
dimension 20
uid 4112,0
)
*1026 (MRCItem
litem &997
pos 11
dimension 20
uid 4114,0
)
*1027 (MRCItem
litem &998
pos 12
dimension 20
uid 4116,0
)
*1028 (MRCItem
litem &999
pos 13
dimension 20
uid 4118,0
)
*1029 (MRCItem
litem &1000
pos 14
dimension 20
uid 4120,0
)
*1030 (MRCItem
litem &1001
pos 15
dimension 20
uid 4122,0
)
*1031 (MRCItem
litem &1002
pos 16
dimension 20
uid 4124,0
)
*1032 (MRCItem
litem &1003
pos 17
dimension 20
uid 4126,0
)
*1033 (MRCItem
litem &1004
pos 18
dimension 20
uid 4151,0
)
*1034 (MRCItem
litem &1005
pos 19
dimension 20
uid 4153,0
)
*1035 (MRCItem
litem &1006
pos 20
dimension 20
uid 13466,0
)
*1036 (MRCItem
litem &1007
pos 21
dimension 20
uid 13468,0
)
*1037 (MRCItem
litem &1008
pos 22
dimension 20
uid 26792,0
)
*1038 (MRCItem
litem &1009
pos 23
dimension 20
uid 29142,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1605,0
optionalChildren [
*1039 (MRCItem
litem &978
pos 0
dimension 20
uid 1606,0
)
*1040 (MRCItem
litem &980
pos 1
dimension 50
uid 1607,0
)
*1041 (MRCItem
litem &981
pos 2
dimension 314
uid 1608,0
)
*1042 (MRCItem
litem &982
pos 3
dimension 100
uid 1609,0
)
*1043 (MRCItem
litem &983
pos 4
dimension 50
uid 1610,0
)
*1044 (MRCItem
litem &984
pos 5
dimension 50
uid 1611,0
)
*1045 (MRCItem
litem &985
pos 6
dimension 80
uid 1612,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1600,0
vaOverrides [
]
)
]
)
uid 1586,0
type 1
)
activeModelName "BlockDiag"
frameCount 1
)
