# lab-verilog

This repos is used for HUST `verilog` lab, including instructions, templates and my implements.

## Requirement

All codes pass testbenches under `Xilinx Vivado 2019`. I highly recommend you to use a lower version because `Xilinx Vivado 2019` is sooooooooo slow :(
