$date
	Sat Oct 22 20:14:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#187054
b1100 &
b1100 %
1$
b1100 !
1"
#187055
0"
#187058
b110 &
b110 %
#187062
b11 &
b11 %
#187066
b1010 &
b1010 %
#187070
b101 &
b101 %
#187074
b10000 &
b10000 %
#187078
b1000 &
b1000 %
#187082
b100 &
b100 %
#187086
b10 &
b10 %
#187090
b1 &
b1 %
1#
#187094
b0 &
0#
b0 %
0$
#1181813
b1001 !
1"
#1181814
b1001 &
b1001 %
1$
#1181815
0"
#1181818
b11100 &
b11100 %
#1181822
b1110 &
b1110 %
#1181826
b111 &
b111 %
#1181830
b10110 &
b10110 %
#1181834
b1011 &
b1011 %
#1181838
b100010 &
b100010 %
#1181842
b10001 &
b10001 %
#1181846
b110100 &
b110100 %
#1181850
b11010 &
b11010 %
#1181854
b1101 &
b1101 %
#1181858
b101000 &
b101000 %
#1181862
b10100 &
b10100 %
#1181866
b1010 &
b1010 %
#1181870
b101 &
b101 %
#1181874
b10000 &
b10000 %
#1181878
b1000 &
b1000 %
#1181882
b100 &
b100 %
#1181886
b10 &
b10 %
#1181890
b1 &
b1 %
1#
#1181894
b0 &
0#
b0 %
0$
#2166634
b1100 &
b1100 %
1$
b1100 !
1"
#2166635
0"
#2166638
b110 &
b110 %
#2166642
b11 &
b11 %
#2166646
b1010 &
b1010 %
#2166650
b101 &
b101 %
#2166654
b10000 &
b10000 %
#2166658
b1000 &
b1000 %
#2166662
b100 &
b100 %
#2166666
b10 &
b10 %
#2166670
b1 &
1#
b1 %
#2166674
b0 &
b0 %
0#
0$
#4500012
