#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 00:40:18 2026
# Process ID: 2228
# Current directory: D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log rv_pl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rv_pl.tcl
# Log file: D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.runs/synth_1/rv_pl.vds
# Journal file: D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.runs/synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34193 MB
#-----------------------------------------------------------
source rv_pl.tcl -notrace
Command: synth_design -top rv_pl -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26912
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv_pl' [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/rv_pl.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/Register_File.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (1#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/Register_File.v:1]
ERROR: [Synth 8-448] named port connection 'rst_n' does not exist for instance 'RF' of module 'Register_File' [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/rv_pl.v:76]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'RF' of module 'Register_File' [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/rv_pl.v:77]
ERROR: [Synth 8-448] named port connection 'A1' does not exist for instance 'RF' of module 'Register_File' [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/rv_pl.v:78]
ERROR: [Synth 8-448] named port connection 'A2' does not exist for instance 'RF' of module 'Register_File' [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/rv_pl.v:79]
ERROR: [Synth 8-448] named port connection 'A3' does not exist for instance 'RF' of module 'Register_File' [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/rv_pl.v:80]
ERROR: [Synth 8-448] named port connection 'WD' does not exist for instance 'RF' of module 'Register_File' [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/rv_pl.v:81]
ERROR: [Synth 8-439] module 'Datapath' not found [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/rv_pl.v:87]
ERROR: [Synth 8-6156] failed synthesizing module 'rv_pl' [D:/FPGA/RISCV-with-FPGA/vivado-p/project_1/project_1.srcs/sources_1/imports/RISCV-source/rv_pl.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.191 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 00:40:31 2026...
