<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/component/component_sdramc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_063a3d76154bf3c24738e370a948fe65.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_sdramc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="same70_2component_2component__sdramc_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAME70_SDRAMC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAME70_SDRAMC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#af2d458a78e4c77f355f21cab77f9f1a6">   42</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sdramc.xhtml#af2d458a78e4c77f355f21cab77f9f1a6">SDRAMC_MR</a>;        </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#a03181151411a263f647c5a9c5cfeb5a7">   43</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sdramc.xhtml#a03181151411a263f647c5a9c5cfeb5a7">SDRAMC_TR</a>;        </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#ad5289b590d79aa35b2fc67f8dd541472">   44</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sdramc.xhtml#ad5289b590d79aa35b2fc67f8dd541472">SDRAMC_CR</a>;        </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#a0d32df6393855cb5975cd65897af5666">   45</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[1];</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#a6c382174343ce3cf18c75b9964da720a">   46</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sdramc.xhtml#a6c382174343ce3cf18c75b9964da720a">SDRAMC_LPR</a>;       </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#a3e48c0937021fe6485922f6348007dc9">   47</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_sdramc.xhtml#a3e48c0937021fe6485922f6348007dc9">SDRAMC_IER</a>;       </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#a796da8a069bc630a89205f92e12f795a">   48</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_sdramc.xhtml#a796da8a069bc630a89205f92e12f795a">SDRAMC_IDR</a>;       </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#ad8aa8e0309c7fce327dd9b13194e551d">   49</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_sdramc.xhtml#ad8aa8e0309c7fce327dd9b13194e551d">SDRAMC_IMR</a>;       </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#a9ecf92e99d63d1d15fc8bf1386116e14">   50</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_sdramc.xhtml#a9ecf92e99d63d1d15fc8bf1386116e14">SDRAMC_ISR</a>;       </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#a87688d89689397e2bdbec196177c08c9">   51</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sdramc.xhtml#a87688d89689397e2bdbec196177c08c9">SDRAMC_MDR</a>;       </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#ab4d0e677ef10512e2799b01c07c2c40e">   52</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sdramc.xhtml#ab4d0e677ef10512e2799b01c07c2c40e">SDRAMC_CFR1</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#a962d50372bb8acc1d7038967d1611e92">   53</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sdramc.xhtml#a962d50372bb8acc1d7038967d1611e92">SDRAMC_OCMS</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#a70166aa64c94c302923d050f0dc5bbbe">   54</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_sdramc.xhtml#a70166aa64c94c302923d050f0dc5bbbe">SDRAMC_OCMS_KEY1</a>; </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_sdramc.xhtml#a1a1541444f30d218c1169598def98c53">   55</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_sdramc.xhtml#a1a1541444f30d218c1169598def98c53">SDRAMC_OCMS_KEY2</a>; </div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;} <a class="code" href="struct_sdramc.xhtml">Sdramc</a>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* -------- SDRAMC_MR : (SDRAMC Offset: 0x00) SDRAMC Mode Register -------- */</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga7b83413d76755c787d191f8d7932aae5">   59</a></span>&#160;<span class="preprocessor">#define SDRAMC_MR_MODE_Pos 0</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gacdaa60492ad3d7bd04418bc59565bae0">   60</a></span>&#160;<span class="preprocessor">#define SDRAMC_MR_MODE_Msk (0x7u &lt;&lt; SDRAMC_MR_MODE_Pos) </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga1473c82ad59ab1ed88fb9574495f6a3a">   61</a></span>&#160;<span class="preprocessor">#define SDRAMC_MR_MODE(value) ((SDRAMC_MR_MODE_Msk &amp; ((value) &lt;&lt; SDRAMC_MR_MODE_Pos)))</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga0c4706f6a74025d5616e1571c4714f48">   62</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_NORMAL (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga82e6fe3eaee26b352b8a8315c6204ae9">   63</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_NOP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaba1d17ced40da09fb053ffdc01ba3371">   64</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_ALLBANKS_PRECHARGE (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga6160e388cd7337dba8671ed252fdacb0">   65</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_LOAD_MODEREG (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga41dfbb10fec9b1a9904dd3fce69713df">   66</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_AUTO_REFRESH (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga1ca10930eee15e668c7f807a234ad296">   67</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_EXT_LOAD_MODEREG (0x5u &lt;&lt; 0) </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga6872fc258eb413ae1d9224577c0f943f">   68</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_DEEP_POWERDOWN (0x6u &lt;&lt; 0) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_TR : (SDRAMC Offset: 0x04) SDRAMC Refresh Timer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga2beca5089dcffd6ba940bd1bdb676bc6">   70</a></span>&#160;<span class="preprocessor">#define SDRAMC_TR_COUNT_Pos 0</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaca4fbaaa50b44ea9388e2020a879870c">   71</a></span>&#160;<span class="preprocessor">#define SDRAMC_TR_COUNT_Msk (0xfffu &lt;&lt; SDRAMC_TR_COUNT_Pos) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gafc355de6cddf48f11461c56d1cb46c97">   72</a></span>&#160;<span class="preprocessor">#define SDRAMC_TR_COUNT(value) ((SDRAMC_TR_COUNT_Msk &amp; ((value) &lt;&lt; SDRAMC_TR_COUNT_Pos)))</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* -------- SDRAMC_CR : (SDRAMC Offset: 0x08) SDRAMC Configuration Register -------- */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga41dc93e46bc0cf2fb176ef88a48b3d27">   74</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NC_Pos 0</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga1797ab12602a16425aa7673061022f49">   75</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NC_Msk (0x3u &lt;&lt; SDRAMC_CR_NC_Pos) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga31b2a81761c85b0456fabe0dd17c28bc">   76</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NC(value) ((SDRAMC_CR_NC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_NC_Pos)))</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga6a42732fa0a63d5107af0df282b0b991">   77</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NC_COL8 (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaf7a435ff523a39fef93816ea28f59a77">   78</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NC_COL9 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga5147593b19e8e0b404ffabc5bd626cb8">   79</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NC_COL10 (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga3c75bffcfadcd9979e72cec01fa1957b">   80</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NC_COL11 (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga1778147fa08d5e7184bcace07008b30b">   81</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NR_Pos 2</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga3534444ef11950673112c0ca84da1607">   82</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NR_Msk (0x3u &lt;&lt; SDRAMC_CR_NR_Pos) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaff3c51cd62458e6e25e809ca22ba929b">   83</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NR(value) ((SDRAMC_CR_NR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_NR_Pos)))</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga00df4e255ec24d32ee007d94abeff9d4">   84</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NR_ROW11 (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga4922349dfc2b0d71b5205c260039c0d9">   85</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NR_ROW12 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaba863b1112fe45c0845e1b5f7ea0e971">   86</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NR_ROW13 (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaa83f9d512592a007f4177d8b21aceeb9">   87</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NB (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga09c966d636598efa8ace4332cdbcea30">   88</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NB_BANK2 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga09e41a7ce39344dc1935953089d10a21">   89</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NB_BANK4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga037d40cbb2c2ecb7f37a12f510dc7295">   90</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_CAS_Pos 5</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga3e368b10da60b3485eee4abc3dd4037a">   91</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_CAS_Msk (0x3u &lt;&lt; SDRAMC_CR_CAS_Pos) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga461f85846c604ec051beff5e76c76668">   92</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_CAS(value) ((SDRAMC_CR_CAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_CAS_Pos)))</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga512aa52caf5e6b321cecb9e30094b5d2">   93</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY1 (0x0u &lt;&lt; 5) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga85b63ae30dbc3d2139e4958f76f2ebaf">   94</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY2 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga7cc4aaf33734f3fe0f86f512d2170e19">   95</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY3 (0x2u &lt;&lt; 5) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga9bc861e1465dd27311ec35978f066d51">   96</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_DBW (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gab11cbeeadb10a5ea0e812940afc6a525">   97</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TWR_Pos 8</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga0029b715093ee8046f1ed2d5d8fda9f3">   98</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TWR_Msk (0xfu &lt;&lt; SDRAMC_CR_TWR_Pos) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga8f3147e76e93a2925737fd1a3cc26c3f">   99</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TWR(value) ((SDRAMC_CR_TWR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TWR_Pos)))</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaa7d7a95f3b81570c423b2f2f1ac9cf1f">  100</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_Pos 12</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga182e47239305c61c0c43aa8895ca8317">  101</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_Msk (0xfu &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga623cac6db29b9321ff334c1b70f14991">  102</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRC_TRFC(value) ((SDRAMC_CR_TRC_TRFC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos)))</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gacf1c97a4c91fac76bf280afd5125529a">  103</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRP_Pos 16</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga337da762fbb5777b101154a98952b6cd">  104</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRP_Msk (0xfu &lt;&lt; SDRAMC_CR_TRP_Pos) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga170e2cc431a2c063a4b246776ca32bbd">  105</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRP(value) ((SDRAMC_CR_TRP_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRP_Pos)))</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gac5fedc099b6e629b8dfe27e314d882c7">  106</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRCD_Pos 20</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga01695ba0657dcbeed2cee9e0663cd5f0">  107</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRCD_Msk (0xfu &lt;&lt; SDRAMC_CR_TRCD_Pos) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gabf45282965293172dbedf9217d953896">  108</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRCD(value) ((SDRAMC_CR_TRCD_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRCD_Pos)))</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga07627a9a4e4e505cd66d023db19f3c7f">  109</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRAS_Pos 24</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaf1558efc1f40cdb97cc34153533fbbc9">  110</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRAS_Msk (0xfu &lt;&lt; SDRAMC_CR_TRAS_Pos) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gacaaf5de0223bd513b2eb4c4a319cea51">  111</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRAS(value) ((SDRAMC_CR_TRAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRAS_Pos)))</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga880f8043085c6f8dfbd8ca05786363d1">  112</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TXSR_Pos 28</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga469741668aba998eb63aa667c2de9aed">  113</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TXSR_Msk (0xfu &lt;&lt; SDRAMC_CR_TXSR_Pos) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaee765eb27a4049e7f5c3fa90baae82ad">  114</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TXSR(value) ((SDRAMC_CR_TXSR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TXSR_Pos)))</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* -------- SDRAMC_LPR : (SDRAMC Offset: 0x10) SDRAMC Low Power Register -------- */</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gabe23a3739fdd74adf804a3f7a43e7263">  116</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_LPCB_Pos 0</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga21d4922790f46dc0a371e4d8991b1dc9">  117</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_LPCB_Msk (0x3u &lt;&lt; SDRAMC_LPR_LPCB_Pos) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gab161bbb5374a78c81f9c239ed1a6f47f">  118</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_LPCB(value) ((SDRAMC_LPR_LPCB_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_LPCB_Pos)))</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga0840e1b152c569774398b869920fecac">  119</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_LPCB_DISABLED (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaefe4b0dcfa1de94c0143c7ae9aba43a3">  120</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_LPCB_SELF_REFRESH (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga195f584a9ef10e6387ceb2d9a0352b38">  121</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_LPCB_POWER_DOWN (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga9b4b932aa543dec35ca71ff76ce03824">  122</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_LPCB_DEEP_POWER_DOWN (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gac31cf4e4d17818890f8274ec215da7b7">  123</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_PASR_Pos 4</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga1f3aac4b835376d593c61425a27da95b">  124</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_PASR_Msk (0x7u &lt;&lt; SDRAMC_LPR_PASR_Pos) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga3905957755600b268afb832312271df5">  125</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_PASR(value) ((SDRAMC_LPR_PASR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_PASR_Pos)))</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaf6bc3953b7dba97bb2bb9e1b8c004a66">  126</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TCSR_Pos 8</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga3cf0b78ace9992594db5b246c8d106c5">  127</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TCSR_Msk (0x3u &lt;&lt; SDRAMC_LPR_TCSR_Pos) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga714cc5a0920f1c7203ecdaa9215ac382">  128</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TCSR(value) ((SDRAMC_LPR_TCSR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TCSR_Pos)))</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga72c9423094e3267d46c7897a3fa4c46f">  129</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_DS_Pos 10</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga038da98987038f17dcd8df3004cb3c21">  130</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_DS_Msk (0x3u &lt;&lt; SDRAMC_LPR_DS_Pos) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga1433c3d39d5adffc4a00155c53699eef">  131</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_DS(value) ((SDRAMC_LPR_DS_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_DS_Pos)))</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaf4ada37630164d82555b416fcc33d479">  132</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TIMEOUT_Pos 12</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gab7e41d5e31cab5b5f8cd04a0b97623f8">  133</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TIMEOUT_Msk (0x3u &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaf2c996cb9777ac00a7c90e4e2994c771">  134</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TIMEOUT(value) ((SDRAMC_LPR_TIMEOUT_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos)))</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga4b18dad66faaaf3f984388eb566f4204">  135</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga76d90280c269cf4bd0f4a3b449eb316e">  136</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga737b584db7f97ea868c1699ae04d128f">  137</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128 (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_IER : (SDRAMC Offset: 0x14) SDRAMC Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaa950bc615ad0d78364e3fd8b18f4d1b9">  139</a></span>&#160;<span class="preprocessor">#define SDRAMC_IER_RES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_IDR : (SDRAMC Offset: 0x18) SDRAMC Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gae7b9934547fab4d9c3a2b9472962c58e">  141</a></span>&#160;<span class="preprocessor">#define SDRAMC_IDR_RES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_IMR : (SDRAMC Offset: 0x1C) SDRAMC Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga9ccd95650afa502e07e683effd55cef5">  143</a></span>&#160;<span class="preprocessor">#define SDRAMC_IMR_RES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_ISR : (SDRAMC Offset: 0x20) SDRAMC Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gabd76cff3fff4cd78071707f2d4be8c8d">  145</a></span>&#160;<span class="preprocessor">#define SDRAMC_ISR_RES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_MDR : (SDRAMC Offset: 0x24) SDRAMC Memory Device Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gad588404946ce7c78ff1feb2bf3d83e78">  147</a></span>&#160;<span class="preprocessor">#define SDRAMC_MDR_MD_Pos 0</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga3eddb1a81ffe147a091d483357b585b5">  148</a></span>&#160;<span class="preprocessor">#define SDRAMC_MDR_MD_Msk (0x3u &lt;&lt; SDRAMC_MDR_MD_Pos) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga3b4754cfaa95548205d9995424233148">  149</a></span>&#160;<span class="preprocessor">#define SDRAMC_MDR_MD(value) ((SDRAMC_MDR_MD_Msk &amp; ((value) &lt;&lt; SDRAMC_MDR_MD_Pos)))</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gad8e5871eb2d51b6b76b578d6ee9fac5a">  150</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MDR_MD_SDRAM (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga54634e004f87edf843872afabd377f99">  151</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MDR_MD_LPSDRAM (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_CFR1 : (SDRAMC Offset: 0x28) SDRAMC Configuration Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga21c5b8b7e1889c494fd69fcbc3175410">  153</a></span>&#160;<span class="preprocessor">#define SDRAMC_CFR1_TMRD_Pos 0</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gabc54aca416197045793d42cfe980f10a">  154</a></span>&#160;<span class="preprocessor">#define SDRAMC_CFR1_TMRD_Msk (0xfu &lt;&lt; SDRAMC_CFR1_TMRD_Pos) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga0643f697747256d36c7ad81e97b3000b">  155</a></span>&#160;<span class="preprocessor">#define SDRAMC_CFR1_TMRD(value) ((SDRAMC_CFR1_TMRD_Msk &amp; ((value) &lt;&lt; SDRAMC_CFR1_TMRD_Pos)))</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gabc644004097150e3cf4d80a5540da95c">  156</a></span>&#160;<span class="preprocessor">#define SDRAMC_CFR1_UNAL (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga7630b9e94e0b55709c29c831faa21299">  157</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CFR1_UNAL_UNSUPPORTED (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga16295cfaf852fe704ab8a4fd0ab76b72">  158</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CFR1_UNAL_SUPPORTED (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_OCMS : (SDRAMC Offset: 0x2C) SDRAMC OCMS Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga665c2b909e7ffd6918ba820562db84f5">  160</a></span>&#160;<span class="preprocessor">#define SDRAMC_OCMS_SDR_SE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_OCMS_KEY1 : (SDRAMC Offset: 0x30) SDRAMC OCMS KEY1 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gad1de5ecd60e4ee0c85d88e8629189758">  162</a></span>&#160;<span class="preprocessor">#define SDRAMC_OCMS_KEY1_KEY1_Pos 0</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gacf5e68d8ab3cc5daf2f333348c5c4fcb">  163</a></span>&#160;<span class="preprocessor">#define SDRAMC_OCMS_KEY1_KEY1_Msk (0xffffffffu &lt;&lt; SDRAMC_OCMS_KEY1_KEY1_Pos) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaa7d0693d05589c88b5ed246cbec550fb">  164</a></span>&#160;<span class="preprocessor">#define SDRAMC_OCMS_KEY1_KEY1(value) ((SDRAMC_OCMS_KEY1_KEY1_Msk &amp; ((value) &lt;&lt; SDRAMC_OCMS_KEY1_KEY1_Pos)))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* -------- SDRAMC_OCMS_KEY2 : (SDRAMC Offset: 0x34) SDRAMC OCMS KEY2 Register -------- */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#ga7a2a31e2cacb71d4e7ef8788168221b0">  166</a></span>&#160;<span class="preprocessor">#define SDRAMC_OCMS_KEY2_KEY2_Pos 0</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gadf72e098f3b0fbc622694203aae6fa80">  167</a></span>&#160;<span class="preprocessor">#define SDRAMC_OCMS_KEY2_KEY2_Msk (0xffffffffu &lt;&lt; SDRAMC_OCMS_KEY2_KEY2_Pos) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml#gaca7b60dd7970cf6a278623e5d9f74205">  168</a></span>&#160;<span class="preprocessor">#define SDRAMC_OCMS_KEY2_KEY2(value) ((SDRAMC_OCMS_KEY2_KEY2_Msk &amp; ((value) &lt;&lt; SDRAMC_OCMS_KEY2_KEY2_Pos)))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAME70_SDRAMC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="core__cm0_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0.h:210</div></div>
<div class="ttc" id="struct_sdramc_xhtml_ab4d0e677ef10512e2799b01c07c2c40e"><div class="ttname"><a href="struct_sdramc.xhtml#ab4d0e677ef10512e2799b01c07c2c40e">Sdramc::SDRAMC_CFR1</a></div><div class="ttdeci">__IO uint32_t SDRAMC_CFR1</div><div class="ttdoc">(Sdramc Offset: 0x28) SDRAMC Configuration Register 1 </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:52</div></div>
<div class="ttc" id="struct_sdramc_xhtml_ad5289b590d79aa35b2fc67f8dd541472"><div class="ttname"><a href="struct_sdramc.xhtml#ad5289b590d79aa35b2fc67f8dd541472">Sdramc::SDRAMC_CR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_CR</div><div class="ttdoc">(Sdramc Offset: 0x08) SDRAMC Configuration Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:44</div></div>
<div class="ttc" id="struct_sdramc_xhtml_af2d458a78e4c77f355f21cab77f9f1a6"><div class="ttname"><a href="struct_sdramc.xhtml#af2d458a78e4c77f355f21cab77f9f1a6">Sdramc::SDRAMC_MR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_MR</div><div class="ttdoc">(Sdramc Offset: 0x00) SDRAMC Mode Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:42</div></div>
<div class="ttc" id="struct_sdramc_xhtml_a03181151411a263f647c5a9c5cfeb5a7"><div class="ttname"><a href="struct_sdramc.xhtml#a03181151411a263f647c5a9c5cfeb5a7">Sdramc::SDRAMC_TR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_TR</div><div class="ttdoc">(Sdramc Offset: 0x04) SDRAMC Refresh Timer Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:43</div></div>
<div class="ttc" id="struct_sdramc_xhtml_a1a1541444f30d218c1169598def98c53"><div class="ttname"><a href="struct_sdramc.xhtml#a1a1541444f30d218c1169598def98c53">Sdramc::SDRAMC_OCMS_KEY2</a></div><div class="ttdeci">__O uint32_t SDRAMC_OCMS_KEY2</div><div class="ttdoc">(Sdramc Offset: 0x34) SDRAMC OCMS KEY2 Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:55</div></div>
<div class="ttc" id="struct_sdramc_xhtml"><div class="ttname"><a href="struct_sdramc.xhtml">Sdramc</a></div><div class="ttdoc">Sdramc hardware registers. </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:41</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:211</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:208</div></div>
<div class="ttc" id="struct_sdramc_xhtml_a6c382174343ce3cf18c75b9964da720a"><div class="ttname"><a href="struct_sdramc.xhtml#a6c382174343ce3cf18c75b9964da720a">Sdramc::SDRAMC_LPR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_LPR</div><div class="ttdoc">(Sdramc Offset: 0x10) SDRAMC Low Power Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:46</div></div>
<div class="ttc" id="struct_sdramc_xhtml_a3e48c0937021fe6485922f6348007dc9"><div class="ttname"><a href="struct_sdramc.xhtml#a3e48c0937021fe6485922f6348007dc9">Sdramc::SDRAMC_IER</a></div><div class="ttdeci">__O uint32_t SDRAMC_IER</div><div class="ttdoc">(Sdramc Offset: 0x14) SDRAMC Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:47</div></div>
<div class="ttc" id="struct_sdramc_xhtml_ad8aa8e0309c7fce327dd9b13194e551d"><div class="ttname"><a href="struct_sdramc.xhtml#ad8aa8e0309c7fce327dd9b13194e551d">Sdramc::SDRAMC_IMR</a></div><div class="ttdeci">__I uint32_t SDRAMC_IMR</div><div class="ttdoc">(Sdramc Offset: 0x1C) SDRAMC Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:49</div></div>
<div class="ttc" id="struct_sdramc_xhtml_a796da8a069bc630a89205f92e12f795a"><div class="ttname"><a href="struct_sdramc.xhtml#a796da8a069bc630a89205f92e12f795a">Sdramc::SDRAMC_IDR</a></div><div class="ttdeci">__O uint32_t SDRAMC_IDR</div><div class="ttdoc">(Sdramc Offset: 0x18) SDRAMC Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:48</div></div>
<div class="ttc" id="struct_sdramc_xhtml_a962d50372bb8acc1d7038967d1611e92"><div class="ttname"><a href="struct_sdramc.xhtml#a962d50372bb8acc1d7038967d1611e92">Sdramc::SDRAMC_OCMS</a></div><div class="ttdeci">__IO uint32_t SDRAMC_OCMS</div><div class="ttdoc">(Sdramc Offset: 0x2C) SDRAMC OCMS Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:53</div></div>
<div class="ttc" id="struct_sdramc_xhtml_a87688d89689397e2bdbec196177c08c9"><div class="ttname"><a href="struct_sdramc.xhtml#a87688d89689397e2bdbec196177c08c9">Sdramc::SDRAMC_MDR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_MDR</div><div class="ttdoc">(Sdramc Offset: 0x24) SDRAMC Memory Device Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:51</div></div>
<div class="ttc" id="struct_sdramc_xhtml_a70166aa64c94c302923d050f0dc5bbbe"><div class="ttname"><a href="struct_sdramc.xhtml#a70166aa64c94c302923d050f0dc5bbbe">Sdramc::SDRAMC_OCMS_KEY1</a></div><div class="ttdeci">__O uint32_t SDRAMC_OCMS_KEY1</div><div class="ttdoc">(Sdramc Offset: 0x30) SDRAMC OCMS KEY1 Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:54</div></div>
<div class="ttc" id="struct_sdramc_xhtml_a9ecf92e99d63d1d15fc8bf1386116e14"><div class="ttname"><a href="struct_sdramc.xhtml#a9ecf92e99d63d1d15fc8bf1386116e14">Sdramc::SDRAMC_ISR</a></div><div class="ttdeci">__I uint32_t SDRAMC_ISR</div><div class="ttdoc">(Sdramc Offset: 0x20) SDRAMC Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_sdramc.h:50</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
