[INF:CM0023] Creating log file ../../build/regression/PoundDelayTask/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<47> s<46> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<m> u<3> t<StringConst> p<4> l<1:8> el<1:9>
n<> u<4> t<Module_ansi_header> p<44> c<2> s<25> l<1:1> el<1:10>
n<t> u<5> t<StringConst> p<19> s<17> l<2:10> el<2:11>
n<> u<6> t<Dollar_keyword> p<13> s<7> l<3:9> el<3:10>
n<display> u<7> t<StringConst> p<13> s<12> l<3:10> el<3:17>
n<"I'm task t!"> u<8> t<StringLiteral> p<9> l<3:18> el<3:31>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:18> el<3:31>
n<> u<10> t<Primary> p<11> c<9> l<3:18> el<3:31>
n<> u<11> t<Expression> p<12> c<10> l<3:18> el<3:31>
n<> u<12> t<List_of_arguments> p<13> c<11> l<3:18> el<3:31>
n<> u<13> t<Subroutine_call> p<14> c<6> l<3:9> el<3:32>
n<> u<14> t<Subroutine_call_statement> p<15> c<13> l<3:9> el<3:33>
n<> u<15> t<Statement_item> p<16> c<14> l<3:9> el<3:33>
n<> u<16> t<Statement> p<17> c<15> l<3:9> el<3:33>
n<> u<17> t<Statement_or_null> p<19> c<16> s<18> l<3:9> el<3:33>
n<> u<18> t<Endtask> p<19> l<4:5> el<4:12>
n<> u<19> t<Task_body_declaration> p<20> c<5> l<2:10> el<4:12>
n<> u<20> t<Task_declaration> p<21> c<19> l<2:5> el<4:12>
n<> u<21> t<Package_or_generate_item_declaration> p<22> c<20> l<2:5> el<4:12>
n<> u<22> t<Module_or_generate_item_declaration> p<23> c<21> l<2:5> el<4:12>
n<> u<23> t<Module_common_item> p<24> c<22> l<2:5> el<4:12>
n<> u<24> t<Module_or_generate_item> p<25> c<23> l<2:5> el<4:12>
n<> u<25> t<Non_port_module_item> p<44> c<24> s<43> l<2:5> el<4:12>
n<t> u<26> t<Time_unit> p<27> l<7:12> el<7:13>
n<#1> u<27> t<IntConst> p<28> c<26> l<7:9> el<7:13>
n<> u<28> t<Delay_control> p<29> c<27> l<7:9> el<7:13>
n<> u<29> t<Procedural_timing_control> p<31> c<28> s<30> l<7:9> el<7:13>
n<> u<30> t<Statement_or_null> p<31> l<7:13> el<7:14>
n<> u<31> t<Procedural_timing_control_statement> p<32> c<29> l<7:9> el<7:14>
n<> u<32> t<Statement_item> p<33> c<31> l<7:9> el<7:14>
n<> u<33> t<Statement> p<34> c<32> l<7:9> el<7:14>
n<> u<34> t<Statement_or_null> p<36> c<33> s<35> l<7:9> el<7:14>
n<> u<35> t<End> p<36> l<8:5> el<8:8>
n<> u<36> t<Seq_block> p<37> c<34> l<6:13> el<8:8>
n<> u<37> t<Statement_item> p<38> c<36> l<6:13> el<8:8>
n<> u<38> t<Statement> p<39> c<37> l<6:13> el<8:8>
n<> u<39> t<Statement_or_null> p<40> c<38> l<6:13> el<8:8>
n<> u<40> t<Initial_construct> p<41> c<39> l<6:5> el<8:8>
n<> u<41> t<Module_common_item> p<42> c<40> l<6:5> el<8:8>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<6:5> el<8:8>
n<> u<43> t<Non_port_module_item> p<44> c<42> l<6:5> el<8:8>
n<> u<44> t<Module_declaration> p<45> c<4> l<1:1> el<9:10>
n<> u<45> t<Description> p<46> c<44> l<1:1> el<9:10>
n<> u<46> t<Source_text> p<47> c<45> l<1:1> el<9:10>
n<> u<47> t<Top_level_rule> c<1> l<1:1> el<10:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "m".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@m".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@m".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PoundDelayTask/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PoundDelayTask/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PoundDelayTask/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@m)
|vpiElaborated:1
|vpiName:work@m
|uhdmallModules:
\_module: work@m (work@m), file:dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_design: (work@m)
  |vpiFullName:work@m
  |vpiDefName:work@m
  |vpiTaskFunc:
  \_task: (work@m.t), line:2:5, endln:4:12
    |vpiParent:
    \_module: work@m (work@m), file:dut.sv, line:1:1, endln:9:10
    |vpiName:t
    |vpiFullName:work@m.t
    |vpiVisibility:1
    |vpiParent:
    \_module: work@m (work@m), file:dut.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_sys_func_call: ($display), line:3:9, endln:3:32
      |vpiParent:
      \_task: (work@m.t), line:2:5, endln:4:12
      |vpiArgument:
      \_constant: , line:3:18, endln:3:31
        |vpiParent:
        \_sys_func_call: ($display), line:3:9, endln:3:32
        |vpiDecompile:I'm task t!
        |vpiSize:11
        |STRING:I'm task t!
        |vpiConstType:6
      |vpiName:$display
    |vpiInstance:
    \_module: work@m (work@m), file:dut.sv, line:1:1, endln:9:10
  |vpiProcess:
  \_initial: , line:6:5, endln:8:8
    |vpiParent:
    \_module: work@m (work@m), file:dut.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_begin: (work@m), line:6:13, endln:8:8
      |vpiParent:
      \_initial: , line:6:5, endln:8:8
      |vpiFullName:work@m
      |vpiStmt:
      \_delay_control: , line:7:9, endln:7:13
        |vpiParent:
        \_begin: (work@m), line:6:13, endln:8:8
        |#1
        |vpiStmt:
        \_task_call: 
          |vpiParent:
          \_delay_control: , line:7:9, endln:7:13
          |vpiTask:
          \_task: (work@m.t), line:2:5, endln:4:12
|uhdmtopModules:
\_module: work@m (work@m), file:dut.sv, line:1:1, endln:9:10
  |vpiName:work@m
  |vpiDefName:work@m
  |vpiTop:1
  |vpiTaskFunc:
  \_task: (work@m.t), line:2:5, endln:4:12
    |vpiParent:
    \_module: work@m (work@m), file:dut.sv, line:1:1, endln:9:10
    |vpiName:t
    |vpiFullName:work@m.t
    |vpiVisibility:1
    |vpiParent:
    \_module: work@m (work@m), file:dut.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_sys_func_call: ($display), line:3:9, endln:3:32
      |vpiParent:
      \_task: (work@m.t), line:2:5, endln:4:12
      |vpiArgument:
      \_constant: , line:3:18, endln:3:31
      |vpiName:$display
    |vpiInstance:
    \_module: work@m (work@m), file:dut.sv, line:1:1, endln:9:10
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:6:5, endln:8:8
    |vpiParent:
    \_module: work@m (work@m), file:dut.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_begin: (work@m), line:6:13, endln:8:8
      |vpiParent:
      \_initial: , line:6:5, endln:8:8
      |vpiFullName:work@m
      |vpiStmt:
      \_delay_control: , line:7:9, endln:7:13
        |vpiParent:
        \_begin: (work@m), line:6:13, endln:8:8
        |#1
        |vpiStmt:
        \_task_call: 
          |vpiParent:
          \_delay_control: , line:7:9, endln:7:13
          |vpiTask:
          \_task: (work@m.t), line:2:5, endln:4:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PoundDelayTask/dut.sv | ${SURELOG_DIR}/build/regression/PoundDelayTask/roundtrip/dut_000.sv | 1 | 9 | 

