
Base_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065c4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08006768  08006768  00016768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006970  08006970  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08006970  08006970  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006970  08006970  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006970  08006970  00016970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006974  08006974  00016974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08006978  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012eb4  20000088  080069fc  00020088  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20012f3c  080069fc  00022f3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000848a  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000183a  00000000  00000000  0002853e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d8  00000000  00000000  00029d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000620  00000000  00000000  0002a450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000110f2  00000000  00000000  0002aa70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008867  00000000  00000000  0003bb62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005f405  00000000  00000000  000443c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a37ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002000  00000000  00000000  000a3820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800674c 	.word	0x0800674c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	0800674c 	.word	0x0800674c

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__gedf2>:
 800097c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000980:	e006      	b.n	8000990 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__ledf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	e002      	b.n	8000990 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__cmpdf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a6:	d01b      	beq.n	80009e0 <__cmpdf2+0x54>
 80009a8:	b001      	add	sp, #4
 80009aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ae:	bf0c      	ite	eq
 80009b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b4:	ea91 0f03 	teqne	r1, r3
 80009b8:	bf02      	ittt	eq
 80009ba:	ea90 0f02 	teqeq	r0, r2
 80009be:	2000      	moveq	r0, #0
 80009c0:	4770      	bxeq	lr
 80009c2:	f110 0f00 	cmn.w	r0, #0
 80009c6:	ea91 0f03 	teq	r1, r3
 80009ca:	bf58      	it	pl
 80009cc:	4299      	cmppl	r1, r3
 80009ce:	bf08      	it	eq
 80009d0:	4290      	cmpeq	r0, r2
 80009d2:	bf2c      	ite	cs
 80009d4:	17d8      	asrcs	r0, r3, #31
 80009d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009da:	f040 0001 	orr.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d102      	bne.n	80009f0 <__cmpdf2+0x64>
 80009ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ee:	d107      	bne.n	8000a00 <__cmpdf2+0x74>
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d1d6      	bne.n	80009a8 <__cmpdf2+0x1c>
 80009fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fe:	d0d3      	beq.n	80009a8 <__cmpdf2+0x1c>
 8000a00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdrcmple>:
 8000a08:	4684      	mov	ip, r0
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4662      	mov	r2, ip
 8000a0e:	468c      	mov	ip, r1
 8000a10:	4619      	mov	r1, r3
 8000a12:	4663      	mov	r3, ip
 8000a14:	e000      	b.n	8000a18 <__aeabi_cdcmpeq>
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdcmpeq>:
 8000a18:	b501      	push	{r0, lr}
 8000a1a:	f7ff ffb7 	bl	800098c <__cmpdf2>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	bf48      	it	mi
 8000a22:	f110 0f00 	cmnmi.w	r0, #0
 8000a26:	bd01      	pop	{r0, pc}

08000a28 <__aeabi_dcmpeq>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff fff4 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a30:	bf0c      	ite	eq
 8000a32:	2001      	moveq	r0, #1
 8000a34:	2000      	movne	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmplt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffea 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmple>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffe0 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a58:	bf94      	ite	ls
 8000a5a:	2001      	movls	r0, #1
 8000a5c:	2000      	movhi	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmpge>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffce 	bl	8000a08 <__aeabi_cdrcmple>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpgt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffc4 	bl	8000a08 <__aeabi_cdrcmple>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpun>:
 8000a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x10>
 8000a96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9a:	d10a      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x20>
 8000aa6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0001 	mov.w	r0, #1
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2iz>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d215      	bcs.n	8000aee <__aeabi_d2iz+0x36>
 8000ac2:	d511      	bpl.n	8000ae8 <__aeabi_d2iz+0x30>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d912      	bls.n	8000af4 <__aeabi_d2iz+0x3c>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	4240      	negne	r0, r0
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af2:	d105      	bne.n	8000b00 <__aeabi_d2iz+0x48>
 8000af4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afe:	4770      	bx	lr
 8000b00:	f04f 0000 	mov.w	r0, #0
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_d2f>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b10:	bf24      	itt	cs
 8000b12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b1a:	d90d      	bls.n	8000b38 <__aeabi_d2f+0x30>
 8000b1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b30:	bf08      	it	eq
 8000b32:	f020 0001 	biceq.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b3c:	d121      	bne.n	8000b82 <__aeabi_d2f+0x7a>
 8000b3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b42:	bfbc      	itt	lt
 8000b44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	4770      	bxlt	lr
 8000b4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b52:	f1c2 0218 	rsb	r2, r2, #24
 8000b56:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b62:	bf18      	it	ne
 8000b64:	f040 0001 	orrne.w	r0, r0, #1
 8000b68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b74:	ea40 000c 	orr.w	r0, r0, ip
 8000b78:	fa23 f302 	lsr.w	r3, r3, r2
 8000b7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b80:	e7cc      	b.n	8000b1c <__aeabi_d2f+0x14>
 8000b82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b86:	d107      	bne.n	8000b98 <__aeabi_d2f+0x90>
 8000b88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b8c:	bf1e      	ittt	ne
 8000b8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b96:	4770      	bxne	lr
 8000b98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <main>:
char userMsg[64];

state_t next_state = sMainMenu;

int main(void)
{
 8000ba8:	b590      	push	{r4, r7, lr}
 8000baa:	b089      	sub	sp, #36	; 0x24
 8000bac:	af02      	add	r7, sp, #8


	//Activamos el FPU o la unidad de punto flotante
	SCB -> CPACR |= (0xF << 20);
 8000bae:	4b5b      	ldr	r3, [pc, #364]	; (8000d1c <main+0x174>)
 8000bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bb4:	4a59      	ldr	r2, [pc, #356]	; (8000d1c <main+0x174>)
 8000bb6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88


	//Activamos el contador
   	DWT -> CTRL    |= (1 << 0);
 8000bbe:	4b58      	ldr	r3, [pc, #352]	; (8000d20 <main+0x178>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a57      	ldr	r2, [pc, #348]	; (8000d20 <main+0x178>)
 8000bc4:	f043 0301 	orr.w	r3, r3, #1
 8000bc8:	6013      	str	r3, [r2, #0]
//	SEGGER_SYSVIEW_Conf();
//	/* Despues activamos el sistema */
//	SEGGER_SYSVIEW_Start();


	inSystem ();
 8000bca:	f000 f8cb 	bl	8000d64 <inSystem>

	xReturned = xTaskCreate(
 8000bce:	4b55      	ldr	r3, [pc, #340]	; (8000d24 <main+0x17c>)
 8000bd0:	9301      	str	r3, [sp, #4]
 8000bd2:	2303      	movs	r3, #3
 8000bd4:	9300      	str	r3, [sp, #0]
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	22c8      	movs	r2, #200	; 0xc8
 8000bda:	4953      	ldr	r1, [pc, #332]	; (8000d28 <main+0x180>)
 8000bdc:	4853      	ldr	r0, [pc, #332]	; (8000d2c <main+0x184>)
 8000bde:	f001 fb27 	bl	8002230 <xTaskCreate>
 8000be2:	4603      	mov	r3, r0
 8000be4:	4a52      	ldr	r2, [pc, #328]	; (8000d30 <main+0x188>)
 8000be6:	6013      	str	r3, [r2, #0]
						NULL,    /* Parameter passed into the task. */
						3,/* Priority at which the task is created. */
						&xHandleTask_Menu );      /* Used to pass out the created task's handle. */


	 configASSERT( xReturned == pdPASS );
 8000be8:	4b51      	ldr	r3, [pc, #324]	; (8000d30 <main+0x188>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d00a      	beq.n	8000c06 <main+0x5e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bf4:	f383 8811 	msr	BASEPRI, r3
 8000bf8:	f3bf 8f6f 	isb	sy
 8000bfc:	f3bf 8f4f 	dsb	sy
 8000c00:	617b      	str	r3, [r7, #20]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000c02:	bf00      	nop
 8000c04:	e7fe      	b.n	8000c04 <main+0x5c>

	xReturned = xTaskCreate(
 8000c06:	4b4b      	ldr	r3, [pc, #300]	; (8000d34 <main+0x18c>)
 8000c08:	9301      	str	r3, [sp, #4]
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	9300      	str	r3, [sp, #0]
 8000c0e:	2300      	movs	r3, #0
 8000c10:	22c8      	movs	r2, #200	; 0xc8
 8000c12:	4949      	ldr	r1, [pc, #292]	; (8000d38 <main+0x190>)
 8000c14:	4849      	ldr	r0, [pc, #292]	; (8000d3c <main+0x194>)
 8000c16:	f001 fb0b 	bl	8002230 <xTaskCreate>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	4a44      	ldr	r2, [pc, #272]	; (8000d30 <main+0x188>)
 8000c1e:	6013      	str	r3, [r2, #0]
						NULL,    /* Parameter passed into the task. */
						2,/* Priority at which the task is created. */
						&xHandleTask_Print );      /* Used to pass out the created task's handle. */


	 configASSERT( xReturned == pdPASS );
 8000c20:	4b43      	ldr	r3, [pc, #268]	; (8000d30 <main+0x188>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d00a      	beq.n	8000c3e <main+0x96>
        __asm volatile
 8000c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c2c:	f383 8811 	msr	BASEPRI, r3
 8000c30:	f3bf 8f6f 	isb	sy
 8000c34:	f3bf 8f4f 	dsb	sy
 8000c38:	613b      	str	r3, [r7, #16]
    }
 8000c3a:	bf00      	nop
 8000c3c:	e7fe      	b.n	8000c3c <main+0x94>


	xReturned = xTaskCreate(
 8000c3e:	4b40      	ldr	r3, [pc, #256]	; (8000d40 <main+0x198>)
 8000c40:	9301      	str	r3, [sp, #4]
 8000c42:	2303      	movs	r3, #3
 8000c44:	9300      	str	r3, [sp, #0]
 8000c46:	2300      	movs	r3, #0
 8000c48:	22c8      	movs	r2, #200	; 0xc8
 8000c4a:	493e      	ldr	r1, [pc, #248]	; (8000d44 <main+0x19c>)
 8000c4c:	483e      	ldr	r0, [pc, #248]	; (8000d48 <main+0x1a0>)
 8000c4e:	f001 faef 	bl	8002230 <xTaskCreate>
 8000c52:	4603      	mov	r3, r0
 8000c54:	4a36      	ldr	r2, [pc, #216]	; (8000d30 <main+0x188>)
 8000c56:	6013      	str	r3, [r2, #0]
						NULL,    /* Parameter passed into the task. */
						3,/* Priority at which the task is created. */
						&xHandleTask_Commands );      /* Used to pass out the created task's handle. */


	 configASSERT( xReturned == pdPASS );
 8000c58:	4b35      	ldr	r3, [pc, #212]	; (8000d30 <main+0x188>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d00a      	beq.n	8000c76 <main+0xce>
        __asm volatile
 8000c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c64:	f383 8811 	msr	BASEPRI, r3
 8000c68:	f3bf 8f6f 	isb	sy
 8000c6c:	f3bf 8f4f 	dsb	sy
 8000c70:	60fb      	str	r3, [r7, #12]
    }
 8000c72:	bf00      	nop
 8000c74:	e7fe      	b.n	8000c74 <main+0xcc>

	 //Creacion de colas
	 // Para cada funcion de crear se tiene que definir el largo de la cola,, y el
	 // largo de cada elemento de la cola.
	 xQueue_InputData = xQueueCreate(10,sizeof(char));
 8000c76:	2200      	movs	r2, #0
 8000c78:	2101      	movs	r1, #1
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f000 fbcc 	bl	8001418 <xQueueGenericCreate>
 8000c80:	4603      	mov	r3, r0
 8000c82:	4a32      	ldr	r2, [pc, #200]	; (8000d4c <main+0x1a4>)
 8000c84:	6013      	str	r3, [r2, #0]
	 configASSERT(xQueue_InputData != NULL);// Verificamos que se creo la cola correctamente
 8000c86:	4b31      	ldr	r3, [pc, #196]	; (8000d4c <main+0x1a4>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d10a      	bne.n	8000ca4 <main+0xfc>
        __asm volatile
 8000c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c92:	f383 8811 	msr	BASEPRI, r3
 8000c96:	f3bf 8f6f 	isb	sy
 8000c9a:	f3bf 8f4f 	dsb	sy
 8000c9e:	60bb      	str	r3, [r7, #8]
    }
 8000ca0:	bf00      	nop
 8000ca2:	e7fe      	b.n	8000ca2 <main+0xfa>

	 //XQueue_Print = xQueueCreate (10, sizeof (struct AMessage *))
	 xQueue_Print = xQueueCreate(10,sizeof(size_t));
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2104      	movs	r1, #4
 8000ca8:	200a      	movs	r0, #10
 8000caa:	f000 fbb5 	bl	8001418 <xQueueGenericCreate>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	4a27      	ldr	r2, [pc, #156]	; (8000d50 <main+0x1a8>)
 8000cb2:	6013      	str	r3, [r2, #0]
	 configASSERT(xQueue_Print != NULL); // Verificamos que se creo la cola correctamente
 8000cb4:	4b26      	ldr	r3, [pc, #152]	; (8000d50 <main+0x1a8>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d10a      	bne.n	8000cd2 <main+0x12a>
        __asm volatile
 8000cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cc0:	f383 8811 	msr	BASEPRI, r3
 8000cc4:	f3bf 8f6f 	isb	sy
 8000cc8:	f3bf 8f4f 	dsb	sy
 8000ccc:	607b      	str	r3, [r7, #4]
    }
 8000cce:	bf00      	nop
 8000cd0:	e7fe      	b.n	8000cd0 <main+0x128>
	 //Creando el timer de FreeRTOS


	 /* Start the created tasks running. */

	 handler_led_timer = xTimerCreate("led_timer",
 8000cd2:	4b20      	ldr	r3, [pc, #128]	; (8000d54 <main+0x1ac>)
 8000cd4:	9300      	str	r3, [sp, #0]
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	2201      	movs	r2, #1
 8000cda:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000cde:	481e      	ldr	r0, [pc, #120]	; (8000d58 <main+0x1b0>)
 8000ce0:	f002 fb92 	bl	8003408 <xTimerCreate>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	4a1d      	ldr	r2, [pc, #116]	; (8000d5c <main+0x1b4>)
 8000ce8:	6013      	str	r3, [r2, #0]
			 	 	 	 	 	 	 pdMS_TO_TICKS(500),
									 pdTRUE,
									 (void *) 1,
									 led_state_callback);

	 xTimerStart(handler_led_timer, portMAX_DELAY);
 8000cea:	4b1c      	ldr	r3, [pc, #112]	; (8000d5c <main+0x1b4>)
 8000cec:	681c      	ldr	r4, [r3, #0]
 8000cee:	f001 fce1 	bl	80026b4 <xTaskGetTickCount>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cf8:	9300      	str	r3, [sp, #0]
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	4620      	mov	r0, r4
 8000d00:	f002 fbde 	bl	80034c0 <xTimerGenericCommand>

	 // Definicion del semaforo para saltar interrupciiones y definir tareas de diferentes prioridades

	 xSemaphore_Handle = xSemaphoreCreateBinary();
 8000d04:	2203      	movs	r2, #3
 8000d06:	2100      	movs	r1, #0
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f000 fb85 	bl	8001418 <xQueueGenericCreate>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	4a13      	ldr	r2, [pc, #76]	; (8000d60 <main+0x1b8>)
 8000d12:	6013      	str	r3, [r2, #0]


	 vTaskStartScheduler();
 8000d14:	f001 fbd2 	bl	80024bc <vTaskStartScheduler>


    /* Loop forever */
	while(1){
 8000d18:	e7fe      	b.n	8000d18 <main+0x170>
 8000d1a:	bf00      	nop
 8000d1c:	e000ed00 	.word	0xe000ed00
 8000d20:	e0001000 	.word	0xe0001000
 8000d24:	200000a8 	.word	0x200000a8
 8000d28:	0800684c 	.word	0x0800684c
 8000d2c:	08000e6d 	.word	0x08000e6d
 8000d30:	200000a4 	.word	0x200000a4
 8000d34:	200000ac 	.word	0x200000ac
 8000d38:	08006858 	.word	0x08006858
 8000d3c:	08000fbd 	.word	0x08000fbd
 8000d40:	200000b0 	.word	0x200000b0
 8000d44:	08006864 	.word	0x08006864
 8000d48:	08000fed 	.word	0x08000fed
 8000d4c:	200000b8 	.word	0x200000b8
 8000d50:	200000b4 	.word	0x200000b4
 8000d54:	08001171 	.word	0x08001171
 8000d58:	08006874 	.word	0x08006874
 8000d5c:	200000bc 	.word	0x200000bc
 8000d60:	200000c0 	.word	0x200000c0

08000d64 <inSystem>:

	}
}


void inSystem (void){
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0


	//Descripcion de la configuracion

	// Activamos la maxima velocidad del microcontrolador
	RCC_enableMaxFrequencies(RCC_100MHz);
 8000d68:	2008      	movs	r0, #8
 8000d6a:	f003 fc63 	bl	8004634 <RCC_enableMaxFrequencies>

//	//BLINKY LED
	handlerPinA5.pGPIOx = GPIOA;
 8000d6e:	4b38      	ldr	r3, [pc, #224]	; (8000e50 <inSystem+0xec>)
 8000d70:	4a38      	ldr	r2, [pc, #224]	; (8000e54 <inSystem+0xf0>)
 8000d72:	601a      	str	r2, [r3, #0]
	handlerPinA5.GPIO_PinConfig.GPIO_PinAltFunMode = AF0;
 8000d74:	4b36      	ldr	r3, [pc, #216]	; (8000e50 <inSystem+0xec>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	725a      	strb	r2, [r3, #9]
	handlerPinA5.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000d7a:	4b35      	ldr	r3, [pc, #212]	; (8000e50 <inSystem+0xec>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	715a      	strb	r2, [r3, #5]
	handlerPinA5.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000d80:	4b33      	ldr	r3, [pc, #204]	; (8000e50 <inSystem+0xec>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	721a      	strb	r2, [r3, #8]
	handlerPinA5.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000d86:	4b32      	ldr	r3, [pc, #200]	; (8000e50 <inSystem+0xec>)
 8000d88:	2205      	movs	r2, #5
 8000d8a:	711a      	strb	r2, [r3, #4]
	handlerPinA5.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000d8c:	4b30      	ldr	r3, [pc, #192]	; (8000e50 <inSystem+0xec>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	71da      	strb	r2, [r3, #7]
	handlerPinA5.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_FAST;
 8000d92:	4b2f      	ldr	r3, [pc, #188]	; (8000e50 <inSystem+0xec>)
 8000d94:	2202      	movs	r2, #2
 8000d96:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinA5);
 8000d98:	482d      	ldr	r0, [pc, #180]	; (8000e50 <inSystem+0xec>)
 8000d9a:	f003 fabd 	bl	8004318 <GPIO_Config>
	GPIO_WritePin(&handlerPinA5, RESET);
 8000d9e:	2100      	movs	r1, #0
 8000da0:	482b      	ldr	r0, [pc, #172]	; (8000e50 <inSystem+0xec>)
 8000da2:	f003 fbe3 	bl	800456c <GPIO_WritePin>
//	BasicTimer_Config(&handlerTimerBlinky);
//	startTimer(&handlerTimerBlinky);


	//USART 2 Comunicacion serial
	handlerUSART_RX.pGPIOx = GPIOA;
 8000da6:	4b2c      	ldr	r3, [pc, #176]	; (8000e58 <inSystem+0xf4>)
 8000da8:	4a2a      	ldr	r2, [pc, #168]	; (8000e54 <inSystem+0xf0>)
 8000daa:	601a      	str	r2, [r3, #0]
	handlerUSART_RX.GPIO_PinConfig.GPIO_PinAltFunMode = AF7;
 8000dac:	4b2a      	ldr	r3, [pc, #168]	; (8000e58 <inSystem+0xf4>)
 8000dae:	2207      	movs	r2, #7
 8000db0:	725a      	strb	r2, [r3, #9]
	handlerUSART_RX.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000db2:	4b29      	ldr	r3, [pc, #164]	; (8000e58 <inSystem+0xf4>)
 8000db4:	2202      	movs	r2, #2
 8000db6:	715a      	strb	r2, [r3, #5]
	handlerUSART_RX.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000db8:	4b27      	ldr	r3, [pc, #156]	; (8000e58 <inSystem+0xf4>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	721a      	strb	r2, [r3, #8]
	handlerUSART_RX.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8000dbe:	4b26      	ldr	r3, [pc, #152]	; (8000e58 <inSystem+0xf4>)
 8000dc0:	2203      	movs	r2, #3
 8000dc2:	711a      	strb	r2, [r3, #4]
	handlerUSART_RX.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000dc4:	4b24      	ldr	r3, [pc, #144]	; (8000e58 <inSystem+0xf4>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	71da      	strb	r2, [r3, #7]
	handlerUSART_RX.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_FAST;
 8000dca:	4b23      	ldr	r3, [pc, #140]	; (8000e58 <inSystem+0xf4>)
 8000dcc:	2202      	movs	r2, #2
 8000dce:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerUSART_RX);
 8000dd0:	4821      	ldr	r0, [pc, #132]	; (8000e58 <inSystem+0xf4>)
 8000dd2:	f003 faa1 	bl	8004318 <GPIO_Config>


	handlerUSART_TX.pGPIOx = GPIOA;
 8000dd6:	4b21      	ldr	r3, [pc, #132]	; (8000e5c <inSystem+0xf8>)
 8000dd8:	4a1e      	ldr	r2, [pc, #120]	; (8000e54 <inSystem+0xf0>)
 8000dda:	601a      	str	r2, [r3, #0]
	handlerUSART_TX.GPIO_PinConfig.GPIO_PinAltFunMode = AF7;
 8000ddc:	4b1f      	ldr	r3, [pc, #124]	; (8000e5c <inSystem+0xf8>)
 8000dde:	2207      	movs	r2, #7
 8000de0:	725a      	strb	r2, [r3, #9]
	handlerUSART_TX.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000de2:	4b1e      	ldr	r3, [pc, #120]	; (8000e5c <inSystem+0xf8>)
 8000de4:	2202      	movs	r2, #2
 8000de6:	715a      	strb	r2, [r3, #5]
	handlerUSART_TX.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000de8:	4b1c      	ldr	r3, [pc, #112]	; (8000e5c <inSystem+0xf8>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	721a      	strb	r2, [r3, #8]
	handlerUSART_TX.GPIO_PinConfig.GPIO_PinNumber = PIN_2;
 8000dee:	4b1b      	ldr	r3, [pc, #108]	; (8000e5c <inSystem+0xf8>)
 8000df0:	2202      	movs	r2, #2
 8000df2:	711a      	strb	r2, [r3, #4]
	handlerUSART_TX.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000df4:	4b19      	ldr	r3, [pc, #100]	; (8000e5c <inSystem+0xf8>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	71da      	strb	r2, [r3, #7]
	handlerUSART_TX.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_FAST;
 8000dfa:	4b18      	ldr	r3, [pc, #96]	; (8000e5c <inSystem+0xf8>)
 8000dfc:	2202      	movs	r2, #2
 8000dfe:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerUSART_TX);
 8000e00:	4816      	ldr	r0, [pc, #88]	; (8000e5c <inSystem+0xf8>)
 8000e02:	f003 fa89 	bl	8004318 <GPIO_Config>

	handlerUSART2.ptrUSARTx                      = USART2;
 8000e06:	4b16      	ldr	r3, [pc, #88]	; (8000e60 <inSystem+0xfc>)
 8000e08:	4a16      	ldr	r2, [pc, #88]	; (8000e64 <inSystem+0x100>)
 8000e0a:	601a      	str	r2, [r3, #0]
	handlerUSART2.USART_Config.USART_MCUvelocity = USART_50MHz_VELOCITY;
 8000e0c:	4b14      	ldr	r3, [pc, #80]	; (8000e60 <inSystem+0xfc>)
 8000e0e:	4a16      	ldr	r2, [pc, #88]	; (8000e68 <inSystem+0x104>)
 8000e10:	60da      	str	r2, [r3, #12]
	handlerUSART2.USART_Config.USART_baudrate    = USART_BAUDRATE_19200;
 8000e12:	4b13      	ldr	r3, [pc, #76]	; (8000e60 <inSystem+0xfc>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	71da      	strb	r2, [r3, #7]
	handlerUSART2.USART_Config.USART_enableInRx  = USART_INTERRUPT_RX_ENABLE;
 8000e18:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <inSystem+0xfc>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	715a      	strb	r2, [r3, #5]
	handlerUSART2.USART_Config.USART_enableInTx  = USART_INTERRUPT_TX_DISABLE;
 8000e1e:	4b10      	ldr	r3, [pc, #64]	; (8000e60 <inSystem+0xfc>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	711a      	strb	r2, [r3, #4]
	handlerUSART2.USART_Config.USART_mode        = USART_MODE_RXTX;
 8000e24:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <inSystem+0xfc>)
 8000e26:	2202      	movs	r2, #2
 8000e28:	719a      	strb	r2, [r3, #6]
	handlerUSART2.USART_Config.USART_parity      = USART_PARITY_NONE;
 8000e2a:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <inSystem+0xfc>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	725a      	strb	r2, [r3, #9]
	handlerUSART2.USART_Config.USART_stopbits    = USART_STOPBIT_1;
 8000e30:	4b0b      	ldr	r3, [pc, #44]	; (8000e60 <inSystem+0xfc>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	729a      	strb	r2, [r3, #10]
	handlerUSART2.USART_Config.USART_datasize    = USART_DATASIZE_8BIT;
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <inSystem+0xfc>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	721a      	strb	r2, [r3, #8]
	USART_Config(&handlerUSART2);
 8000e3c:	4808      	ldr	r0, [pc, #32]	; (8000e60 <inSystem+0xfc>)
 8000e3e:	f003 ff75 	bl	8004d2c <USART_Config>
	usart_Set_Priority(&handlerUSART2, e_USART_PRIORITY_6);
 8000e42:	2106      	movs	r1, #6
 8000e44:	4806      	ldr	r0, [pc, #24]	; (8000e60 <inSystem+0xfc>)
 8000e46:	f004 fc17 	bl	8005678 <usart_Set_Priority>
//	extInt_Config(&handler_exti_userButon);




}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200000c4 	.word	0x200000c4
 8000e54:	40020000 	.word	0x40020000
 8000e58:	200000d0 	.word	0x200000d0
 8000e5c:	200000dc 	.word	0x200000dc
 8000e60:	200000e8 	.word	0x200000e8
 8000e64:	40004400 	.word	0x40004400
 8000e68:	02faf080 	.word	0x02faf080

08000e6c <vTask_Menu>:



void vTask_Menu( void * pvParameters ){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b088      	sub	sp, #32
 8000e70:	af02      	add	r7, sp, #8
 8000e72:	6078      	str	r0, [r7, #4]

	uint32_t cmd_addr;
	command_t *cmd;
	int option;

	const char* msg_menu = "=========================\n"
 8000e74:	4b48      	ldr	r3, [pc, #288]	; (8000f98 <vTask_Menu+0x12c>)
 8000e76:	60bb      	str	r3, [r7, #8]
						   "Enter your choice here:";

	while (1){

		// Envia a imprimir en la consola lo que se debe mostrar en el menu
		xQueueSend(xQueue_Print, &msg_menu, portMAX_DELAY);
 8000e78:	4b48      	ldr	r3, [pc, #288]	; (8000f9c <vTask_Menu+0x130>)
 8000e7a:	6818      	ldr	r0, [r3, #0]
 8000e7c:	f107 0108 	add.w	r1, r7, #8
 8000e80:	2300      	movs	r3, #0
 8000e82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e86:	f000 fb49 	bl	800151c <xQueueGenericSend>

		// Se queda esperando a recibir el comando que se debe ejecutar
		xTaskNotifyWait (0,0,&cmd_addr, portMAX_DELAY);
 8000e8a:	f107 030c 	add.w	r3, r7, #12
 8000e8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e92:	9200      	str	r2, [sp, #0]
 8000e94:	2200      	movs	r2, #0
 8000e96:	2100      	movs	r1, #0
 8000e98:	2000      	movs	r0, #0
 8000e9a:	f002 f8bd 	bl	8003018 <xTaskGenericNotifyWait>
		cmd = (command_t *) cmd_addr;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	617b      	str	r3, [r7, #20]

		// El comando recibido solo tener el largo de 1 caracter
		if (cmd->len == 1){
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	68db      	ldr	r3, [r3, #12]
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	d158      	bne.n	8000f5c <vTask_Menu+0xf0>

			// transformando un ASCII a un numero entero
			option = cmd->payload[0]-48;
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	3b30      	subs	r3, #48	; 0x30
 8000eb0:	613b      	str	r3, [r7, #16]

			switch (option) {
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d033      	beq.n	8000f20 <vTask_Menu+0xb4>
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	dc45      	bgt.n	8000f4a <vTask_Menu+0xde>
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d003      	beq.n	8000ecc <vTask_Menu+0x60>
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d015      	beq.n	8000ef6 <vTask_Menu+0x8a>
 8000eca:	e03e      	b.n	8000f4a <vTask_Menu+0xde>
				case 0:{

					//Envia a imprimir en la consola lo que se debe mostrar en el menu
					xQueueSend(xQueue_Print,&msg_option_0,portMAX_DELAY);
 8000ecc:	4b33      	ldr	r3, [pc, #204]	; (8000f9c <vTask_Menu+0x130>)
 8000ece:	6818      	ldr	r0, [r3, #0]
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ed6:	4932      	ldr	r1, [pc, #200]	; (8000fa0 <vTask_Menu+0x134>)
 8000ed8:	f000 fb20 	bl	800151c <xQueueGenericSend>

					// Aca se deberia notificar para cambiar la variable next_state y notification
					next_state = sMainMenu;
 8000edc:	4b31      	ldr	r3, [pc, #196]	; (8000fa4 <vTask_Menu+0x138>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	701a      	strb	r2, [r3, #0]
					xTaskNotify(xHandleTask_Menu,0,eNoAction);
 8000ee2:	4b31      	ldr	r3, [pc, #196]	; (8000fa8 <vTask_Menu+0x13c>)
 8000ee4:	6818      	ldr	r0, [r3, #0]
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	9300      	str	r3, [sp, #0]
 8000eea:	2300      	movs	r3, #0
 8000eec:	2200      	movs	r2, #0
 8000eee:	2100      	movs	r1, #0
 8000ef0:	f002 f912 	bl	8003118 <xTaskGenericNotify>


					break;
 8000ef4:	e046      	b.n	8000f84 <vTask_Menu+0x118>
				}case 1:{

					//Envia a imprimir en la consola lo que se debe mostrar en el menu
					xQueueSend(xQueue_Print,&msg_option_1,portMAX_DELAY);
 8000ef6:	4b29      	ldr	r3, [pc, #164]	; (8000f9c <vTask_Menu+0x130>)
 8000ef8:	6818      	ldr	r0, [r3, #0]
 8000efa:	2300      	movs	r3, #0
 8000efc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f00:	492a      	ldr	r1, [pc, #168]	; (8000fac <vTask_Menu+0x140>)
 8000f02:	f000 fb0b 	bl	800151c <xQueueGenericSend>

					// Aca se deberia notificar para cambiar la variable next_state y notification
					next_state = sMainMenu;
 8000f06:	4b27      	ldr	r3, [pc, #156]	; (8000fa4 <vTask_Menu+0x138>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	701a      	strb	r2, [r3, #0]
					xTaskNotify(xHandleTask_Menu,0,eNoAction);
 8000f0c:	4b26      	ldr	r3, [pc, #152]	; (8000fa8 <vTask_Menu+0x13c>)
 8000f0e:	6818      	ldr	r0, [r3, #0]
 8000f10:	2300      	movs	r3, #0
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2300      	movs	r3, #0
 8000f16:	2200      	movs	r2, #0
 8000f18:	2100      	movs	r1, #0
 8000f1a:	f002 f8fd 	bl	8003118 <xTaskGenericNotify>


					break;
 8000f1e:	e031      	b.n	8000f84 <vTask_Menu+0x118>
				}case 2:{
					//Envia a imprimir en la consola lo que se debe mostrar en el menu
					xQueueSend(xQueue_Print,&msg_option_2,portMAX_DELAY);
 8000f20:	4b1e      	ldr	r3, [pc, #120]	; (8000f9c <vTask_Menu+0x130>)
 8000f22:	6818      	ldr	r0, [r3, #0]
 8000f24:	2300      	movs	r3, #0
 8000f26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f2a:	4921      	ldr	r1, [pc, #132]	; (8000fb0 <vTask_Menu+0x144>)
 8000f2c:	f000 faf6 	bl	800151c <xQueueGenericSend>

					// Aca se deberia notificar para cambiar la variable next_state y notification
					next_state = sMainMenu;
 8000f30:	4b1c      	ldr	r3, [pc, #112]	; (8000fa4 <vTask_Menu+0x138>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	701a      	strb	r2, [r3, #0]
					xTaskNotify(xHandleTask_Menu,0,eNoAction);
 8000f36:	4b1c      	ldr	r3, [pc, #112]	; (8000fa8 <vTask_Menu+0x13c>)
 8000f38:	6818      	ldr	r0, [r3, #0]
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	2200      	movs	r2, #0
 8000f42:	2100      	movs	r1, #0
 8000f44:	f002 f8e8 	bl	8003118 <xTaskGenericNotify>



					break;
 8000f48:	e01c      	b.n	8000f84 <vTask_Menu+0x118>
				}
				default:{
					xQueueSend(xQueue_Print,&msg_option_n,portMAX_DELAY);
 8000f4a:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <vTask_Menu+0x130>)
 8000f4c:	6818      	ldr	r0, [r3, #0]
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f54:	4917      	ldr	r1, [pc, #92]	; (8000fb4 <vTask_Menu+0x148>)
 8000f56:	f000 fae1 	bl	800151c <xQueueGenericSend>
					continue;
 8000f5a:	e01c      	b.n	8000f96 <vTask_Menu+0x12a>

				}
			}

		}else{
			xQueueSend(xQueue_Print, &msg_invalid,portMAX_DELAY);
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	; (8000f9c <vTask_Menu+0x130>)
 8000f5e:	6818      	ldr	r0, [r3, #0]
 8000f60:	2300      	movs	r3, #0
 8000f62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f66:	4914      	ldr	r1, [pc, #80]	; (8000fb8 <vTask_Menu+0x14c>)
 8000f68:	f000 fad8 	bl	800151c <xQueueGenericSend>
			//Aca se deberia notificar cambiar la variable next_state y notificar
			next_state = sMainMenu;
 8000f6c:	4b0d      	ldr	r3, [pc, #52]	; (8000fa4 <vTask_Menu+0x138>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
			xTaskNotify(xHandleTask_Menu,0,eNoAction);
 8000f72:	4b0d      	ldr	r3, [pc, #52]	; (8000fa8 <vTask_Menu+0x13c>)
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	2300      	movs	r3, #0
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2100      	movs	r1, #0
 8000f80:	f002 f8ca 	bl	8003118 <xTaskGenericNotify>

		}

		// La tarea vuelve a quedar en un estado de espera por un tiempo indefinido
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000f84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2100      	movs	r1, #0
 8000f90:	2000      	movs	r0, #0
 8000f92:	f002 f841 	bl	8003018 <xTaskGenericNotifyWait>
		xQueueSend(xQueue_Print, &msg_menu, portMAX_DELAY);
 8000f96:	e76f      	b.n	8000e78 <vTask_Menu+0xc>
 8000f98:	08006880 	.word	0x08006880
 8000f9c:	200000b4 	.word	0x200000b4
 8000fa0:	20000004 	.word	0x20000004
 8000fa4:	2000017d 	.word	0x2000017d
 8000fa8:	200000a8 	.word	0x200000a8
 8000fac:	20000008 	.word	0x20000008
 8000fb0:	2000000c 	.word	0x2000000c
 8000fb4:	20000010 	.word	0x20000010
 8000fb8:	20000000 	.word	0x20000000

08000fbc <vTask_Print>:
	}// Fin del loop de esta tarea

}


void vTask_Print( void * pvParameters ){
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]

	uint32_t *msg;

   while(1){

	   xQueueReceive(xQueue_Print, &msg, portMAX_DELAY);
 8000fc4:	4b07      	ldr	r3, [pc, #28]	; (8000fe4 <vTask_Print+0x28>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f107 010c 	add.w	r1, r7, #12
 8000fcc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 fce7 	bl	80019a4 <xQueueReceive>
	   //usart write command
	   writeMsg(&handlerUSART2, (char*) msg);
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4803      	ldr	r0, [pc, #12]	; (8000fe8 <vTask_Print+0x2c>)
 8000fdc:	f004 fa86 	bl	80054ec <writeMsg>
	   xQueueReceive(xQueue_Print, &msg, portMAX_DELAY);
 8000fe0:	e7f0      	b.n	8000fc4 <vTask_Print+0x8>
 8000fe2:	bf00      	nop
 8000fe4:	200000b4 	.word	0x200000b4
 8000fe8:	200000e8 	.word	0x200000e8

08000fec <vTask_Commands>:
	   //taskYIELD();
   }
}

void vTask_Commands( void * pvParameters ){
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]

//	BaseType_t notify_status = {0};
	command_t cmd = {0};
 8000ff4:	f107 030c 	add.w	r3, r7, #12
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]

	const TickType_t xMaxExpectedBlockTime = pdMS_TO_TICKS(1000);
 8001002:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001006:	61fb      	str	r3, [r7, #28]

	   //Esperamos la notificacion desde la interrupcion
//	   notify_status = xTaskNotifyWait(0,0,NULL,portMAX_DELAY); // Esoerar hasta que la notificacion salte

	   //Cuando es verdadero significa que se recibio una notificacion
	   if (xSemaphoreTake(xSemaphore_Handle,xMaxExpectedBlockTime) == pdPASS){
 8001008:	4b07      	ldr	r3, [pc, #28]	; (8001028 <vTask_Commands+0x3c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	69f9      	ldr	r1, [r7, #28]
 800100e:	4618      	mov	r0, r3
 8001010:	f000 fda8 	bl	8001b64 <xQueueSemaphoreTake>
 8001014:	4603      	mov	r3, r0
 8001016:	2b01      	cmp	r3, #1
 8001018:	d1f6      	bne.n	8001008 <vTask_Commands+0x1c>

		   process_command(&cmd);
 800101a:	f107 030c 	add.w	r3, r7, #12
 800101e:	4618      	mov	r0, r3
 8001020:	f000 f804 	bl	800102c <process_command>
	   if (xSemaphoreTake(xSemaphore_Handle,xMaxExpectedBlockTime) == pdPASS){
 8001024:	e7f0      	b.n	8001008 <vTask_Commands+0x1c>
 8001026:	bf00      	nop
 8001028:	200000c0 	.word	0x200000c0

0800102c <process_command>:
	   }
	   //taskYIELD();
   }
}

void process_command (command_t *cmd){
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af02      	add	r7, sp, #8
 8001032:	6078      	str	r0, [r7, #4]

	extract_command(cmd);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f000 f819 	bl	800106c <extract_command>

	switch (next_state) {
 800103a:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <process_command+0x38>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d109      	bne.n	8001056 <process_command+0x2a>
		case sMainMenu:{
			//Notificamos a la tarea respectiva
			xTaskNotify(xHandleTask_Menu,(uint32_t)cmd, eSetValueWithOverwrite);
 8001042:	4b09      	ldr	r3, [pc, #36]	; (8001068 <process_command+0x3c>)
 8001044:	6818      	ldr	r0, [r3, #0]
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	2300      	movs	r3, #0
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	2303      	movs	r3, #3
 800104e:	2100      	movs	r1, #0
 8001050:	f002 f862 	bl	8003118 <xTaskGenericNotify>
			break;
 8001054:	e001      	b.n	800105a <process_command+0x2e>
		}
		default:{
			__NOP();
 8001056:	bf00      	nop
			break;
 8001058:	bf00      	nop
		}
	}


}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	2000017d 	.word	0x2000017d
 8001068:	200000a8 	.word	0x200000a8

0800106c <extract_command>:

int extract_command (command_t *cmd){
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]

	uint8_t item;
	uint8_t counter_j = 0;
 8001074:	2300      	movs	r3, #0
 8001076:	75fb      	strb	r3, [r7, #23]
	BaseType_t status;

	status = uxQueueMessagesWaitingFromISR(xQueue_InputData);
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <extract_command+0x70>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4618      	mov	r0, r3
 800107e:	f000 ff0c 	bl	8001e9a <uxQueueMessagesWaitingFromISR>
 8001082:	4603      	mov	r3, r0
 8001084:	613b      	str	r3, [r7, #16]
	if (status == 0){
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d102      	bne.n	8001092 <extract_command+0x26>
		return -1;
 800108c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001090:	e020      	b.n	80010d4 <extract_command+0x68>
	}

	do{
		// Recibimos un elemento y lo montamos en el item ademas no deseamos bloquarlo
		status = xQueueReceive(xQueue_InputData, &item,0);
 8001092:	4b12      	ldr	r3, [pc, #72]	; (80010dc <extract_command+0x70>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f107 010f 	add.w	r1, r7, #15
 800109a:	2200      	movs	r2, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f000 fc81 	bl	80019a4 <xQueueReceive>
 80010a2:	6138      	str	r0, [r7, #16]
		if(status == pdTRUE){
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d106      	bne.n	80010b8 <extract_command+0x4c>

			//vamos llenando el arreglo del comando
			cmd->payload[counter_j++] = item;
 80010aa:	7dfb      	ldrb	r3, [r7, #23]
 80010ac:	1c5a      	adds	r2, r3, #1
 80010ae:	75fa      	strb	r2, [r7, #23]
 80010b0:	461a      	mov	r2, r3
 80010b2:	7bf9      	ldrb	r1, [r7, #15]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	5499      	strb	r1, [r3, r2]

		}
	}while(item != '#');
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
 80010ba:	2b23      	cmp	r3, #35	; 0x23
 80010bc:	d1e9      	bne.n	8001092 <extract_command+0x26>

	cmd->payload[counter_j-1] = '\0';
 80010be:	7dfb      	ldrb	r3, [r7, #23]
 80010c0:	3b01      	subs	r3, #1
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	2100      	movs	r1, #0
 80010c6:	54d1      	strb	r1, [r2, r3]
	cmd->len = counter_j -1; // Longitud de los caracteres del comando
 80010c8:	7dfb      	ldrb	r3, [r7, #23]
 80010ca:	3b01      	subs	r3, #1
 80010cc:	461a      	mov	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	60da      	str	r2, [r3, #12]

	return 0;
 80010d2:	2300      	movs	r3, #0

}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3718      	adds	r7, #24
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	200000b8 	.word	0x200000b8

080010e0 <usart2Rx_Callback>:



//Interripcion USART2
void usart2Rx_Callback(void){
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0

	rxData = getRxData();
 80010e6:	f004 fa29 	bl	800553c <getRxData>
 80010ea:	4603      	mov	r3, r0
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <usart2Rx_Callback+0x80>)
 80010f0:	701a      	strb	r2, [r3, #0]
//
	BaseType_t xHigerPriorituTaskWoken;
	(void) xHigerPriorituTaskWoken;
	xHigerPriorituTaskWoken = pdFALSE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	607b      	str	r3, [r7, #4]

	//Verificamos que la cola aun no se encuentra llena
	xReturned = xQueueIsQueueFullFromISR(xQueue_InputData);
 80010f6:	4b1b      	ldr	r3, [pc, #108]	; (8001164 <usart2Rx_Callback+0x84>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f001 f813 	bl	8002126 <xQueueIsQueueFullFromISR>
 8001100:	4603      	mov	r3, r0
 8001102:	4a19      	ldr	r2, [pc, #100]	; (8001168 <usart2Rx_Callback+0x88>)
 8001104:	6013      	str	r3, [r2, #0]
	// Si retorna que aun tiene espacio entoncesretorna falso

	if (xReturned != pdTRUE ){
 8001106:	4b18      	ldr	r3, [pc, #96]	; (8001168 <usart2Rx_Callback+0x88>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d007      	beq.n	800111e <usart2Rx_Callback+0x3e>

		xQueueSendToBackFromISR(xQueue_InputData,
 800110e:	4b15      	ldr	r3, [pc, #84]	; (8001164 <usart2Rx_Callback+0x84>)
 8001110:	6818      	ldr	r0, [r3, #0]
 8001112:	2300      	movs	r3, #0
 8001114:	2200      	movs	r2, #0
 8001116:	4912      	ldr	r1, [pc, #72]	; (8001160 <usart2Rx_Callback+0x80>)
 8001118:	f000 fafe 	bl	8001718 <xQueueGenericSendFromISR>
 800111c:	e011      	b.n	8001142 <usart2Rx_Callback+0x62>


	}else{


		if (rxData == '#'){
 800111e:	4b10      	ldr	r3, [pc, #64]	; (8001160 <usart2Rx_Callback+0x80>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b23      	cmp	r3, #35	; 0x23
 8001124:	d10d      	bne.n	8001142 <usart2Rx_Callback+0x62>

			xQueueReceiveFromISR(xQueue_InputData,
 8001126:	4b0f      	ldr	r3, [pc, #60]	; (8001164 <usart2Rx_Callback+0x84>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2200      	movs	r2, #0
 800112c:	490c      	ldr	r1, [pc, #48]	; (8001160 <usart2Rx_Callback+0x80>)
 800112e:	4618      	mov	r0, r3
 8001130:	f000 fe24 	bl	8001d7c <xQueueReceiveFromISR>
								 (void *) &rxData,
								 NULL);
			xQueueSendToBackFromISR(xQueue_InputData,
 8001134:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <usart2Rx_Callback+0x84>)
 8001136:	6818      	ldr	r0, [r3, #0]
 8001138:	2300      	movs	r3, #0
 800113a:	2200      	movs	r2, #0
 800113c:	4908      	ldr	r1, [pc, #32]	; (8001160 <usart2Rx_Callback+0x80>)
 800113e:	f000 faeb 	bl	8001718 <xQueueGenericSendFromISR>
									,NULL);
		}

	}

	if (rxData == '#'){
 8001142:	4b07      	ldr	r3, [pc, #28]	; (8001160 <usart2Rx_Callback+0x80>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b23      	cmp	r3, #35	; 0x23
 8001148:	d106      	bne.n	8001158 <usart2Rx_Callback+0x78>
		// Se manda la notificacion de la tarea que se quiere mover al estado de RUN
//		xTaskNotifyFromISR(xHandleTask_Commands,
//						   0,
//						   eNoAction,
//						   NULL);
		xSemaphoreGiveFromISR(xSemaphore_Handle, &xHigerPriorituTaskWoken);
 800114a:	4b08      	ldr	r3, [pc, #32]	; (800116c <usart2Rx_Callback+0x8c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	1d3a      	adds	r2, r7, #4
 8001150:	4611      	mov	r1, r2
 8001152:	4618      	mov	r0, r3
 8001154:	f000 fb8a 	bl	800186c <xQueueGiveFromISR>

	}
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	2000017c 	.word	0x2000017c
 8001164:	200000b8 	.word	0x200000b8
 8001168:	200000a4 	.word	0x200000a4
 800116c:	200000c0 	.word	0x200000c0

08001170 <led_state_callback>:





void led_state_callback (TimerHandle_t xTimer){
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]

	GPIOxTooglePin(&handlerPinA5);
 8001178:	4803      	ldr	r0, [pc, #12]	; (8001188 <led_state_callback+0x18>)
 800117a:	f003 fa43 	bl	8004604 <GPIOxTooglePin>

}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200000c4 	.word	0x200000c4

0800118c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800118c:	480d      	ldr	r0, [pc, #52]	; (80011c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800118e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001190:	f004 faa8 	bl	80056e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001194:	480c      	ldr	r0, [pc, #48]	; (80011c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001196:	490d      	ldr	r1, [pc, #52]	; (80011cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001198:	4a0d      	ldr	r2, [pc, #52]	; (80011d0 <LoopForever+0xe>)
  movs r3, #0
 800119a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800119c:	e002      	b.n	80011a4 <LoopCopyDataInit>

0800119e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800119e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011a2:	3304      	adds	r3, #4

080011a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a8:	d3f9      	bcc.n	800119e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011aa:	4a0a      	ldr	r2, [pc, #40]	; (80011d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011ac:	4c0a      	ldr	r4, [pc, #40]	; (80011d8 <LoopForever+0x16>)
  movs r3, #0
 80011ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011b0:	e001      	b.n	80011b6 <LoopFillZerobss>

080011b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011b4:	3204      	adds	r2, #4

080011b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b8:	d3fb      	bcc.n	80011b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011ba:	f004 fb2b 	bl	8005814 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011be:	f7ff fcf3 	bl	8000ba8 <main>

080011c2 <LoopForever>:

LoopForever:
    b LoopForever
 80011c2:	e7fe      	b.n	80011c2 <LoopForever>
  ldr   r0, =_estack
 80011c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011cc:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80011d0:	08006978 	.word	0x08006978
  ldr r2, =_sbss
 80011d4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80011d8:	20012f3c 	.word	0x20012f3c

080011dc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011dc:	e7fe      	b.n	80011dc <ADC_IRQHandler>

080011de <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80011de:	b480      	push	{r7}
 80011e0:	b083      	sub	sp, #12
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f103 0208 	add.w	r2, r3, #8
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80011f6:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f103 0208 	add.w	r2, r3, #8
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f103 0208 	add.w	r2, r3, #8
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr

0800121e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800121e:	b480      	push	{r7}
 8001220:	b083      	sub	sp, #12
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	689a      	ldr	r2, [r3, #8]
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	683a      	ldr	r2, [r7, #0]
 8001262:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	1c5a      	adds	r2, r3, #1
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	601a      	str	r2, [r3, #0]
}
 8001274:	bf00      	nop
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001296:	d103      	bne.n	80012a0 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	691b      	ldr	r3, [r3, #16]
 800129c:	60fb      	str	r3, [r7, #12]
 800129e:	e00c      	b.n	80012ba <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3308      	adds	r3, #8
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	e002      	b.n	80012ae <vListInsert+0x2e>
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	68ba      	ldr	r2, [r7, #8]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d2f6      	bcs.n	80012a8 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	683a      	ldr	r2, [r7, #0]
 80012c8:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	68fa      	ldr	r2, [r7, #12]
 80012ce:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	683a      	ldr	r2, [r7, #0]
 80012d4:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	1c5a      	adds	r2, r3, #1
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	601a      	str	r2, [r3, #0]
}
 80012e6:	bf00      	nop
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr

080012f2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80012f2:	b480      	push	{r7}
 80012f4:	b085      	sub	sp, #20
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	691b      	ldr	r3, [r3, #16]
 80012fe:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	6892      	ldr	r2, [r2, #8]
 8001308:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	6852      	ldr	r2, [r2, #4]
 8001312:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	429a      	cmp	r2, r3
 800131c:	d103      	bne.n	8001326 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	689a      	ldr	r2, [r3, #8]
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	1e5a      	subs	r2, r3, #1
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
}
 800133a:	4618      	mov	r0, r3
 800133c:	3714      	adds	r7, #20
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
	...

08001348 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d10a      	bne.n	8001372 <xQueueGenericReset+0x2a>
        __asm volatile
 800135c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001360:	f383 8811 	msr	BASEPRI, r3
 8001364:	f3bf 8f6f 	isb	sy
 8001368:	f3bf 8f4f 	dsb	sy
 800136c:	60bb      	str	r3, [r7, #8]
    }
 800136e:	bf00      	nop
 8001370:	e7fe      	b.n	8001370 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8001372:	f002 fcb1 	bl	8003cd8 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800137e:	68f9      	ldr	r1, [r7, #12]
 8001380:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001382:	fb01 f303 	mul.w	r3, r1, r3
 8001386:	441a      	add	r2, r3
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	2200      	movs	r2, #0
 8001390:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013a2:	3b01      	subs	r3, #1
 80013a4:	68f9      	ldr	r1, [r7, #12]
 80013a6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80013a8:	fb01 f303 	mul.w	r3, r1, r3
 80013ac:	441a      	add	r2, r3
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	22ff      	movs	r2, #255	; 0xff
 80013b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	22ff      	movs	r2, #255	; 0xff
 80013be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d114      	bne.n	80013f2 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	691b      	ldr	r3, [r3, #16]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d01a      	beq.n	8001406 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	3310      	adds	r3, #16
 80013d4:	4618      	mov	r0, r3
 80013d6:	f001 fad3 	bl	8002980 <xTaskRemoveFromEventList>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d012      	beq.n	8001406 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80013e0:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <xQueueGenericReset+0xcc>)
 80013e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	f3bf 8f4f 	dsb	sy
 80013ec:	f3bf 8f6f 	isb	sy
 80013f0:	e009      	b.n	8001406 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	3310      	adds	r3, #16
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fef1 	bl	80011de <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	3324      	adds	r3, #36	; 0x24
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff feec 	bl	80011de <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8001406:	f002 fc97 	bl	8003d38 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800140a:	2301      	movs	r3, #1
}
 800140c:	4618      	mov	r0, r3
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	e000ed04 	.word	0xe000ed04

08001418 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8001418:	b580      	push	{r7, lr}
 800141a:	b08c      	sub	sp, #48	; 0x30
 800141c:	af02      	add	r7, sp, #8
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	4613      	mov	r3, r2
 8001424:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d10a      	bne.n	8001442 <xQueueGenericCreate+0x2a>
        __asm volatile
 800142c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001430:	f383 8811 	msr	BASEPRI, r3
 8001434:	f3bf 8f6f 	isb	sy
 8001438:	f3bf 8f4f 	dsb	sy
 800143c:	61bb      	str	r3, [r7, #24]
    }
 800143e:	bf00      	nop
 8001440:	e7fe      	b.n	8001440 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	68ba      	ldr	r2, [r7, #8]
 8001446:	fb02 f303 	mul.w	r3, r2, r3
 800144a:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d006      	beq.n	8001460 <xQueueGenericCreate+0x48>
 8001452:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	fbb2 f3f3 	udiv	r3, r2, r3
 800145a:	68fa      	ldr	r2, [r7, #12]
 800145c:	429a      	cmp	r2, r3
 800145e:	d101      	bne.n	8001464 <xQueueGenericCreate+0x4c>
 8001460:	2301      	movs	r3, #1
 8001462:	e000      	b.n	8001466 <xQueueGenericCreate+0x4e>
 8001464:	2300      	movs	r3, #0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d10a      	bne.n	8001480 <xQueueGenericCreate+0x68>
        __asm volatile
 800146a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800146e:	f383 8811 	msr	BASEPRI, r3
 8001472:	f3bf 8f6f 	isb	sy
 8001476:	f3bf 8f4f 	dsb	sy
 800147a:	617b      	str	r3, [r7, #20]
    }
 800147c:	bf00      	nop
 800147e:	e7fe      	b.n	800147e <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8001480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001482:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8001486:	d90a      	bls.n	800149e <xQueueGenericCreate+0x86>
        __asm volatile
 8001488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800148c:	f383 8811 	msr	BASEPRI, r3
 8001490:	f3bf 8f6f 	isb	sy
 8001494:	f3bf 8f4f 	dsb	sy
 8001498:	613b      	str	r3, [r7, #16]
    }
 800149a:	bf00      	nop
 800149c:	e7fe      	b.n	800149c <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800149e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a0:	3350      	adds	r3, #80	; 0x50
 80014a2:	4618      	mov	r0, r3
 80014a4:	f002 fd3a 	bl	8003f1c <pvPortMalloc>
 80014a8:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80014aa:	6a3b      	ldr	r3, [r7, #32]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d00d      	beq.n	80014cc <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80014b0:	6a3b      	ldr	r3, [r7, #32]
 80014b2:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	3350      	adds	r3, #80	; 0x50
 80014b8:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80014ba:	79fa      	ldrb	r2, [r7, #7]
 80014bc:	6a3b      	ldr	r3, [r7, #32]
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	4613      	mov	r3, r2
 80014c2:	69fa      	ldr	r2, [r7, #28]
 80014c4:	68b9      	ldr	r1, [r7, #8]
 80014c6:	68f8      	ldr	r0, [r7, #12]
 80014c8:	f000 f805 	bl	80014d6 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80014cc:	6a3b      	ldr	r3, [r7, #32]
    }
 80014ce:	4618      	mov	r0, r3
 80014d0:	3728      	adds	r7, #40	; 0x28
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b084      	sub	sp, #16
 80014da:	af00      	add	r7, sp, #0
 80014dc:	60f8      	str	r0, [r7, #12]
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
 80014e2:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d103      	bne.n	80014f2 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	e002      	b.n	80014f8 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	68fa      	ldr	r2, [r7, #12]
 80014fc:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	68ba      	ldr	r2, [r7, #8]
 8001502:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001504:	2101      	movs	r1, #1
 8001506:	69b8      	ldr	r0, [r7, #24]
 8001508:	f7ff ff1e 	bl	8001348 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	78fa      	ldrb	r2, [r7, #3]
 8001510:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001514:	bf00      	nop
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08e      	sub	sp, #56	; 0x38
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
 8001528:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800152a:	2300      	movs	r3, #0
 800152c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8001532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001534:	2b00      	cmp	r3, #0
 8001536:	d10a      	bne.n	800154e <xQueueGenericSend+0x32>
        __asm volatile
 8001538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800153c:	f383 8811 	msr	BASEPRI, r3
 8001540:	f3bf 8f6f 	isb	sy
 8001544:	f3bf 8f4f 	dsb	sy
 8001548:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800154a:	bf00      	nop
 800154c:	e7fe      	b.n	800154c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d103      	bne.n	800155c <xQueueGenericSend+0x40>
 8001554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <xQueueGenericSend+0x44>
 800155c:	2301      	movs	r3, #1
 800155e:	e000      	b.n	8001562 <xQueueGenericSend+0x46>
 8001560:	2300      	movs	r3, #0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d10a      	bne.n	800157c <xQueueGenericSend+0x60>
        __asm volatile
 8001566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800156a:	f383 8811 	msr	BASEPRI, r3
 800156e:	f3bf 8f6f 	isb	sy
 8001572:	f3bf 8f4f 	dsb	sy
 8001576:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8001578:	bf00      	nop
 800157a:	e7fe      	b.n	800157a <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	2b02      	cmp	r3, #2
 8001580:	d103      	bne.n	800158a <xQueueGenericSend+0x6e>
 8001582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001586:	2b01      	cmp	r3, #1
 8001588:	d101      	bne.n	800158e <xQueueGenericSend+0x72>
 800158a:	2301      	movs	r3, #1
 800158c:	e000      	b.n	8001590 <xQueueGenericSend+0x74>
 800158e:	2300      	movs	r3, #0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d10a      	bne.n	80015aa <xQueueGenericSend+0x8e>
        __asm volatile
 8001594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001598:	f383 8811 	msr	BASEPRI, r3
 800159c:	f3bf 8f6f 	isb	sy
 80015a0:	f3bf 8f4f 	dsb	sy
 80015a4:	623b      	str	r3, [r7, #32]
    }
 80015a6:	bf00      	nop
 80015a8:	e7fe      	b.n	80015a8 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80015aa:	f001 fb85 	bl	8002cb8 <xTaskGetSchedulerState>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d102      	bne.n	80015ba <xQueueGenericSend+0x9e>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d101      	bne.n	80015be <xQueueGenericSend+0xa2>
 80015ba:	2301      	movs	r3, #1
 80015bc:	e000      	b.n	80015c0 <xQueueGenericSend+0xa4>
 80015be:	2300      	movs	r3, #0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d10a      	bne.n	80015da <xQueueGenericSend+0xbe>
        __asm volatile
 80015c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015c8:	f383 8811 	msr	BASEPRI, r3
 80015cc:	f3bf 8f6f 	isb	sy
 80015d0:	f3bf 8f4f 	dsb	sy
 80015d4:	61fb      	str	r3, [r7, #28]
    }
 80015d6:	bf00      	nop
 80015d8:	e7fe      	b.n	80015d8 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80015da:	f002 fb7d 	bl	8003cd8 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80015de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d302      	bcc.n	80015f0 <xQueueGenericSend+0xd4>
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d129      	bne.n	8001644 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	68b9      	ldr	r1, [r7, #8]
 80015f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80015f6:	f000 fc86 	bl	8001f06 <prvCopyDataToQueue>
 80015fa:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80015fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001600:	2b00      	cmp	r3, #0
 8001602:	d010      	beq.n	8001626 <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001606:	3324      	adds	r3, #36	; 0x24
 8001608:	4618      	mov	r0, r3
 800160a:	f001 f9b9 	bl	8002980 <xTaskRemoveFromEventList>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d013      	beq.n	800163c <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8001614:	4b3f      	ldr	r3, [pc, #252]	; (8001714 <xQueueGenericSend+0x1f8>)
 8001616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	f3bf 8f4f 	dsb	sy
 8001620:	f3bf 8f6f 	isb	sy
 8001624:	e00a      	b.n	800163c <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8001626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001628:	2b00      	cmp	r3, #0
 800162a:	d007      	beq.n	800163c <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 800162c:	4b39      	ldr	r3, [pc, #228]	; (8001714 <xQueueGenericSend+0x1f8>)
 800162e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	f3bf 8f4f 	dsb	sy
 8001638:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800163c:	f002 fb7c 	bl	8003d38 <vPortExitCritical>
                return pdPASS;
 8001640:	2301      	movs	r3, #1
 8001642:	e063      	b.n	800170c <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d103      	bne.n	8001652 <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800164a:	f002 fb75 	bl	8003d38 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800164e:	2300      	movs	r3, #0
 8001650:	e05c      	b.n	800170c <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001654:	2b00      	cmp	r3, #0
 8001656:	d106      	bne.n	8001666 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001658:	f107 0314 	add.w	r3, r7, #20
 800165c:	4618      	mov	r0, r3
 800165e:	f001 f9f1 	bl	8002a44 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001662:	2301      	movs	r3, #1
 8001664:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001666:	f002 fb67 	bl	8003d38 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800166a:	f000 ff79 	bl	8002560 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800166e:	f002 fb33 	bl	8003cd8 <vPortEnterCritical>
 8001672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001674:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001678:	b25b      	sxtb	r3, r3
 800167a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800167e:	d103      	bne.n	8001688 <xQueueGenericSend+0x16c>
 8001680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001682:	2200      	movs	r2, #0
 8001684:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800168a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800168e:	b25b      	sxtb	r3, r3
 8001690:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001694:	d103      	bne.n	800169e <xQueueGenericSend+0x182>
 8001696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001698:	2200      	movs	r2, #0
 800169a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800169e:	f002 fb4b 	bl	8003d38 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80016a2:	1d3a      	adds	r2, r7, #4
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	4611      	mov	r1, r2
 80016aa:	4618      	mov	r0, r3
 80016ac:	f001 f9e0 	bl	8002a70 <xTaskCheckForTimeOut>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d124      	bne.n	8001700 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80016b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016b8:	f000 fd1d 	bl	80020f6 <prvIsQueueFull>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d018      	beq.n	80016f4 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80016c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016c4:	3310      	adds	r3, #16
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	4611      	mov	r1, r2
 80016ca:	4618      	mov	r0, r3
 80016cc:	f001 f908 	bl	80028e0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80016d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016d2:	f000 fca8 	bl	8002026 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80016d6:	f000 ff51 	bl	800257c <xTaskResumeAll>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	f47f af7c 	bne.w	80015da <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 80016e2:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <xQueueGenericSend+0x1f8>)
 80016e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	f3bf 8f4f 	dsb	sy
 80016ee:	f3bf 8f6f 	isb	sy
 80016f2:	e772      	b.n	80015da <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80016f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016f6:	f000 fc96 	bl	8002026 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80016fa:	f000 ff3f 	bl	800257c <xTaskResumeAll>
 80016fe:	e76c      	b.n	80015da <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8001700:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001702:	f000 fc90 	bl	8002026 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001706:	f000 ff39 	bl	800257c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 800170a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800170c:	4618      	mov	r0, r3
 800170e:	3738      	adds	r7, #56	; 0x38
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	e000ed04 	.word	0xe000ed04

08001718 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b090      	sub	sp, #64	; 0x40
 800171c:	af00      	add	r7, sp, #0
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]
 8001724:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800172a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800172c:	2b00      	cmp	r3, #0
 800172e:	d10a      	bne.n	8001746 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8001730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001734:	f383 8811 	msr	BASEPRI, r3
 8001738:	f3bf 8f6f 	isb	sy
 800173c:	f3bf 8f4f 	dsb	sy
 8001740:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8001742:	bf00      	nop
 8001744:	e7fe      	b.n	8001744 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d103      	bne.n	8001754 <xQueueGenericSendFromISR+0x3c>
 800174c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800174e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <xQueueGenericSendFromISR+0x40>
 8001754:	2301      	movs	r3, #1
 8001756:	e000      	b.n	800175a <xQueueGenericSendFromISR+0x42>
 8001758:	2300      	movs	r3, #0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d10a      	bne.n	8001774 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 800175e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001762:	f383 8811 	msr	BASEPRI, r3
 8001766:	f3bf 8f6f 	isb	sy
 800176a:	f3bf 8f4f 	dsb	sy
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8001770:	bf00      	nop
 8001772:	e7fe      	b.n	8001772 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	2b02      	cmp	r3, #2
 8001778:	d103      	bne.n	8001782 <xQueueGenericSendFromISR+0x6a>
 800177a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800177c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800177e:	2b01      	cmp	r3, #1
 8001780:	d101      	bne.n	8001786 <xQueueGenericSendFromISR+0x6e>
 8001782:	2301      	movs	r3, #1
 8001784:	e000      	b.n	8001788 <xQueueGenericSendFromISR+0x70>
 8001786:	2300      	movs	r3, #0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d10a      	bne.n	80017a2 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 800178c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001790:	f383 8811 	msr	BASEPRI, r3
 8001794:	f3bf 8f6f 	isb	sy
 8001798:	f3bf 8f4f 	dsb	sy
 800179c:	623b      	str	r3, [r7, #32]
    }
 800179e:	bf00      	nop
 80017a0:	e7fe      	b.n	80017a0 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80017a2:	f002 fb7b 	bl	8003e9c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80017a6:	f3ef 8211 	mrs	r2, BASEPRI
 80017aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017ae:	f383 8811 	msr	BASEPRI, r3
 80017b2:	f3bf 8f6f 	isb	sy
 80017b6:	f3bf 8f4f 	dsb	sy
 80017ba:	61fa      	str	r2, [r7, #28]
 80017bc:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80017be:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80017c0:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80017c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d302      	bcc.n	80017d4 <xQueueGenericSendFromISR+0xbc>
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d13e      	bne.n	8001852 <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80017d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80017da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80017de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e2:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	68b9      	ldr	r1, [r7, #8]
 80017e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80017ea:	f000 fb8c 	bl	8001f06 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80017ee:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80017f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80017f6:	d112      	bne.n	800181e <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80017f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d025      	beq.n	800184c <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001802:	3324      	adds	r3, #36	; 0x24
 8001804:	4618      	mov	r0, r3
 8001806:	f001 f8bb 	bl	8002980 <xTaskRemoveFromEventList>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d01d      	beq.n	800184c <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d01a      	beq.n	800184c <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2201      	movs	r2, #1
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	e016      	b.n	800184c <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800181e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001822:	2b7f      	cmp	r3, #127	; 0x7f
 8001824:	d10a      	bne.n	800183c <xQueueGenericSendFromISR+0x124>
        __asm volatile
 8001826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800182a:	f383 8811 	msr	BASEPRI, r3
 800182e:	f3bf 8f6f 	isb	sy
 8001832:	f3bf 8f4f 	dsb	sy
 8001836:	617b      	str	r3, [r7, #20]
    }
 8001838:	bf00      	nop
 800183a:	e7fe      	b.n	800183a <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800183c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001840:	3301      	adds	r3, #1
 8001842:	b2db      	uxtb	r3, r3
 8001844:	b25a      	sxtb	r2, r3
 8001846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001848:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800184c:	2301      	movs	r3, #1
 800184e:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8001850:	e001      	b.n	8001856 <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8001852:	2300      	movs	r3, #0
 8001854:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001858:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001860:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8001862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001864:	4618      	mov	r0, r3
 8001866:	3740      	adds	r7, #64	; 0x40
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b08e      	sub	sp, #56	; 0x38
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 800187a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10a      	bne.n	8001896 <xQueueGiveFromISR+0x2a>
        __asm volatile
 8001880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001884:	f383 8811 	msr	BASEPRI, r3
 8001888:	f3bf 8f6f 	isb	sy
 800188c:	f3bf 8f4f 	dsb	sy
 8001890:	623b      	str	r3, [r7, #32]
    }
 8001892:	bf00      	nop
 8001894:	e7fe      	b.n	8001894 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8001896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189a:	2b00      	cmp	r3, #0
 800189c:	d00a      	beq.n	80018b4 <xQueueGiveFromISR+0x48>
        __asm volatile
 800189e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018a2:	f383 8811 	msr	BASEPRI, r3
 80018a6:	f3bf 8f6f 	isb	sy
 80018aa:	f3bf 8f4f 	dsb	sy
 80018ae:	61fb      	str	r3, [r7, #28]
    }
 80018b0:	bf00      	nop
 80018b2:	e7fe      	b.n	80018b2 <xQueueGiveFromISR+0x46>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80018b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d103      	bne.n	80018c4 <xQueueGiveFromISR+0x58>
 80018bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d101      	bne.n	80018c8 <xQueueGiveFromISR+0x5c>
 80018c4:	2301      	movs	r3, #1
 80018c6:	e000      	b.n	80018ca <xQueueGiveFromISR+0x5e>
 80018c8:	2300      	movs	r3, #0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d10a      	bne.n	80018e4 <xQueueGiveFromISR+0x78>
        __asm volatile
 80018ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018d2:	f383 8811 	msr	BASEPRI, r3
 80018d6:	f3bf 8f6f 	isb	sy
 80018da:	f3bf 8f4f 	dsb	sy
 80018de:	61bb      	str	r3, [r7, #24]
    }
 80018e0:	bf00      	nop
 80018e2:	e7fe      	b.n	80018e2 <xQueueGiveFromISR+0x76>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80018e4:	f002 fada 	bl	8003e9c <vPortValidateInterruptPriority>
        __asm volatile
 80018e8:	f3ef 8211 	mrs	r2, BASEPRI
 80018ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018f0:	f383 8811 	msr	BASEPRI, r3
 80018f4:	f3bf 8f6f 	isb	sy
 80018f8:	f3bf 8f4f 	dsb	sy
 80018fc:	617a      	str	r2, [r7, #20]
 80018fe:	613b      	str	r3, [r7, #16]
        return ulOriginalBASEPRI;
 8001900:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001902:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001908:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 800190a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800190c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800190e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001910:	429a      	cmp	r2, r3
 8001912:	d23a      	bcs.n	800198a <xQueueGiveFromISR+0x11e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8001914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001916:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800191a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800191e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001920:	1c5a      	adds	r2, r3, #1
 8001922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001924:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8001926:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800192a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800192e:	d112      	bne.n	8001956 <xQueueGiveFromISR+0xea>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001934:	2b00      	cmp	r3, #0
 8001936:	d025      	beq.n	8001984 <xQueueGiveFromISR+0x118>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800193a:	3324      	adds	r3, #36	; 0x24
 800193c:	4618      	mov	r0, r3
 800193e:	f001 f81f 	bl	8002980 <xTaskRemoveFromEventList>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d01d      	beq.n	8001984 <xQueueGiveFromISR+0x118>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d01a      	beq.n	8001984 <xQueueGiveFromISR+0x118>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	2201      	movs	r2, #1
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	e016      	b.n	8001984 <xQueueGiveFromISR+0x118>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8001956:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800195a:	2b7f      	cmp	r3, #127	; 0x7f
 800195c:	d10a      	bne.n	8001974 <xQueueGiveFromISR+0x108>
        __asm volatile
 800195e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001962:	f383 8811 	msr	BASEPRI, r3
 8001966:	f3bf 8f6f 	isb	sy
 800196a:	f3bf 8f4f 	dsb	sy
 800196e:	60fb      	str	r3, [r7, #12]
    }
 8001970:	bf00      	nop
 8001972:	e7fe      	b.n	8001972 <xQueueGiveFromISR+0x106>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001974:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001978:	3301      	adds	r3, #1
 800197a:	b2db      	uxtb	r3, r3
 800197c:	b25a      	sxtb	r2, r3
 800197e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8001984:	2301      	movs	r3, #1
 8001986:	637b      	str	r3, [r7, #52]	; 0x34
 8001988:	e001      	b.n	800198e <xQueueGiveFromISR+0x122>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800198a:	2300      	movs	r3, #0
 800198c:	637b      	str	r3, [r7, #52]	; 0x34
 800198e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001990:	60bb      	str	r3, [r7, #8]
        __asm volatile
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	f383 8811 	msr	BASEPRI, r3
    }
 8001998:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800199a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800199c:	4618      	mov	r0, r3
 800199e:	3738      	adds	r7, #56	; 0x38
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08c      	sub	sp, #48	; 0x30
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	60b9      	str	r1, [r7, #8]
 80019ae:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80019b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d10a      	bne.n	80019d4 <xQueueReceive+0x30>
        __asm volatile
 80019be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019c2:	f383 8811 	msr	BASEPRI, r3
 80019c6:	f3bf 8f6f 	isb	sy
 80019ca:	f3bf 8f4f 	dsb	sy
 80019ce:	623b      	str	r3, [r7, #32]
    }
 80019d0:	bf00      	nop
 80019d2:	e7fe      	b.n	80019d2 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d103      	bne.n	80019e2 <xQueueReceive+0x3e>
 80019da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <xQueueReceive+0x42>
 80019e2:	2301      	movs	r3, #1
 80019e4:	e000      	b.n	80019e8 <xQueueReceive+0x44>
 80019e6:	2300      	movs	r3, #0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d10a      	bne.n	8001a02 <xQueueReceive+0x5e>
        __asm volatile
 80019ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019f0:	f383 8811 	msr	BASEPRI, r3
 80019f4:	f3bf 8f6f 	isb	sy
 80019f8:	f3bf 8f4f 	dsb	sy
 80019fc:	61fb      	str	r3, [r7, #28]
    }
 80019fe:	bf00      	nop
 8001a00:	e7fe      	b.n	8001a00 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001a02:	f001 f959 	bl	8002cb8 <xTaskGetSchedulerState>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <xQueueReceive+0x6e>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <xQueueReceive+0x72>
 8001a12:	2301      	movs	r3, #1
 8001a14:	e000      	b.n	8001a18 <xQueueReceive+0x74>
 8001a16:	2300      	movs	r3, #0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d10a      	bne.n	8001a32 <xQueueReceive+0x8e>
        __asm volatile
 8001a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a20:	f383 8811 	msr	BASEPRI, r3
 8001a24:	f3bf 8f6f 	isb	sy
 8001a28:	f3bf 8f4f 	dsb	sy
 8001a2c:	61bb      	str	r3, [r7, #24]
    }
 8001a2e:	bf00      	nop
 8001a30:	e7fe      	b.n	8001a30 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001a32:	f002 f951 	bl	8003cd8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a3a:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d01f      	beq.n	8001a82 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001a42:	68b9      	ldr	r1, [r7, #8]
 8001a44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001a46:	f000 fac8 	bl	8001fda <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4c:	1e5a      	subs	r2, r3, #1
 8001a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a50:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d00f      	beq.n	8001a7a <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a5c:	3310      	adds	r3, #16
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f000 ff8e 	bl	8002980 <xTaskRemoveFromEventList>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d007      	beq.n	8001a7a <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001a6a:	4b3d      	ldr	r3, [pc, #244]	; (8001b60 <xQueueReceive+0x1bc>)
 8001a6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	f3bf 8f4f 	dsb	sy
 8001a76:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001a7a:	f002 f95d 	bl	8003d38 <vPortExitCritical>
                return pdPASS;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e069      	b.n	8001b56 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d103      	bne.n	8001a90 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001a88:	f002 f956 	bl	8003d38 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	e062      	b.n	8001b56 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d106      	bne.n	8001aa4 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001a96:	f107 0310 	add.w	r3, r7, #16
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 ffd2 	bl	8002a44 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001aa4:	f002 f948 	bl	8003d38 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001aa8:	f000 fd5a 	bl	8002560 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001aac:	f002 f914 	bl	8003cd8 <vPortEnterCritical>
 8001ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ab6:	b25b      	sxtb	r3, r3
 8001ab8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001abc:	d103      	bne.n	8001ac6 <xQueueReceive+0x122>
 8001abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ac8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001acc:	b25b      	sxtb	r3, r3
 8001ace:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ad2:	d103      	bne.n	8001adc <xQueueReceive+0x138>
 8001ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001adc:	f002 f92c 	bl	8003d38 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001ae0:	1d3a      	adds	r2, r7, #4
 8001ae2:	f107 0310 	add.w	r3, r7, #16
 8001ae6:	4611      	mov	r1, r2
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 ffc1 	bl	8002a70 <xTaskCheckForTimeOut>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d123      	bne.n	8001b3c <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001af4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001af6:	f000 fae8 	bl	80020ca <prvIsQueueEmpty>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d017      	beq.n	8001b30 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b02:	3324      	adds	r3, #36	; 0x24
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	4611      	mov	r1, r2
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f000 fee9 	bl	80028e0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001b0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b10:	f000 fa89 	bl	8002026 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001b14:	f000 fd32 	bl	800257c <xTaskResumeAll>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d189      	bne.n	8001a32 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8001b1e:	4b10      	ldr	r3, [pc, #64]	; (8001b60 <xQueueReceive+0x1bc>)
 8001b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	f3bf 8f4f 	dsb	sy
 8001b2a:	f3bf 8f6f 	isb	sy
 8001b2e:	e780      	b.n	8001a32 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001b30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b32:	f000 fa78 	bl	8002026 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001b36:	f000 fd21 	bl	800257c <xTaskResumeAll>
 8001b3a:	e77a      	b.n	8001a32 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001b3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b3e:	f000 fa72 	bl	8002026 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001b42:	f000 fd1b 	bl	800257c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001b46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b48:	f000 fabf 	bl	80020ca <prvIsQueueEmpty>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	f43f af6f 	beq.w	8001a32 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001b54:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3730      	adds	r7, #48	; 0x30
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	e000ed04 	.word	0xe000ed04

08001b64 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08e      	sub	sp, #56	; 0x38
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	62fb      	str	r3, [r7, #44]	; 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8001b76:	2300      	movs	r3, #0
 8001b78:	633b      	str	r3, [r7, #48]	; 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d10a      	bne.n	8001b96 <xQueueSemaphoreTake+0x32>
        __asm volatile
 8001b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b84:	f383 8811 	msr	BASEPRI, r3
 8001b88:	f3bf 8f6f 	isb	sy
 8001b8c:	f3bf 8f4f 	dsb	sy
 8001b90:	623b      	str	r3, [r7, #32]
    }
 8001b92:	bf00      	nop
 8001b94:	e7fe      	b.n	8001b94 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8001b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d00a      	beq.n	8001bb4 <xQueueSemaphoreTake+0x50>
        __asm volatile
 8001b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ba2:	f383 8811 	msr	BASEPRI, r3
 8001ba6:	f3bf 8f6f 	isb	sy
 8001baa:	f3bf 8f4f 	dsb	sy
 8001bae:	61fb      	str	r3, [r7, #28]
    }
 8001bb0:	bf00      	nop
 8001bb2:	e7fe      	b.n	8001bb2 <xQueueSemaphoreTake+0x4e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001bb4:	f001 f880 	bl	8002cb8 <xTaskGetSchedulerState>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d102      	bne.n	8001bc4 <xQueueSemaphoreTake+0x60>
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d101      	bne.n	8001bc8 <xQueueSemaphoreTake+0x64>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <xQueueSemaphoreTake+0x66>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d10a      	bne.n	8001be4 <xQueueSemaphoreTake+0x80>
        __asm volatile
 8001bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bd2:	f383 8811 	msr	BASEPRI, r3
 8001bd6:	f3bf 8f6f 	isb	sy
 8001bda:	f3bf 8f4f 	dsb	sy
 8001bde:	61bb      	str	r3, [r7, #24]
    }
 8001be0:	bf00      	nop
 8001be2:	e7fe      	b.n	8001be2 <xQueueSemaphoreTake+0x7e>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001be4:	f002 f878 	bl	8003cd8 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bec:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d024      	beq.n	8001c3e <xQueueSemaphoreTake+0xda>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8001bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf6:	1e5a      	subs	r2, r3, #1
 8001bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bfa:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d104      	bne.n	8001c0e <xQueueSemaphoreTake+0xaa>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8001c04:	f001 f9f4 	bl	8002ff0 <pvTaskIncrementMutexHeldCount>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c0c:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d00f      	beq.n	8001c36 <xQueueSemaphoreTake+0xd2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c18:	3310      	adds	r3, #16
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f000 feb0 	bl	8002980 <xTaskRemoveFromEventList>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d007      	beq.n	8001c36 <xQueueSemaphoreTake+0xd2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001c26:	4b54      	ldr	r3, [pc, #336]	; (8001d78 <xQueueSemaphoreTake+0x214>)
 8001c28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	f3bf 8f4f 	dsb	sy
 8001c32:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001c36:	f002 f87f 	bl	8003d38 <vPortExitCritical>
                return pdPASS;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e097      	b.n	8001d6e <xQueueSemaphoreTake+0x20a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d111      	bne.n	8001c68 <xQueueSemaphoreTake+0x104>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 8001c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d00a      	beq.n	8001c60 <xQueueSemaphoreTake+0xfc>
        __asm volatile
 8001c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c4e:	f383 8811 	msr	BASEPRI, r3
 8001c52:	f3bf 8f6f 	isb	sy
 8001c56:	f3bf 8f4f 	dsb	sy
 8001c5a:	617b      	str	r3, [r7, #20]
    }
 8001c5c:	bf00      	nop
 8001c5e:	e7fe      	b.n	8001c5e <xQueueSemaphoreTake+0xfa>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8001c60:	f002 f86a 	bl	8003d38 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001c64:	2300      	movs	r3, #0
 8001c66:	e082      	b.n	8001d6e <xQueueSemaphoreTake+0x20a>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d106      	bne.n	8001c7c <xQueueSemaphoreTake+0x118>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001c6e:	f107 030c 	add.w	r3, r7, #12
 8001c72:	4618      	mov	r0, r3
 8001c74:	f000 fee6 	bl	8002a44 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001c7c:	f002 f85c 	bl	8003d38 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001c80:	f000 fc6e 	bl	8002560 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001c84:	f002 f828 	bl	8003cd8 <vPortEnterCritical>
 8001c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001c8e:	b25b      	sxtb	r3, r3
 8001c90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c94:	d103      	bne.n	8001c9e <xQueueSemaphoreTake+0x13a>
 8001c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ca0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ca4:	b25b      	sxtb	r3, r3
 8001ca6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001caa:	d103      	bne.n	8001cb4 <xQueueSemaphoreTake+0x150>
 8001cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001cb4:	f002 f840 	bl	8003d38 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001cb8:	463a      	mov	r2, r7
 8001cba:	f107 030c 	add.w	r3, r7, #12
 8001cbe:	4611      	mov	r1, r2
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f000 fed5 	bl	8002a70 <xTaskCheckForTimeOut>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d132      	bne.n	8001d32 <xQueueSemaphoreTake+0x1ce>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001ccc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001cce:	f000 f9fc 	bl	80020ca <prvIsQueueEmpty>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d026      	beq.n	8001d26 <xQueueSemaphoreTake+0x1c2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d109      	bne.n	8001cf4 <xQueueSemaphoreTake+0x190>
                        {
                            taskENTER_CRITICAL();
 8001ce0:	f001 fffa 	bl	8003cd8 <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f001 f803 	bl	8002cf4 <xTaskPriorityInherit>
 8001cee:	6338      	str	r0, [r7, #48]	; 0x30
                            }
                            taskEXIT_CRITICAL();
 8001cf0:	f002 f822 	bl	8003d38 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cf6:	3324      	adds	r3, #36	; 0x24
 8001cf8:	683a      	ldr	r2, [r7, #0]
 8001cfa:	4611      	mov	r1, r2
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f000 fdef 	bl	80028e0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001d02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d04:	f000 f98f 	bl	8002026 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001d08:	f000 fc38 	bl	800257c <xTaskResumeAll>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f47f af68 	bne.w	8001be4 <xQueueSemaphoreTake+0x80>
                {
                    portYIELD_WITHIN_API();
 8001d14:	4b18      	ldr	r3, [pc, #96]	; (8001d78 <xQueueSemaphoreTake+0x214>)
 8001d16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	f3bf 8f4f 	dsb	sy
 8001d20:	f3bf 8f6f 	isb	sy
 8001d24:	e75e      	b.n	8001be4 <xQueueSemaphoreTake+0x80>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8001d26:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d28:	f000 f97d 	bl	8002026 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001d2c:	f000 fc26 	bl	800257c <xTaskResumeAll>
 8001d30:	e758      	b.n	8001be4 <xQueueSemaphoreTake+0x80>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8001d32:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d34:	f000 f977 	bl	8002026 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001d38:	f000 fc20 	bl	800257c <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001d3c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d3e:	f000 f9c4 	bl	80020ca <prvIsQueueEmpty>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	f43f af4d 	beq.w	8001be4 <xQueueSemaphoreTake+0x80>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 8001d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d00d      	beq.n	8001d6c <xQueueSemaphoreTake+0x208>
                        {
                            taskENTER_CRITICAL();
 8001d50:	f001 ffc2 	bl	8003cd8 <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8001d54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d56:	f000 f8be 	bl	8001ed6 <prvGetDisinheritPriorityAfterTimeout>
 8001d5a:	6278      	str	r0, [r7, #36]	; 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8001d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001d62:	4618      	mov	r0, r3
 8001d64:	f001 f8b6 	bl	8002ed4 <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 8001d68:	f001 ffe6 	bl	8003d38 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001d6c:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3738      	adds	r7, #56	; 0x38
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	e000ed04 	.word	0xe000ed04

08001d7c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b090      	sub	sp, #64	; 0x40
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8001d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d10a      	bne.n	8001da8 <xQueueReceiveFromISR+0x2c>
        __asm volatile
 8001d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d96:	f383 8811 	msr	BASEPRI, r3
 8001d9a:	f3bf 8f6f 	isb	sy
 8001d9e:	f3bf 8f4f 	dsb	sy
 8001da2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8001da4:	bf00      	nop
 8001da6:	e7fe      	b.n	8001da6 <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d103      	bne.n	8001db6 <xQueueReceiveFromISR+0x3a>
 8001dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <xQueueReceiveFromISR+0x3e>
 8001db6:	2301      	movs	r3, #1
 8001db8:	e000      	b.n	8001dbc <xQueueReceiveFromISR+0x40>
 8001dba:	2300      	movs	r3, #0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d10a      	bne.n	8001dd6 <xQueueReceiveFromISR+0x5a>
        __asm volatile
 8001dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dc4:	f383 8811 	msr	BASEPRI, r3
 8001dc8:	f3bf 8f6f 	isb	sy
 8001dcc:	f3bf 8f4f 	dsb	sy
 8001dd0:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8001dd2:	bf00      	nop
 8001dd4:	e7fe      	b.n	8001dd4 <xQueueReceiveFromISR+0x58>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001dd6:	f002 f861 	bl	8003e9c <vPortValidateInterruptPriority>
        __asm volatile
 8001dda:	f3ef 8211 	mrs	r2, BASEPRI
 8001dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001de2:	f383 8811 	msr	BASEPRI, r3
 8001de6:	f3bf 8f6f 	isb	sy
 8001dea:	f3bf 8f4f 	dsb	sy
 8001dee:	623a      	str	r2, [r7, #32]
 8001df0:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 8001df2:	6a3b      	ldr	r3, [r7, #32]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001df4:	637b      	str	r3, [r7, #52]	; 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dfa:	633b      	str	r3, [r7, #48]	; 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d03e      	beq.n	8001e80 <xQueueReceiveFromISR+0x104>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8001e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001e08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001e0c:	68b9      	ldr	r1, [r7, #8]
 8001e0e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001e10:	f000 f8e3 	bl	8001fda <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e16:	1e5a      	subs	r2, r3, #1
 8001e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e1a:	639a      	str	r2, [r3, #56]	; 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8001e1c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001e20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e24:	d112      	bne.n	8001e4c <xQueueReceiveFromISR+0xd0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d025      	beq.n	8001e7a <xQueueReceiveFromISR+0xfe>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e30:	3310      	adds	r3, #16
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 fda4 	bl	8002980 <xTaskRemoveFromEventList>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d01d      	beq.n	8001e7a <xQueueReceiveFromISR+0xfe>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d01a      	beq.n	8001e7a <xQueueReceiveFromISR+0xfe>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2201      	movs	r2, #1
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	e016      	b.n	8001e7a <xQueueReceiveFromISR+0xfe>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                configASSERT( cRxLock != queueINT8_MAX );
 8001e4c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001e50:	2b7f      	cmp	r3, #127	; 0x7f
 8001e52:	d10a      	bne.n	8001e6a <xQueueReceiveFromISR+0xee>
        __asm volatile
 8001e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e58:	f383 8811 	msr	BASEPRI, r3
 8001e5c:	f3bf 8f6f 	isb	sy
 8001e60:	f3bf 8f4f 	dsb	sy
 8001e64:	61bb      	str	r3, [r7, #24]
    }
 8001e66:	bf00      	nop
 8001e68:	e7fe      	b.n	8001e68 <xQueueReceiveFromISR+0xec>

                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8001e6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e6e:	3301      	adds	r3, #1
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	b25a      	sxtb	r2, r3
 8001e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            }

            xReturn = pdPASS;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e7e:	e001      	b.n	8001e84 <xQueueReceiveFromISR+0x108>
        }
        else
        {
            xReturn = pdFAIL;
 8001e80:	2300      	movs	r3, #0
 8001e82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e86:	617b      	str	r3, [r7, #20]
        __asm volatile
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	f383 8811 	msr	BASEPRI, r3
    }
 8001e8e:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8001e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3740      	adds	r7, #64	; 0x40
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <uxQueueMessagesWaitingFromISR>:
    return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b087      	sub	sp, #28
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;
    Queue_t * const pxQueue = xQueue;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	617b      	str	r3, [r7, #20]

    configASSERT( pxQueue );
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d10a      	bne.n	8001ec2 <uxQueueMessagesWaitingFromISR+0x28>
        __asm volatile
 8001eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001eb0:	f383 8811 	msr	BASEPRI, r3
 8001eb4:	f3bf 8f6f 	isb	sy
 8001eb8:	f3bf 8f4f 	dsb	sy
 8001ebc:	60fb      	str	r3, [r7, #12]
    }
 8001ebe:	bf00      	nop
 8001ec0:	e7fe      	b.n	8001ec0 <uxQueueMessagesWaitingFromISR+0x26>
    uxReturn = pxQueue->uxMessagesWaiting;
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ec6:	613b      	str	r3, [r7, #16]

    return uxReturn;
 8001ec8:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8001eca:	4618      	mov	r0, r3
 8001ecc:	371c      	adds	r7, #28
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8001ed6:	b480      	push	{r7}
 8001ed8:	b085      	sub	sp, #20
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d006      	beq.n	8001ef4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f1c3 0305 	rsb	r3, r3, #5
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	e001      	b.n	8001ef8 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
    }
 8001efa:	4618      	mov	r0, r3
 8001efc:	3714      	adds	r7, #20
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr

08001f06 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b086      	sub	sp, #24
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	60f8      	str	r0, [r7, #12]
 8001f0e:	60b9      	str	r1, [r7, #8]
 8001f10:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8001f12:	2300      	movs	r3, #0
 8001f14:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f1a:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d10d      	bne.n	8001f40 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d14d      	bne.n	8001fc8 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f000 ff55 	bl	8002de0 <xTaskPriorityDisinherit>
 8001f36:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	e043      	b.n	8001fc8 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d119      	bne.n	8001f7a <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6858      	ldr	r0, [r3, #4]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4e:	461a      	mov	r2, r3
 8001f50:	68b9      	ldr	r1, [r7, #8]
 8001f52:	f003 fc83 	bl	800585c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	685a      	ldr	r2, [r3, #4]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	441a      	add	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	685a      	ldr	r2, [r3, #4]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d32b      	bcc.n	8001fc8 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	e026      	b.n	8001fc8 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	68d8      	ldr	r0, [r3, #12]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	461a      	mov	r2, r3
 8001f84:	68b9      	ldr	r1, [r7, #8]
 8001f86:	f003 fc69 	bl	800585c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	68da      	ldr	r2, [r3, #12]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	425b      	negs	r3, r3
 8001f94:	441a      	add	r2, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d207      	bcs.n	8001fb6 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	689a      	ldr	r2, [r3, #8]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	425b      	negs	r3, r3
 8001fb0:	441a      	add	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d105      	bne.n	8001fc8 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d002      	beq.n	8001fc8 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1c5a      	adds	r2, r3, #1
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8001fd0:	697b      	ldr	r3, [r7, #20]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d018      	beq.n	800201e <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68da      	ldr	r2, [r3, #12]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff4:	441a      	add	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	68da      	ldr	r2, [r3, #12]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	429a      	cmp	r2, r3
 8002004:	d303      	bcc.n	800200e <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	68d9      	ldr	r1, [r3, #12]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	461a      	mov	r2, r3
 8002018:	6838      	ldr	r0, [r7, #0]
 800201a:	f003 fc1f 	bl	800585c <memcpy>
    }
}
 800201e:	bf00      	nop
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b084      	sub	sp, #16
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800202e:	f001 fe53 	bl	8003cd8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002038:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800203a:	e011      	b.n	8002060 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002040:	2b00      	cmp	r3, #0
 8002042:	d012      	beq.n	800206a <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3324      	adds	r3, #36	; 0x24
 8002048:	4618      	mov	r0, r3
 800204a:	f000 fc99 	bl	8002980 <xTaskRemoveFromEventList>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002054:	f000 fd72 	bl	8002b3c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002058:	7bfb      	ldrb	r3, [r7, #15]
 800205a:	3b01      	subs	r3, #1
 800205c:	b2db      	uxtb	r3, r3
 800205e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002060:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002064:	2b00      	cmp	r3, #0
 8002066:	dce9      	bgt.n	800203c <prvUnlockQueue+0x16>
 8002068:	e000      	b.n	800206c <prvUnlockQueue+0x46>
                        break;
 800206a:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	22ff      	movs	r2, #255	; 0xff
 8002070:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002074:	f001 fe60 	bl	8003d38 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002078:	f001 fe2e 	bl	8003cd8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002082:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002084:	e011      	b.n	80020aa <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d012      	beq.n	80020b4 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3310      	adds	r3, #16
 8002092:	4618      	mov	r0, r3
 8002094:	f000 fc74 	bl	8002980 <xTaskRemoveFromEventList>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800209e:	f000 fd4d 	bl	8002b3c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80020a2:	7bbb      	ldrb	r3, [r7, #14]
 80020a4:	3b01      	subs	r3, #1
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80020aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	dce9      	bgt.n	8002086 <prvUnlockQueue+0x60>
 80020b2:	e000      	b.n	80020b6 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80020b4:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	22ff      	movs	r2, #255	; 0xff
 80020ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 80020be:	f001 fe3b 	bl	8003d38 <vPortExitCritical>
}
 80020c2:	bf00      	nop
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b084      	sub	sp, #16
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80020d2:	f001 fe01 	bl	8003cd8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d102      	bne.n	80020e4 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80020de:	2301      	movs	r3, #1
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	e001      	b.n	80020e8 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80020e8:	f001 fe26 	bl	8003d38 <vPortExitCritical>

    return xReturn;
 80020ec:	68fb      	ldr	r3, [r7, #12]
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b084      	sub	sp, #16
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80020fe:	f001 fdeb 	bl	8003cd8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800210a:	429a      	cmp	r2, r3
 800210c:	d102      	bne.n	8002114 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800210e:	2301      	movs	r3, #1
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	e001      	b.n	8002118 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002114:	2300      	movs	r3, #0
 8002116:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002118:	f001 fe0e 	bl	8003d38 <vPortExitCritical>

    return xReturn;
 800211c:	68fb      	ldr	r3, [r7, #12]
}
 800211e:	4618      	mov	r0, r3
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8002126:	b480      	push	{r7}
 8002128:	b087      	sub	sp, #28
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10a      	bne.n	800214e <xQueueIsQueueFullFromISR+0x28>
        __asm volatile
 8002138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800213c:	f383 8811 	msr	BASEPRI, r3
 8002140:	f3bf 8f6f 	isb	sy
 8002144:	f3bf 8f4f 	dsb	sy
 8002148:	60fb      	str	r3, [r7, #12]
    }
 800214a:	bf00      	nop
 800214c:	e7fe      	b.n	800214c <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002156:	429a      	cmp	r2, r3
 8002158:	d102      	bne.n	8002160 <xQueueIsQueueFullFromISR+0x3a>
    {
        xReturn = pdTRUE;
 800215a:	2301      	movs	r3, #1
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	e001      	b.n	8002164 <xQueueIsQueueFullFromISR+0x3e>
    }
    else
    {
        xReturn = pdFALSE;
 8002160:	2300      	movs	r3, #0
 8002162:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8002164:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8002166:	4618      	mov	r0, r3
 8002168:	371c      	adds	r7, #28
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
	...

08002174 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	e014      	b.n	80021ae <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002184:	4a0f      	ldr	r2, [pc, #60]	; (80021c4 <vQueueAddToRegistry+0x50>)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d10b      	bne.n	80021a8 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002190:	490c      	ldr	r1, [pc, #48]	; (80021c4 <vQueueAddToRegistry+0x50>)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800219a:	4a0a      	ldr	r2, [pc, #40]	; (80021c4 <vQueueAddToRegistry+0x50>)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	4413      	add	r3, r2
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 80021a6:	e006      	b.n	80021b6 <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	3301      	adds	r3, #1
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2b07      	cmp	r3, #7
 80021b2:	d9e7      	bls.n	8002184 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 80021b4:	bf00      	nop
 80021b6:	bf00      	nop
 80021b8:	3714      	adds	r7, #20
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	20000180 	.word	0x20000180

080021c8 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80021d8:	f001 fd7e 	bl	8003cd8 <vPortEnterCritical>
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80021e2:	b25b      	sxtb	r3, r3
 80021e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021e8:	d103      	bne.n	80021f2 <vQueueWaitForMessageRestricted+0x2a>
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021f8:	b25b      	sxtb	r3, r3
 80021fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021fe:	d103      	bne.n	8002208 <vQueueWaitForMessageRestricted+0x40>
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002208:	f001 fd96 	bl	8003d38 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002210:	2b00      	cmp	r3, #0
 8002212:	d106      	bne.n	8002222 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	3324      	adds	r3, #36	; 0x24
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	68b9      	ldr	r1, [r7, #8]
 800221c:	4618      	mov	r0, r3
 800221e:	f000 fb83 	bl	8002928 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002222:	6978      	ldr	r0, [r7, #20]
 8002224:	f7ff feff 	bl	8002026 <prvUnlockQueue>
    }
 8002228:	bf00      	nop
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002230:	b580      	push	{r7, lr}
 8002232:	b08c      	sub	sp, #48	; 0x30
 8002234:	af04      	add	r7, sp, #16
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	603b      	str	r3, [r7, #0]
 800223c:	4613      	mov	r3, r2
 800223e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002240:	88fb      	ldrh	r3, [r7, #6]
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4618      	mov	r0, r3
 8002246:	f001 fe69 	bl	8003f1c <pvPortMalloc>
 800224a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00e      	beq.n	8002270 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002252:	2058      	movs	r0, #88	; 0x58
 8002254:	f001 fe62 	bl	8003f1c <pvPortMalloc>
 8002258:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d003      	beq.n	8002268 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	697a      	ldr	r2, [r7, #20]
 8002264:	631a      	str	r2, [r3, #48]	; 0x30
 8002266:	e005      	b.n	8002274 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002268:	6978      	ldr	r0, [r7, #20]
 800226a:	f001 ff37 	bl	80040dc <vPortFree>
 800226e:	e001      	b.n	8002274 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002270:	2300      	movs	r3, #0
 8002272:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d013      	beq.n	80022a2 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800227a:	88fa      	ldrh	r2, [r7, #6]
 800227c:	2300      	movs	r3, #0
 800227e:	9303      	str	r3, [sp, #12]
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	9302      	str	r3, [sp, #8]
 8002284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002286:	9301      	str	r3, [sp, #4]
 8002288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	68b9      	ldr	r1, [r7, #8]
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f000 f80e 	bl	80022b2 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002296:	69f8      	ldr	r0, [r7, #28]
 8002298:	f000 f8a2 	bl	80023e0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800229c:	2301      	movs	r3, #1
 800229e:	61bb      	str	r3, [r7, #24]
 80022a0:	e002      	b.n	80022a8 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80022a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022a6:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80022a8:	69bb      	ldr	r3, [r7, #24]
    }
 80022aa:	4618      	mov	r0, r3
 80022ac:	3720      	adds	r7, #32
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b088      	sub	sp, #32
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	607a      	str	r2, [r7, #4]
 80022be:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80022c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022c2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	461a      	mov	r2, r3
 80022ca:	21a5      	movs	r1, #165	; 0xa5
 80022cc:	f003 fad4 	bl	8005878 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80022d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80022da:	3b01      	subs	r3, #1
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	f023 0307 	bic.w	r3, r3, #7
 80022e8:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	f003 0307 	and.w	r3, r3, #7
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00a      	beq.n	800230a <prvInitialiseNewTask+0x58>
        __asm volatile
 80022f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022f8:	f383 8811 	msr	BASEPRI, r3
 80022fc:	f3bf 8f6f 	isb	sy
 8002300:	f3bf 8f4f 	dsb	sy
 8002304:	617b      	str	r3, [r7, #20]
    }
 8002306:	bf00      	nop
 8002308:	e7fe      	b.n	8002308 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d01f      	beq.n	8002350 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002310:	2300      	movs	r3, #0
 8002312:	61fb      	str	r3, [r7, #28]
 8002314:	e012      	b.n	800233c <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002316:	68ba      	ldr	r2, [r7, #8]
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	4413      	add	r3, r2
 800231c:	7819      	ldrb	r1, [r3, #0]
 800231e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	4413      	add	r3, r2
 8002324:	3334      	adds	r3, #52	; 0x34
 8002326:	460a      	mov	r2, r1
 8002328:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800232a:	68ba      	ldr	r2, [r7, #8]
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	4413      	add	r3, r2
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d006      	beq.n	8002344 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	3301      	adds	r3, #1
 800233a:	61fb      	str	r3, [r7, #28]
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	2b09      	cmp	r3, #9
 8002340:	d9e9      	bls.n	8002316 <prvInitialiseNewTask+0x64>
 8002342:	e000      	b.n	8002346 <prvInitialiseNewTask+0x94>
            {
                break;
 8002344:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002348:	2200      	movs	r2, #0
 800234a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800234e:	e003      	b.n	8002358 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002352:	2200      	movs	r2, #0
 8002354:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800235a:	2b04      	cmp	r3, #4
 800235c:	d901      	bls.n	8002362 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800235e:	2304      	movs	r3, #4
 8002360:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002364:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002366:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800236a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800236c:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800236e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002370:	2200      	movs	r2, #0
 8002372:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002376:	3304      	adds	r3, #4
 8002378:	4618      	mov	r0, r3
 800237a:	f7fe ff50 	bl	800121e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800237e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002380:	3318      	adds	r3, #24
 8002382:	4618      	mov	r0, r3
 8002384:	f7fe ff4b 	bl	800121e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800238a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800238c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800238e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002390:	f1c3 0205 	rsb	r2, r3, #5
 8002394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002396:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800239a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800239c:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800239e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a0:	3350      	adds	r3, #80	; 0x50
 80023a2:	2204      	movs	r2, #4
 80023a4:	2100      	movs	r1, #0
 80023a6:	4618      	mov	r0, r3
 80023a8:	f003 fa66 	bl	8005878 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80023ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ae:	3354      	adds	r3, #84	; 0x54
 80023b0:	2201      	movs	r2, #1
 80023b2:	2100      	movs	r1, #0
 80023b4:	4618      	mov	r0, r3
 80023b6:	f003 fa5f 	bl	8005878 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	68f9      	ldr	r1, [r7, #12]
 80023be:	69b8      	ldr	r0, [r7, #24]
 80023c0:	f001 fb5e 	bl	8003a80 <pxPortInitialiseStack>
 80023c4:	4602      	mov	r2, r0
 80023c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023c8:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80023ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80023d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023d4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80023d6:	bf00      	nop
 80023d8:	3720      	adds	r7, #32
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
	...

080023e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80023e8:	f001 fc76 	bl	8003cd8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80023ec:	4b2c      	ldr	r3, [pc, #176]	; (80024a0 <prvAddNewTaskToReadyList+0xc0>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	3301      	adds	r3, #1
 80023f2:	4a2b      	ldr	r2, [pc, #172]	; (80024a0 <prvAddNewTaskToReadyList+0xc0>)
 80023f4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80023f6:	4b2b      	ldr	r3, [pc, #172]	; (80024a4 <prvAddNewTaskToReadyList+0xc4>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d109      	bne.n	8002412 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80023fe:	4a29      	ldr	r2, [pc, #164]	; (80024a4 <prvAddNewTaskToReadyList+0xc4>)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002404:	4b26      	ldr	r3, [pc, #152]	; (80024a0 <prvAddNewTaskToReadyList+0xc0>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d110      	bne.n	800242e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800240c:	f000 fbba 	bl	8002b84 <prvInitialiseTaskLists>
 8002410:	e00d      	b.n	800242e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002412:	4b25      	ldr	r3, [pc, #148]	; (80024a8 <prvAddNewTaskToReadyList+0xc8>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d109      	bne.n	800242e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800241a:	4b22      	ldr	r3, [pc, #136]	; (80024a4 <prvAddNewTaskToReadyList+0xc4>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002424:	429a      	cmp	r2, r3
 8002426:	d802      	bhi.n	800242e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002428:	4a1e      	ldr	r2, [pc, #120]	; (80024a4 <prvAddNewTaskToReadyList+0xc4>)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800242e:	4b1f      	ldr	r3, [pc, #124]	; (80024ac <prvAddNewTaskToReadyList+0xcc>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	3301      	adds	r3, #1
 8002434:	4a1d      	ldr	r2, [pc, #116]	; (80024ac <prvAddNewTaskToReadyList+0xcc>)
 8002436:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002438:	4b1c      	ldr	r3, [pc, #112]	; (80024ac <prvAddNewTaskToReadyList+0xcc>)
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002444:	2201      	movs	r2, #1
 8002446:	409a      	lsls	r2, r3
 8002448:	4b19      	ldr	r3, [pc, #100]	; (80024b0 <prvAddNewTaskToReadyList+0xd0>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4313      	orrs	r3, r2
 800244e:	4a18      	ldr	r2, [pc, #96]	; (80024b0 <prvAddNewTaskToReadyList+0xd0>)
 8002450:	6013      	str	r3, [r2, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002456:	4613      	mov	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	4413      	add	r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	4a15      	ldr	r2, [pc, #84]	; (80024b4 <prvAddNewTaskToReadyList+0xd4>)
 8002460:	441a      	add	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3304      	adds	r3, #4
 8002466:	4619      	mov	r1, r3
 8002468:	4610      	mov	r0, r2
 800246a:	f7fe fee5 	bl	8001238 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800246e:	f001 fc63 	bl	8003d38 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002472:	4b0d      	ldr	r3, [pc, #52]	; (80024a8 <prvAddNewTaskToReadyList+0xc8>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d00e      	beq.n	8002498 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800247a:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <prvAddNewTaskToReadyList+0xc4>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002484:	429a      	cmp	r2, r3
 8002486:	d207      	bcs.n	8002498 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002488:	4b0b      	ldr	r3, [pc, #44]	; (80024b8 <prvAddNewTaskToReadyList+0xd8>)
 800248a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	f3bf 8f4f 	dsb	sy
 8002494:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002498:	bf00      	nop
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	20000298 	.word	0x20000298
 80024a4:	200001c0 	.word	0x200001c0
 80024a8:	200002a4 	.word	0x200002a4
 80024ac:	200002b4 	.word	0x200002b4
 80024b0:	200002a0 	.word	0x200002a0
 80024b4:	200001c4 	.word	0x200001c4
 80024b8:	e000ed04 	.word	0xe000ed04

080024bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80024c2:	4b20      	ldr	r3, [pc, #128]	; (8002544 <vTaskStartScheduler+0x88>)
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	2300      	movs	r3, #0
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	2300      	movs	r3, #0
 80024cc:	2282      	movs	r2, #130	; 0x82
 80024ce:	491e      	ldr	r1, [pc, #120]	; (8002548 <vTaskStartScheduler+0x8c>)
 80024d0:	481e      	ldr	r0, [pc, #120]	; (800254c <vTaskStartScheduler+0x90>)
 80024d2:	f7ff fead 	bl	8002230 <xTaskCreate>
 80024d6:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d102      	bne.n	80024e4 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 80024de:	f000 ff61 	bl	80033a4 <xTimerCreateTimerTask>
 80024e2:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d116      	bne.n	8002518 <vTaskStartScheduler+0x5c>
        __asm volatile
 80024ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ee:	f383 8811 	msr	BASEPRI, r3
 80024f2:	f3bf 8f6f 	isb	sy
 80024f6:	f3bf 8f4f 	dsb	sy
 80024fa:	60bb      	str	r3, [r7, #8]
    }
 80024fc:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80024fe:	4b14      	ldr	r3, [pc, #80]	; (8002550 <vTaskStartScheduler+0x94>)
 8002500:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002504:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002506:	4b13      	ldr	r3, [pc, #76]	; (8002554 <vTaskStartScheduler+0x98>)
 8002508:	2201      	movs	r2, #1
 800250a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800250c:	4b12      	ldr	r3, [pc, #72]	; (8002558 <vTaskStartScheduler+0x9c>)
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002512:	f001 fb3f 	bl	8003b94 <xPortStartScheduler>
 8002516:	e00e      	b.n	8002536 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800251e:	d10a      	bne.n	8002536 <vTaskStartScheduler+0x7a>
        __asm volatile
 8002520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002524:	f383 8811 	msr	BASEPRI, r3
 8002528:	f3bf 8f6f 	isb	sy
 800252c:	f3bf 8f4f 	dsb	sy
 8002530:	607b      	str	r3, [r7, #4]
    }
 8002532:	bf00      	nop
 8002534:	e7fe      	b.n	8002534 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002536:	4b09      	ldr	r3, [pc, #36]	; (800255c <vTaskStartScheduler+0xa0>)
 8002538:	681b      	ldr	r3, [r3, #0]
}
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	200002bc 	.word	0x200002bc
 8002548:	08006914 	.word	0x08006914
 800254c:	08002b55 	.word	0x08002b55
 8002550:	200002b8 	.word	0x200002b8
 8002554:	200002a4 	.word	0x200002a4
 8002558:	2000029c 	.word	0x2000029c
 800255c:	20000014 	.word	0x20000014

08002560 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002564:	4b04      	ldr	r3, [pc, #16]	; (8002578 <vTaskSuspendAll+0x18>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	3301      	adds	r3, #1
 800256a:	4a03      	ldr	r2, [pc, #12]	; (8002578 <vTaskSuspendAll+0x18>)
 800256c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800256e:	bf00      	nop
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	200002c0 	.word	0x200002c0

0800257c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002582:	2300      	movs	r3, #0
 8002584:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002586:	2300      	movs	r3, #0
 8002588:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800258a:	4b41      	ldr	r3, [pc, #260]	; (8002690 <xTaskResumeAll+0x114>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10a      	bne.n	80025a8 <xTaskResumeAll+0x2c>
        __asm volatile
 8002592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002596:	f383 8811 	msr	BASEPRI, r3
 800259a:	f3bf 8f6f 	isb	sy
 800259e:	f3bf 8f4f 	dsb	sy
 80025a2:	603b      	str	r3, [r7, #0]
    }
 80025a4:	bf00      	nop
 80025a6:	e7fe      	b.n	80025a6 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80025a8:	f001 fb96 	bl	8003cd8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80025ac:	4b38      	ldr	r3, [pc, #224]	; (8002690 <xTaskResumeAll+0x114>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	3b01      	subs	r3, #1
 80025b2:	4a37      	ldr	r2, [pc, #220]	; (8002690 <xTaskResumeAll+0x114>)
 80025b4:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80025b6:	4b36      	ldr	r3, [pc, #216]	; (8002690 <xTaskResumeAll+0x114>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d161      	bne.n	8002682 <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80025be:	4b35      	ldr	r3, [pc, #212]	; (8002694 <xTaskResumeAll+0x118>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d05d      	beq.n	8002682 <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025c6:	e02e      	b.n	8002626 <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025c8:	4b33      	ldr	r3, [pc, #204]	; (8002698 <xTaskResumeAll+0x11c>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	3318      	adds	r3, #24
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7fe fe8c 	bl	80012f2 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	3304      	adds	r3, #4
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fe fe87 	bl	80012f2 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e8:	2201      	movs	r2, #1
 80025ea:	409a      	lsls	r2, r3
 80025ec:	4b2b      	ldr	r3, [pc, #172]	; (800269c <xTaskResumeAll+0x120>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	4a2a      	ldr	r2, [pc, #168]	; (800269c <xTaskResumeAll+0x120>)
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025fa:	4613      	mov	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	4a27      	ldr	r2, [pc, #156]	; (80026a0 <xTaskResumeAll+0x124>)
 8002604:	441a      	add	r2, r3
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	3304      	adds	r3, #4
 800260a:	4619      	mov	r1, r3
 800260c:	4610      	mov	r0, r2
 800260e:	f7fe fe13 	bl	8001238 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002616:	4b23      	ldr	r3, [pc, #140]	; (80026a4 <xTaskResumeAll+0x128>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261c:	429a      	cmp	r2, r3
 800261e:	d302      	bcc.n	8002626 <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8002620:	4b21      	ldr	r3, [pc, #132]	; (80026a8 <xTaskResumeAll+0x12c>)
 8002622:	2201      	movs	r2, #1
 8002624:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002626:	4b1c      	ldr	r3, [pc, #112]	; (8002698 <xTaskResumeAll+0x11c>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1cc      	bne.n	80025c8 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002634:	f000 fb24 	bl	8002c80 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002638:	4b1c      	ldr	r3, [pc, #112]	; (80026ac <xTaskResumeAll+0x130>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d010      	beq.n	8002666 <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002644:	f000 f846 	bl	80026d4 <xTaskIncrementTick>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d002      	beq.n	8002654 <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 800264e:	4b16      	ldr	r3, [pc, #88]	; (80026a8 <xTaskResumeAll+0x12c>)
 8002650:	2201      	movs	r2, #1
 8002652:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3b01      	subs	r3, #1
 8002658:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d1f1      	bne.n	8002644 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 8002660:	4b12      	ldr	r3, [pc, #72]	; (80026ac <xTaskResumeAll+0x130>)
 8002662:	2200      	movs	r2, #0
 8002664:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002666:	4b10      	ldr	r3, [pc, #64]	; (80026a8 <xTaskResumeAll+0x12c>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d009      	beq.n	8002682 <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800266e:	2301      	movs	r3, #1
 8002670:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002672:	4b0f      	ldr	r3, [pc, #60]	; (80026b0 <xTaskResumeAll+0x134>)
 8002674:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	f3bf 8f4f 	dsb	sy
 800267e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002682:	f001 fb59 	bl	8003d38 <vPortExitCritical>

    return xAlreadyYielded;
 8002686:	68bb      	ldr	r3, [r7, #8]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3710      	adds	r7, #16
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	200002c0 	.word	0x200002c0
 8002694:	20000298 	.word	0x20000298
 8002698:	20000258 	.word	0x20000258
 800269c:	200002a0 	.word	0x200002a0
 80026a0:	200001c4 	.word	0x200001c4
 80026a4:	200001c0 	.word	0x200001c0
 80026a8:	200002ac 	.word	0x200002ac
 80026ac:	200002a8 	.word	0x200002a8
 80026b0:	e000ed04 	.word	0xe000ed04

080026b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80026ba:	4b05      	ldr	r3, [pc, #20]	; (80026d0 <xTaskGetTickCount+0x1c>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80026c0:	687b      	ldr	r3, [r7, #4]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	2000029c 	.word	0x2000029c

080026d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026de:	4b47      	ldr	r3, [pc, #284]	; (80027fc <xTaskIncrementTick+0x128>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d17f      	bne.n	80027e6 <xTaskIncrementTick+0x112>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80026e6:	4b46      	ldr	r3, [pc, #280]	; (8002800 <xTaskIncrementTick+0x12c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	3301      	adds	r3, #1
 80026ec:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80026ee:	4a44      	ldr	r2, [pc, #272]	; (8002800 <xTaskIncrementTick+0x12c>)
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d120      	bne.n	800273c <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 80026fa:	4b42      	ldr	r3, [pc, #264]	; (8002804 <xTaskIncrementTick+0x130>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d00a      	beq.n	800271a <xTaskIncrementTick+0x46>
        __asm volatile
 8002704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002708:	f383 8811 	msr	BASEPRI, r3
 800270c:	f3bf 8f6f 	isb	sy
 8002710:	f3bf 8f4f 	dsb	sy
 8002714:	603b      	str	r3, [r7, #0]
    }
 8002716:	bf00      	nop
 8002718:	e7fe      	b.n	8002718 <xTaskIncrementTick+0x44>
 800271a:	4b3a      	ldr	r3, [pc, #232]	; (8002804 <xTaskIncrementTick+0x130>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	4b39      	ldr	r3, [pc, #228]	; (8002808 <xTaskIncrementTick+0x134>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a37      	ldr	r2, [pc, #220]	; (8002804 <xTaskIncrementTick+0x130>)
 8002726:	6013      	str	r3, [r2, #0]
 8002728:	4a37      	ldr	r2, [pc, #220]	; (8002808 <xTaskIncrementTick+0x134>)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6013      	str	r3, [r2, #0]
 800272e:	4b37      	ldr	r3, [pc, #220]	; (800280c <xTaskIncrementTick+0x138>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	3301      	adds	r3, #1
 8002734:	4a35      	ldr	r2, [pc, #212]	; (800280c <xTaskIncrementTick+0x138>)
 8002736:	6013      	str	r3, [r2, #0]
 8002738:	f000 faa2 	bl	8002c80 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800273c:	4b34      	ldr	r3, [pc, #208]	; (8002810 <xTaskIncrementTick+0x13c>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	429a      	cmp	r2, r3
 8002744:	d348      	bcc.n	80027d8 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002746:	4b2f      	ldr	r3, [pc, #188]	; (8002804 <xTaskIncrementTick+0x130>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d104      	bne.n	800275a <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002750:	4b2f      	ldr	r3, [pc, #188]	; (8002810 <xTaskIncrementTick+0x13c>)
 8002752:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002756:	601a      	str	r2, [r3, #0]
                    break;
 8002758:	e03e      	b.n	80027d8 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800275a:	4b2a      	ldr	r3, [pc, #168]	; (8002804 <xTaskIncrementTick+0x130>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	429a      	cmp	r2, r3
 8002770:	d203      	bcs.n	800277a <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002772:	4a27      	ldr	r2, [pc, #156]	; (8002810 <xTaskIncrementTick+0x13c>)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002778:	e02e      	b.n	80027d8 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	3304      	adds	r3, #4
 800277e:	4618      	mov	r0, r3
 8002780:	f7fe fdb7 	bl	80012f2 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002788:	2b00      	cmp	r3, #0
 800278a:	d004      	beq.n	8002796 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	3318      	adds	r3, #24
 8002790:	4618      	mov	r0, r3
 8002792:	f7fe fdae 	bl	80012f2 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279a:	2201      	movs	r2, #1
 800279c:	409a      	lsls	r2, r3
 800279e:	4b1d      	ldr	r3, [pc, #116]	; (8002814 <xTaskIncrementTick+0x140>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	4a1b      	ldr	r2, [pc, #108]	; (8002814 <xTaskIncrementTick+0x140>)
 80027a6:	6013      	str	r3, [r2, #0]
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ac:	4613      	mov	r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	4413      	add	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4a18      	ldr	r2, [pc, #96]	; (8002818 <xTaskIncrementTick+0x144>)
 80027b6:	441a      	add	r2, r3
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	3304      	adds	r3, #4
 80027bc:	4619      	mov	r1, r3
 80027be:	4610      	mov	r0, r2
 80027c0:	f7fe fd3a 	bl	8001238 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c8:	4b14      	ldr	r3, [pc, #80]	; (800281c <xTaskIncrementTick+0x148>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d3b9      	bcc.n	8002746 <xTaskIncrementTick+0x72>
                            {
                                xSwitchRequired = pdTRUE;
 80027d2:	2301      	movs	r3, #1
 80027d4:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027d6:	e7b6      	b.n	8002746 <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80027d8:	4b11      	ldr	r3, [pc, #68]	; (8002820 <xTaskIncrementTick+0x14c>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d007      	beq.n	80027f0 <xTaskIncrementTick+0x11c>
                {
                    xSwitchRequired = pdTRUE;
 80027e0:	2301      	movs	r3, #1
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	e004      	b.n	80027f0 <xTaskIncrementTick+0x11c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80027e6:	4b0f      	ldr	r3, [pc, #60]	; (8002824 <xTaskIncrementTick+0x150>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	3301      	adds	r3, #1
 80027ec:	4a0d      	ldr	r2, [pc, #52]	; (8002824 <xTaskIncrementTick+0x150>)
 80027ee:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80027f0:	697b      	ldr	r3, [r7, #20]
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3718      	adds	r7, #24
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	200002c0 	.word	0x200002c0
 8002800:	2000029c 	.word	0x2000029c
 8002804:	20000250 	.word	0x20000250
 8002808:	20000254 	.word	0x20000254
 800280c:	200002b0 	.word	0x200002b0
 8002810:	200002b8 	.word	0x200002b8
 8002814:	200002a0 	.word	0x200002a0
 8002818:	200001c4 	.word	0x200001c4
 800281c:	200001c0 	.word	0x200001c0
 8002820:	200002ac 	.word	0x200002ac
 8002824:	200002a8 	.word	0x200002a8

08002828 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002828:	b480      	push	{r7}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800282e:	4b27      	ldr	r3, [pc, #156]	; (80028cc <vTaskSwitchContext+0xa4>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002836:	4b26      	ldr	r3, [pc, #152]	; (80028d0 <vTaskSwitchContext+0xa8>)
 8002838:	2201      	movs	r2, #1
 800283a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800283c:	e03f      	b.n	80028be <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 800283e:	4b24      	ldr	r3, [pc, #144]	; (80028d0 <vTaskSwitchContext+0xa8>)
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002844:	4b23      	ldr	r3, [pc, #140]	; (80028d4 <vTaskSwitchContext+0xac>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	fab3 f383 	clz	r3, r3
 8002850:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002852:	7afb      	ldrb	r3, [r7, #11]
 8002854:	f1c3 031f 	rsb	r3, r3, #31
 8002858:	617b      	str	r3, [r7, #20]
 800285a:	491f      	ldr	r1, [pc, #124]	; (80028d8 <vTaskSwitchContext+0xb0>)
 800285c:	697a      	ldr	r2, [r7, #20]
 800285e:	4613      	mov	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	4413      	add	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	440b      	add	r3, r1
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10a      	bne.n	8002884 <vTaskSwitchContext+0x5c>
        __asm volatile
 800286e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002872:	f383 8811 	msr	BASEPRI, r3
 8002876:	f3bf 8f6f 	isb	sy
 800287a:	f3bf 8f4f 	dsb	sy
 800287e:	607b      	str	r3, [r7, #4]
    }
 8002880:	bf00      	nop
 8002882:	e7fe      	b.n	8002882 <vTaskSwitchContext+0x5a>
 8002884:	697a      	ldr	r2, [r7, #20]
 8002886:	4613      	mov	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	4a12      	ldr	r2, [pc, #72]	; (80028d8 <vTaskSwitchContext+0xb0>)
 8002890:	4413      	add	r3, r2
 8002892:	613b      	str	r3, [r7, #16]
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	605a      	str	r2, [r3, #4]
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	3308      	adds	r3, #8
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d104      	bne.n	80028b4 <vTaskSwitchContext+0x8c>
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	605a      	str	r2, [r3, #4]
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	4a08      	ldr	r2, [pc, #32]	; (80028dc <vTaskSwitchContext+0xb4>)
 80028bc:	6013      	str	r3, [r2, #0]
}
 80028be:	bf00      	nop
 80028c0:	371c      	adds	r7, #28
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	200002c0 	.word	0x200002c0
 80028d0:	200002ac 	.word	0x200002ac
 80028d4:	200002a0 	.word	0x200002a0
 80028d8:	200001c4 	.word	0x200001c4
 80028dc:	200001c0 	.word	0x200001c0

080028e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d10a      	bne.n	8002906 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80028f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f4:	f383 8811 	msr	BASEPRI, r3
 80028f8:	f3bf 8f6f 	isb	sy
 80028fc:	f3bf 8f4f 	dsb	sy
 8002900:	60fb      	str	r3, [r7, #12]
    }
 8002902:	bf00      	nop
 8002904:	e7fe      	b.n	8002904 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002906:	4b07      	ldr	r3, [pc, #28]	; (8002924 <vTaskPlaceOnEventList+0x44>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	3318      	adds	r3, #24
 800290c:	4619      	mov	r1, r3
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7fe fcb6 	bl	8001280 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002914:	2101      	movs	r1, #1
 8002916:	6838      	ldr	r0, [r7, #0]
 8002918:	f000 fcde 	bl	80032d8 <prvAddCurrentTaskToDelayedList>
}
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	200001c0 	.word	0x200001c0

08002928 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10a      	bne.n	8002950 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800293a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800293e:	f383 8811 	msr	BASEPRI, r3
 8002942:	f3bf 8f6f 	isb	sy
 8002946:	f3bf 8f4f 	dsb	sy
 800294a:	617b      	str	r3, [r7, #20]
    }
 800294c:	bf00      	nop
 800294e:	e7fe      	b.n	800294e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002950:	4b0a      	ldr	r3, [pc, #40]	; (800297c <vTaskPlaceOnEventListRestricted+0x54>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	3318      	adds	r3, #24
 8002956:	4619      	mov	r1, r3
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	f7fe fc6d 	bl	8001238 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d002      	beq.n	800296a <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8002964:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002968:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	68b8      	ldr	r0, [r7, #8]
 800296e:	f000 fcb3 	bl	80032d8 <prvAddCurrentTaskToDelayedList>
    }
 8002972:	bf00      	nop
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	200001c0 	.word	0x200001c0

08002980 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d10a      	bne.n	80029ac <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8002996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299a:	f383 8811 	msr	BASEPRI, r3
 800299e:	f3bf 8f6f 	isb	sy
 80029a2:	f3bf 8f4f 	dsb	sy
 80029a6:	60fb      	str	r3, [r7, #12]
    }
 80029a8:	bf00      	nop
 80029aa:	e7fe      	b.n	80029aa <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	3318      	adds	r3, #24
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fe fc9e 	bl	80012f2 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029b6:	4b1d      	ldr	r3, [pc, #116]	; (8002a2c <xTaskRemoveFromEventList+0xac>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d11c      	bne.n	80029f8 <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	3304      	adds	r3, #4
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7fe fc95 	bl	80012f2 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029cc:	2201      	movs	r2, #1
 80029ce:	409a      	lsls	r2, r3
 80029d0:	4b17      	ldr	r3, [pc, #92]	; (8002a30 <xTaskRemoveFromEventList+0xb0>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	4a16      	ldr	r2, [pc, #88]	; (8002a30 <xTaskRemoveFromEventList+0xb0>)
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029de:	4613      	mov	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4a13      	ldr	r2, [pc, #76]	; (8002a34 <xTaskRemoveFromEventList+0xb4>)
 80029e8:	441a      	add	r2, r3
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	3304      	adds	r3, #4
 80029ee:	4619      	mov	r1, r3
 80029f0:	4610      	mov	r0, r2
 80029f2:	f7fe fc21 	bl	8001238 <vListInsertEnd>
 80029f6:	e005      	b.n	8002a04 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	3318      	adds	r3, #24
 80029fc:	4619      	mov	r1, r3
 80029fe:	480e      	ldr	r0, [pc, #56]	; (8002a38 <xTaskRemoveFromEventList+0xb8>)
 8002a00:	f7fe fc1a 	bl	8001238 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a08:	4b0c      	ldr	r3, [pc, #48]	; (8002a3c <xTaskRemoveFromEventList+0xbc>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d905      	bls.n	8002a1e <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002a12:	2301      	movs	r3, #1
 8002a14:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002a16:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <xTaskRemoveFromEventList+0xc0>)
 8002a18:	2201      	movs	r2, #1
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	e001      	b.n	8002a22 <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8002a22:	697b      	ldr	r3, [r7, #20]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3718      	adds	r7, #24
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	200002c0 	.word	0x200002c0
 8002a30:	200002a0 	.word	0x200002a0
 8002a34:	200001c4 	.word	0x200001c4
 8002a38:	20000258 	.word	0x20000258
 8002a3c:	200001c0 	.word	0x200001c0
 8002a40:	200002ac 	.word	0x200002ac

08002a44 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002a4c:	4b06      	ldr	r3, [pc, #24]	; (8002a68 <vTaskInternalSetTimeOutState+0x24>)
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002a54:	4b05      	ldr	r3, [pc, #20]	; (8002a6c <vTaskInternalSetTimeOutState+0x28>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	605a      	str	r2, [r3, #4]
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	200002b0 	.word	0x200002b0
 8002a6c:	2000029c 	.word	0x2000029c

08002a70 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b088      	sub	sp, #32
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d10a      	bne.n	8002a96 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8002a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a84:	f383 8811 	msr	BASEPRI, r3
 8002a88:	f3bf 8f6f 	isb	sy
 8002a8c:	f3bf 8f4f 	dsb	sy
 8002a90:	613b      	str	r3, [r7, #16]
    }
 8002a92:	bf00      	nop
 8002a94:	e7fe      	b.n	8002a94 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d10a      	bne.n	8002ab2 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8002a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa0:	f383 8811 	msr	BASEPRI, r3
 8002aa4:	f3bf 8f6f 	isb	sy
 8002aa8:	f3bf 8f4f 	dsb	sy
 8002aac:	60fb      	str	r3, [r7, #12]
    }
 8002aae:	bf00      	nop
 8002ab0:	e7fe      	b.n	8002ab0 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8002ab2:	f001 f911 	bl	8003cd8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002ab6:	4b1f      	ldr	r3, [pc, #124]	; (8002b34 <xTaskCheckForTimeOut+0xc4>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ace:	d102      	bne.n	8002ad6 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	61fb      	str	r3, [r7, #28]
 8002ad4:	e026      	b.n	8002b24 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	4b17      	ldr	r3, [pc, #92]	; (8002b38 <xTaskCheckForTimeOut+0xc8>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d00a      	beq.n	8002af8 <xTaskCheckForTimeOut+0x88>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d305      	bcc.n	8002af8 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002aec:	2301      	movs	r3, #1
 8002aee:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	e015      	b.n	8002b24 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d20b      	bcs.n	8002b1a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	1ad2      	subs	r2, r2, r3
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7ff ff98 	bl	8002a44 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002b14:	2300      	movs	r3, #0
 8002b16:	61fb      	str	r3, [r7, #28]
 8002b18:	e004      	b.n	8002b24 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002b20:	2301      	movs	r3, #1
 8002b22:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002b24:	f001 f908 	bl	8003d38 <vPortExitCritical>

    return xReturn;
 8002b28:	69fb      	ldr	r3, [r7, #28]
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3720      	adds	r7, #32
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	2000029c 	.word	0x2000029c
 8002b38:	200002b0 	.word	0x200002b0

08002b3c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8002b40:	4b03      	ldr	r3, [pc, #12]	; (8002b50 <vTaskMissedYield+0x14>)
 8002b42:	2201      	movs	r2, #1
 8002b44:	601a      	str	r2, [r3, #0]
}
 8002b46:	bf00      	nop
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr
 8002b50:	200002ac 	.word	0x200002ac

08002b54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002b5c:	f000 f852 	bl	8002c04 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002b60:	4b06      	ldr	r3, [pc, #24]	; (8002b7c <prvIdleTask+0x28>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d9f9      	bls.n	8002b5c <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002b68:	4b05      	ldr	r3, [pc, #20]	; (8002b80 <prvIdleTask+0x2c>)
 8002b6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	f3bf 8f4f 	dsb	sy
 8002b74:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002b78:	e7f0      	b.n	8002b5c <prvIdleTask+0x8>
 8002b7a:	bf00      	nop
 8002b7c:	200001c4 	.word	0x200001c4
 8002b80:	e000ed04 	.word	0xe000ed04

08002b84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	607b      	str	r3, [r7, #4]
 8002b8e:	e00c      	b.n	8002baa <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	4613      	mov	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	4413      	add	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4a12      	ldr	r2, [pc, #72]	; (8002be4 <prvInitialiseTaskLists+0x60>)
 8002b9c:	4413      	add	r3, r2
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7fe fb1d 	bl	80011de <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	607b      	str	r3, [r7, #4]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b04      	cmp	r3, #4
 8002bae:	d9ef      	bls.n	8002b90 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002bb0:	480d      	ldr	r0, [pc, #52]	; (8002be8 <prvInitialiseTaskLists+0x64>)
 8002bb2:	f7fe fb14 	bl	80011de <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002bb6:	480d      	ldr	r0, [pc, #52]	; (8002bec <prvInitialiseTaskLists+0x68>)
 8002bb8:	f7fe fb11 	bl	80011de <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002bbc:	480c      	ldr	r0, [pc, #48]	; (8002bf0 <prvInitialiseTaskLists+0x6c>)
 8002bbe:	f7fe fb0e 	bl	80011de <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002bc2:	480c      	ldr	r0, [pc, #48]	; (8002bf4 <prvInitialiseTaskLists+0x70>)
 8002bc4:	f7fe fb0b 	bl	80011de <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002bc8:	480b      	ldr	r0, [pc, #44]	; (8002bf8 <prvInitialiseTaskLists+0x74>)
 8002bca:	f7fe fb08 	bl	80011de <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002bce:	4b0b      	ldr	r3, [pc, #44]	; (8002bfc <prvInitialiseTaskLists+0x78>)
 8002bd0:	4a05      	ldr	r2, [pc, #20]	; (8002be8 <prvInitialiseTaskLists+0x64>)
 8002bd2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002bd4:	4b0a      	ldr	r3, [pc, #40]	; (8002c00 <prvInitialiseTaskLists+0x7c>)
 8002bd6:	4a05      	ldr	r2, [pc, #20]	; (8002bec <prvInitialiseTaskLists+0x68>)
 8002bd8:	601a      	str	r2, [r3, #0]
}
 8002bda:	bf00      	nop
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	200001c4 	.word	0x200001c4
 8002be8:	20000228 	.word	0x20000228
 8002bec:	2000023c 	.word	0x2000023c
 8002bf0:	20000258 	.word	0x20000258
 8002bf4:	2000026c 	.word	0x2000026c
 8002bf8:	20000284 	.word	0x20000284
 8002bfc:	20000250 	.word	0x20000250
 8002c00:	20000254 	.word	0x20000254

08002c04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c0a:	e019      	b.n	8002c40 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002c0c:	f001 f864 	bl	8003cd8 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c10:	4b10      	ldr	r3, [pc, #64]	; (8002c54 <prvCheckTasksWaitingTermination+0x50>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	3304      	adds	r3, #4
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fe fb68 	bl	80012f2 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002c22:	4b0d      	ldr	r3, [pc, #52]	; (8002c58 <prvCheckTasksWaitingTermination+0x54>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	3b01      	subs	r3, #1
 8002c28:	4a0b      	ldr	r2, [pc, #44]	; (8002c58 <prvCheckTasksWaitingTermination+0x54>)
 8002c2a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <prvCheckTasksWaitingTermination+0x58>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	3b01      	subs	r3, #1
 8002c32:	4a0a      	ldr	r2, [pc, #40]	; (8002c5c <prvCheckTasksWaitingTermination+0x58>)
 8002c34:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002c36:	f001 f87f 	bl	8003d38 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f000 f810 	bl	8002c60 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002c40:	4b06      	ldr	r3, [pc, #24]	; (8002c5c <prvCheckTasksWaitingTermination+0x58>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1e1      	bne.n	8002c0c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002c48:	bf00      	nop
 8002c4a:	bf00      	nop
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	2000026c 	.word	0x2000026c
 8002c58:	20000298 	.word	0x20000298
 8002c5c:	20000280 	.word	0x20000280

08002c60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f001 fa35 	bl	80040dc <vPortFree>
                vPortFree( pxTCB );
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f001 fa32 	bl	80040dc <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002c78:	bf00      	nop
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c84:	4b0a      	ldr	r3, [pc, #40]	; (8002cb0 <prvResetNextTaskUnblockTime+0x30>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d104      	bne.n	8002c98 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002c8e:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <prvResetNextTaskUnblockTime+0x34>)
 8002c90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c94:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002c96:	e005      	b.n	8002ca4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002c98:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <prvResetNextTaskUnblockTime+0x30>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a04      	ldr	r2, [pc, #16]	; (8002cb4 <prvResetNextTaskUnblockTime+0x34>)
 8002ca2:	6013      	str	r3, [r2, #0]
}
 8002ca4:	bf00      	nop
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	20000250 	.word	0x20000250
 8002cb4:	200002b8 	.word	0x200002b8

08002cb8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <xTaskGetSchedulerState+0x34>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d102      	bne.n	8002ccc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	607b      	str	r3, [r7, #4]
 8002cca:	e008      	b.n	8002cde <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ccc:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <xTaskGetSchedulerState+0x38>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d102      	bne.n	8002cda <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	607b      	str	r3, [r7, #4]
 8002cd8:	e001      	b.n	8002cde <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8002cde:	687b      	ldr	r3, [r7, #4]
    }
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	200002a4 	.word	0x200002a4
 8002cf0:	200002c0 	.word	0x200002c0

08002cf4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8002d00:	2300      	movs	r3, #0
 8002d02:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d05e      	beq.n	8002dc8 <xTaskPriorityInherit+0xd4>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d0e:	4b31      	ldr	r3, [pc, #196]	; (8002dd4 <xTaskPriorityInherit+0xe0>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d24e      	bcs.n	8002db6 <xTaskPriorityInherit+0xc2>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	db06      	blt.n	8002d2e <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d20:	4b2c      	ldr	r3, [pc, #176]	; (8002dd4 <xTaskPriorityInherit+0xe0>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d26:	f1c3 0205 	rsb	r2, r3, #5
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	6959      	ldr	r1, [r3, #20]
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	4a26      	ldr	r2, [pc, #152]	; (8002dd8 <xTaskPriorityInherit+0xe4>)
 8002d40:	4413      	add	r3, r2
 8002d42:	4299      	cmp	r1, r3
 8002d44:	d12f      	bne.n	8002da6 <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	3304      	adds	r3, #4
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fe fad1 	bl	80012f2 <uxListRemove>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10a      	bne.n	8002d6c <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	43da      	mvns	r2, r3
 8002d62:	4b1e      	ldr	r3, [pc, #120]	; (8002ddc <xTaskPriorityInherit+0xe8>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4013      	ands	r3, r2
 8002d68:	4a1c      	ldr	r2, [pc, #112]	; (8002ddc <xTaskPriorityInherit+0xe8>)
 8002d6a:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002d6c:	4b19      	ldr	r3, [pc, #100]	; (8002dd4 <xTaskPriorityInherit+0xe0>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvReaddTaskToReadyList( pxMutexHolderTCB );
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	409a      	lsls	r2, r3
 8002d7e:	4b17      	ldr	r3, [pc, #92]	; (8002ddc <xTaskPriorityInherit+0xe8>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	4a15      	ldr	r2, [pc, #84]	; (8002ddc <xTaskPriorityInherit+0xe8>)
 8002d86:	6013      	str	r3, [r2, #0]
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4a10      	ldr	r2, [pc, #64]	; (8002dd8 <xTaskPriorityInherit+0xe4>)
 8002d96:	441a      	add	r2, r3
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	3304      	adds	r3, #4
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	4610      	mov	r0, r2
 8002da0:	f7fe fa4a 	bl	8001238 <vListInsertEnd>
 8002da4:	e004      	b.n	8002db0 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002da6:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <xTaskPriorityInherit+0xe0>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8002db0:	2301      	movs	r3, #1
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	e008      	b.n	8002dc8 <xTaskPriorityInherit+0xd4>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <xTaskPriorityInherit+0xe0>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d201      	bcs.n	8002dc8 <xTaskPriorityInherit+0xd4>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
    }
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	200001c0 	.word	0x200001c0
 8002dd8:	200001c4 	.word	0x200001c4
 8002ddc:	200002a0 	.word	0x200002a0

08002de0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8002dec:	2300      	movs	r3, #0
 8002dee:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d063      	beq.n	8002ebe <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8002df6:	4b34      	ldr	r3, [pc, #208]	; (8002ec8 <xTaskPriorityDisinherit+0xe8>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d00a      	beq.n	8002e16 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8002e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e04:	f383 8811 	msr	BASEPRI, r3
 8002e08:	f3bf 8f6f 	isb	sy
 8002e0c:	f3bf 8f4f 	dsb	sy
 8002e10:	60fb      	str	r3, [r7, #12]
    }
 8002e12:	bf00      	nop
 8002e14:	e7fe      	b.n	8002e14 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10a      	bne.n	8002e34 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8002e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e22:	f383 8811 	msr	BASEPRI, r3
 8002e26:	f3bf 8f6f 	isb	sy
 8002e2a:	f3bf 8f4f 	dsb	sy
 8002e2e:	60bb      	str	r3, [r7, #8]
    }
 8002e30:	bf00      	nop
 8002e32:	e7fe      	b.n	8002e32 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e38:	1e5a      	subs	r2, r3, #1
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d039      	beq.n	8002ebe <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d135      	bne.n	8002ebe <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	3304      	adds	r3, #4
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fe fa4b 	bl	80012f2 <uxListRemove>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10a      	bne.n	8002e78 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e66:	2201      	movs	r2, #1
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	43da      	mvns	r2, r3
 8002e6e:	4b17      	ldr	r3, [pc, #92]	; (8002ecc <xTaskPriorityDisinherit+0xec>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4013      	ands	r3, r2
 8002e74:	4a15      	ldr	r2, [pc, #84]	; (8002ecc <xTaskPriorityDisinherit+0xec>)
 8002e76:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e84:	f1c3 0205 	rsb	r2, r3, #5
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e90:	2201      	movs	r2, #1
 8002e92:	409a      	lsls	r2, r3
 8002e94:	4b0d      	ldr	r3, [pc, #52]	; (8002ecc <xTaskPriorityDisinherit+0xec>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	4a0c      	ldr	r2, [pc, #48]	; (8002ecc <xTaskPriorityDisinherit+0xec>)
 8002e9c:	6013      	str	r3, [r2, #0]
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	4413      	add	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4a09      	ldr	r2, [pc, #36]	; (8002ed0 <xTaskPriorityDisinherit+0xf0>)
 8002eac:	441a      	add	r2, r3
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	3304      	adds	r3, #4
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	4610      	mov	r0, r2
 8002eb6:	f7fe f9bf 	bl	8001238 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002ebe:	697b      	ldr	r3, [r7, #20]
    }
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	200001c0 	.word	0x200001c0
 8002ecc:	200002a0 	.word	0x200002a0
 8002ed0:	200001c4 	.word	0x200001c4

08002ed4 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b088      	sub	sp, #32
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d077      	beq.n	8002fdc <vTaskPriorityDisinheritAfterTimeout+0x108>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10a      	bne.n	8002f0a <vTaskPriorityDisinheritAfterTimeout+0x36>
        __asm volatile
 8002ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef8:	f383 8811 	msr	BASEPRI, r3
 8002efc:	f3bf 8f6f 	isb	sy
 8002f00:	f3bf 8f4f 	dsb	sy
 8002f04:	60fb      	str	r3, [r7, #12]
    }
 8002f06:	bf00      	nop
 8002f08:	e7fe      	b.n	8002f08 <vTaskPriorityDisinheritAfterTimeout+0x34>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d902      	bls.n	8002f1a <vTaskPriorityDisinheritAfterTimeout+0x46>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	61fb      	str	r3, [r7, #28]
 8002f18:	e002      	b.n	8002f20 <vTaskPriorityDisinheritAfterTimeout+0x4c>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f1e:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f24:	69fa      	ldr	r2, [r7, #28]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d058      	beq.n	8002fdc <vTaskPriorityDisinheritAfterTimeout+0x108>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d153      	bne.n	8002fdc <vTaskPriorityDisinheritAfterTimeout+0x108>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8002f34:	4b2b      	ldr	r3, [pc, #172]	; (8002fe4 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d10a      	bne.n	8002f54 <vTaskPriorityDisinheritAfterTimeout+0x80>
        __asm volatile
 8002f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f42:	f383 8811 	msr	BASEPRI, r3
 8002f46:	f3bf 8f6f 	isb	sy
 8002f4a:	f3bf 8f4f 	dsb	sy
 8002f4e:	60bb      	str	r3, [r7, #8]
    }
 8002f50:	bf00      	nop
 8002f52:	e7fe      	b.n	8002f52 <vTaskPriorityDisinheritAfterTimeout+0x7e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f58:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	69fa      	ldr	r2, [r7, #28]
 8002f5e:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	db04      	blt.n	8002f72 <vTaskPriorityDisinheritAfterTimeout+0x9e>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	f1c3 0205 	rsb	r2, r3, #5
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	6959      	ldr	r1, [r3, #20]
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	4413      	add	r3, r2
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	4a19      	ldr	r2, [pc, #100]	; (8002fe8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8002f82:	4413      	add	r3, r2
 8002f84:	4299      	cmp	r1, r3
 8002f86:	d129      	bne.n	8002fdc <vTaskPriorityDisinheritAfterTimeout+0x108>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	3304      	adds	r3, #4
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7fe f9b0 	bl	80012f2 <uxListRemove>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10a      	bne.n	8002fae <vTaskPriorityDisinheritAfterTimeout+0xda>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	43da      	mvns	r2, r3
 8002fa4:	4b11      	ldr	r3, [pc, #68]	; (8002fec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	4a10      	ldr	r2, [pc, #64]	; (8002fec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8002fac:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	409a      	lsls	r2, r3
 8002fb6:	4b0d      	ldr	r3, [pc, #52]	; (8002fec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	4a0b      	ldr	r2, [pc, #44]	; (8002fec <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8002fbe:	6013      	str	r3, [r2, #0]
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	4413      	add	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4a06      	ldr	r2, [pc, #24]	; (8002fe8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8002fce:	441a      	add	r2, r3
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	4610      	mov	r0, r2
 8002fd8:	f7fe f92e 	bl	8001238 <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002fdc:	bf00      	nop
 8002fde:	3720      	adds	r7, #32
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	200001c0 	.word	0x200001c0
 8002fe8:	200001c4 	.word	0x200001c4
 8002fec:	200002a0 	.word	0x200002a0

08002ff0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8002ff4:	4b07      	ldr	r3, [pc, #28]	; (8003014 <pvTaskIncrementMutexHeldCount+0x24>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d004      	beq.n	8003006 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8002ffc:	4b05      	ldr	r3, [pc, #20]	; (8003014 <pvTaskIncrementMutexHeldCount+0x24>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003002:	3201      	adds	r2, #1
 8003004:	64da      	str	r2, [r3, #76]	; 0x4c
        }

        return pxCurrentTCB;
 8003006:	4b03      	ldr	r3, [pc, #12]	; (8003014 <pvTaskIncrementMutexHeldCount+0x24>)
 8003008:	681b      	ldr	r3, [r3, #0]
    }
 800300a:	4618      	mov	r0, r3
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr
 8003014:	200001c0 	.word	0x200001c0

08003018 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	607a      	str	r2, [r7, #4]
 8003024:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00a      	beq.n	8003042 <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 800302c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003030:	f383 8811 	msr	BASEPRI, r3
 8003034:	f3bf 8f6f 	isb	sy
 8003038:	f3bf 8f4f 	dsb	sy
 800303c:	613b      	str	r3, [r7, #16]
    }
 800303e:	bf00      	nop
 8003040:	e7fe      	b.n	8003040 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8003042:	f000 fe49 	bl	8003cd8 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8003046:	4b32      	ldr	r3, [pc, #200]	; (8003110 <xTaskGenericNotifyWait+0xf8>)
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	4413      	add	r3, r2
 800304e:	3354      	adds	r3, #84	; 0x54
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	b2db      	uxtb	r3, r3
 8003054:	2b02      	cmp	r3, #2
 8003056:	d022      	beq.n	800309e <xTaskGenericNotifyWait+0x86>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8003058:	4b2d      	ldr	r3, [pc, #180]	; (8003110 <xTaskGenericNotifyWait+0xf8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	3214      	adds	r2, #20
 8003060:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	43d2      	mvns	r2, r2
 8003068:	4011      	ands	r1, r2
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	3214      	adds	r2, #20
 800306e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8003072:	4b27      	ldr	r3, [pc, #156]	; (8003110 <xTaskGenericNotifyWait+0xf8>)
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4413      	add	r3, r2
 800307a:	3354      	adds	r3, #84	; 0x54
 800307c:	2201      	movs	r2, #1
 800307e:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8003080:	6a3b      	ldr	r3, [r7, #32]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00b      	beq.n	800309e <xTaskGenericNotifyWait+0x86>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003086:	2101      	movs	r1, #1
 8003088:	6a38      	ldr	r0, [r7, #32]
 800308a:	f000 f925 	bl	80032d8 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 800308e:	4b21      	ldr	r3, [pc, #132]	; (8003114 <xTaskGenericNotifyWait+0xfc>)
 8003090:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	f3bf 8f4f 	dsb	sy
 800309a:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800309e:	f000 fe4b 	bl	8003d38 <vPortExitCritical>

        taskENTER_CRITICAL();
 80030a2:	f000 fe19 	bl	8003cd8 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );

            if( pulNotificationValue != NULL )
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d007      	beq.n	80030bc <xTaskGenericNotifyWait+0xa4>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 80030ac:	4b18      	ldr	r3, [pc, #96]	; (8003110 <xTaskGenericNotifyWait+0xf8>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68fa      	ldr	r2, [r7, #12]
 80030b2:	3214      	adds	r2, #20
 80030b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 80030bc:	4b14      	ldr	r3, [pc, #80]	; (8003110 <xTaskGenericNotifyWait+0xf8>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4413      	add	r3, r2
 80030c4:	3354      	adds	r3, #84	; 0x54
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d002      	beq.n	80030d4 <xTaskGenericNotifyWait+0xbc>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 80030ce:	2300      	movs	r3, #0
 80030d0:	617b      	str	r3, [r7, #20]
 80030d2:	e00e      	b.n	80030f2 <xTaskGenericNotifyWait+0xda>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 80030d4:	4b0e      	ldr	r3, [pc, #56]	; (8003110 <xTaskGenericNotifyWait+0xf8>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	3214      	adds	r2, #20
 80030dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	43d2      	mvns	r2, r2
 80030e4:	4011      	ands	r1, r2
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	3214      	adds	r2, #20
 80030ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 80030ee:	2301      	movs	r3, #1
 80030f0:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 80030f2:	4b07      	ldr	r3, [pc, #28]	; (8003110 <xTaskGenericNotifyWait+0xf8>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4413      	add	r3, r2
 80030fa:	3354      	adds	r3, #84	; 0x54
 80030fc:	2200      	movs	r2, #0
 80030fe:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8003100:	f000 fe1a 	bl	8003d38 <vPortExitCritical>

        return xReturn;
 8003104:	697b      	ldr	r3, [r7, #20]
    }
 8003106:	4618      	mov	r0, r3
 8003108:	3718      	adds	r7, #24
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	200001c0 	.word	0x200001c0
 8003114:	e000ed04 	.word	0xe000ed04

08003118 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8003118:	b580      	push	{r7, lr}
 800311a:	b08c      	sub	sp, #48	; 0x30
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
 8003124:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8003126:	2301      	movs	r3, #1
 8003128:	62fb      	str	r3, [r7, #44]	; 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00a      	beq.n	8003146 <xTaskGenericNotify+0x2e>
        __asm volatile
 8003130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003134:	f383 8811 	msr	BASEPRI, r3
 8003138:	f3bf 8f6f 	isb	sy
 800313c:	f3bf 8f4f 	dsb	sy
 8003140:	623b      	str	r3, [r7, #32]
    }
 8003142:	bf00      	nop
 8003144:	e7fe      	b.n	8003144 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10a      	bne.n	8003162 <xTaskGenericNotify+0x4a>
        __asm volatile
 800314c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003150:	f383 8811 	msr	BASEPRI, r3
 8003154:	f3bf 8f6f 	isb	sy
 8003158:	f3bf 8f4f 	dsb	sy
 800315c:	61fb      	str	r3, [r7, #28]
    }
 800315e:	bf00      	nop
 8003160:	e7fe      	b.n	8003160 <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	62bb      	str	r3, [r7, #40]	; 0x28

        taskENTER_CRITICAL();
 8003166:	f000 fdb7 	bl	8003cd8 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800316a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800316c:	2b00      	cmp	r3, #0
 800316e:	d006      	beq.n	800317e <xTaskGenericNotify+0x66>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8003170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003172:	68ba      	ldr	r2, [r7, #8]
 8003174:	3214      	adds	r2, #20
 8003176:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800317a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800317c:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800317e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	4413      	add	r3, r2
 8003184:	3354      	adds	r3, #84	; 0x54
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800318c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	4413      	add	r3, r2
 8003192:	3354      	adds	r3, #84	; 0x54
 8003194:	2202      	movs	r2, #2
 8003196:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8003198:	78fb      	ldrb	r3, [r7, #3]
 800319a:	2b04      	cmp	r3, #4
 800319c:	d83b      	bhi.n	8003216 <xTaskGenericNotify+0xfe>
 800319e:	a201      	add	r2, pc, #4	; (adr r2, 80031a4 <xTaskGenericNotify+0x8c>)
 80031a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a4:	08003235 	.word	0x08003235
 80031a8:	080031b9 	.word	0x080031b9
 80031ac:	080031d5 	.word	0x080031d5
 80031b0:	080031ed 	.word	0x080031ed
 80031b4:	080031fb 	.word	0x080031fb
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 80031b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ba:	68ba      	ldr	r2, [r7, #8]
 80031bc:	3214      	adds	r2, #20
 80031be:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	ea42 0103 	orr.w	r1, r2, r3
 80031c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ca:	68ba      	ldr	r2, [r7, #8]
 80031cc:	3214      	adds	r2, #20
 80031ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80031d2:	e032      	b.n	800323a <xTaskGenericNotify+0x122>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80031d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	3214      	adds	r2, #20
 80031da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031de:	1c59      	adds	r1, r3, #1
 80031e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031e2:	68ba      	ldr	r2, [r7, #8]
 80031e4:	3214      	adds	r2, #20
 80031e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80031ea:	e026      	b.n	800323a <xTaskGenericNotify+0x122>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80031ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ee:	68ba      	ldr	r2, [r7, #8]
 80031f0:	3214      	adds	r2, #20
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80031f8:	e01f      	b.n	800323a <xTaskGenericNotify+0x122>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80031fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d006      	beq.n	8003210 <xTaskGenericNotify+0xf8>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8003202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	3214      	adds	r2, #20
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800320e:	e014      	b.n	800323a <xTaskGenericNotify+0x122>
                        xReturn = pdFAIL;
 8003210:	2300      	movs	r3, #0
 8003212:	62fb      	str	r3, [r7, #44]	; 0x2c
                    break;
 8003214:	e011      	b.n	800323a <xTaskGenericNotify+0x122>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8003216:	4b2b      	ldr	r3, [pc, #172]	; (80032c4 <xTaskGenericNotify+0x1ac>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00c      	beq.n	8003238 <xTaskGenericNotify+0x120>
        __asm volatile
 800321e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003222:	f383 8811 	msr	BASEPRI, r3
 8003226:	f3bf 8f6f 	isb	sy
 800322a:	f3bf 8f4f 	dsb	sy
 800322e:	61bb      	str	r3, [r7, #24]
    }
 8003230:	bf00      	nop
 8003232:	e7fe      	b.n	8003232 <xTaskGenericNotify+0x11a>
                    break;
 8003234:	bf00      	nop
 8003236:	e000      	b.n	800323a <xTaskGenericNotify+0x122>

                    break;
 8003238:	bf00      	nop

            traceTASK_NOTIFY(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800323a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800323e:	2b01      	cmp	r3, #1
 8003240:	d139      	bne.n	80032b6 <xTaskGenericNotify+0x19e>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003244:	3304      	adds	r3, #4
 8003246:	4618      	mov	r0, r3
 8003248:	f7fe f853 	bl	80012f2 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 800324c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800324e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003250:	2201      	movs	r2, #1
 8003252:	409a      	lsls	r2, r3
 8003254:	4b1c      	ldr	r3, [pc, #112]	; (80032c8 <xTaskGenericNotify+0x1b0>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4313      	orrs	r3, r2
 800325a:	4a1b      	ldr	r2, [pc, #108]	; (80032c8 <xTaskGenericNotify+0x1b0>)
 800325c:	6013      	str	r3, [r2, #0]
 800325e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003260:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	4a18      	ldr	r2, [pc, #96]	; (80032cc <xTaskGenericNotify+0x1b4>)
 800326c:	441a      	add	r2, r3
 800326e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003270:	3304      	adds	r3, #4
 8003272:	4619      	mov	r1, r3
 8003274:	4610      	mov	r0, r2
 8003276:	f7fd ffdf 	bl	8001238 <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800327a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800327c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00a      	beq.n	8003298 <xTaskGenericNotify+0x180>
        __asm volatile
 8003282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003286:	f383 8811 	msr	BASEPRI, r3
 800328a:	f3bf 8f6f 	isb	sy
 800328e:	f3bf 8f4f 	dsb	sy
 8003292:	617b      	str	r3, [r7, #20]
    }
 8003294:	bf00      	nop
 8003296:	e7fe      	b.n	8003296 <xTaskGenericNotify+0x17e>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800329a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800329c:	4b0c      	ldr	r3, [pc, #48]	; (80032d0 <xTaskGenericNotify+0x1b8>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d907      	bls.n	80032b6 <xTaskGenericNotify+0x19e>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 80032a6:	4b0b      	ldr	r3, [pc, #44]	; (80032d4 <xTaskGenericNotify+0x1bc>)
 80032a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032ac:	601a      	str	r2, [r3, #0]
 80032ae:	f3bf 8f4f 	dsb	sy
 80032b2:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80032b6:	f000 fd3f 	bl	8003d38 <vPortExitCritical>

        return xReturn;
 80032ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
 80032bc:	4618      	mov	r0, r3
 80032be:	3730      	adds	r7, #48	; 0x30
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	2000029c 	.word	0x2000029c
 80032c8:	200002a0 	.word	0x200002a0
 80032cc:	200001c4 	.word	0x200001c4
 80032d0:	200001c0 	.word	0x200001c0
 80032d4:	e000ed04 	.word	0xe000ed04

080032d8 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80032e2:	4b29      	ldr	r3, [pc, #164]	; (8003388 <prvAddCurrentTaskToDelayedList+0xb0>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80032e8:	4b28      	ldr	r3, [pc, #160]	; (800338c <prvAddCurrentTaskToDelayedList+0xb4>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	3304      	adds	r3, #4
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7fd ffff 	bl	80012f2 <uxListRemove>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d10b      	bne.n	8003312 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80032fa:	4b24      	ldr	r3, [pc, #144]	; (800338c <prvAddCurrentTaskToDelayedList+0xb4>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003300:	2201      	movs	r2, #1
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	43da      	mvns	r2, r3
 8003308:	4b21      	ldr	r3, [pc, #132]	; (8003390 <prvAddCurrentTaskToDelayedList+0xb8>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4013      	ands	r3, r2
 800330e:	4a20      	ldr	r2, [pc, #128]	; (8003390 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003310:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003318:	d10a      	bne.n	8003330 <prvAddCurrentTaskToDelayedList+0x58>
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d007      	beq.n	8003330 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003320:	4b1a      	ldr	r3, [pc, #104]	; (800338c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	3304      	adds	r3, #4
 8003326:	4619      	mov	r1, r3
 8003328:	481a      	ldr	r0, [pc, #104]	; (8003394 <prvAddCurrentTaskToDelayedList+0xbc>)
 800332a:	f7fd ff85 	bl	8001238 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800332e:	e026      	b.n	800337e <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003330:	68fa      	ldr	r2, [r7, #12]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4413      	add	r3, r2
 8003336:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003338:	4b14      	ldr	r3, [pc, #80]	; (800338c <prvAddCurrentTaskToDelayedList+0xb4>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68ba      	ldr	r2, [r7, #8]
 800333e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003340:	68ba      	ldr	r2, [r7, #8]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	429a      	cmp	r2, r3
 8003346:	d209      	bcs.n	800335c <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003348:	4b13      	ldr	r3, [pc, #76]	; (8003398 <prvAddCurrentTaskToDelayedList+0xc0>)
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	4b0f      	ldr	r3, [pc, #60]	; (800338c <prvAddCurrentTaskToDelayedList+0xb4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	3304      	adds	r3, #4
 8003352:	4619      	mov	r1, r3
 8003354:	4610      	mov	r0, r2
 8003356:	f7fd ff93 	bl	8001280 <vListInsert>
}
 800335a:	e010      	b.n	800337e <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800335c:	4b0f      	ldr	r3, [pc, #60]	; (800339c <prvAddCurrentTaskToDelayedList+0xc4>)
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	4b0a      	ldr	r3, [pc, #40]	; (800338c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	3304      	adds	r3, #4
 8003366:	4619      	mov	r1, r3
 8003368:	4610      	mov	r0, r2
 800336a:	f7fd ff89 	bl	8001280 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800336e:	4b0c      	ldr	r3, [pc, #48]	; (80033a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	429a      	cmp	r2, r3
 8003376:	d202      	bcs.n	800337e <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8003378:	4a09      	ldr	r2, [pc, #36]	; (80033a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	6013      	str	r3, [r2, #0]
}
 800337e:	bf00      	nop
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	2000029c 	.word	0x2000029c
 800338c:	200001c0 	.word	0x200001c0
 8003390:	200002a0 	.word	0x200002a0
 8003394:	20000284 	.word	0x20000284
 8003398:	20000254 	.word	0x20000254
 800339c:	20000250 	.word	0x20000250
 80033a0:	200002b8 	.word	0x200002b8

080033a4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80033aa:	2300      	movs	r3, #0
 80033ac:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80033ae:	f000 fb31 	bl	8003a14 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80033b2:	4b11      	ldr	r3, [pc, #68]	; (80033f8 <xTimerCreateTimerTask+0x54>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00b      	beq.n	80033d2 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80033ba:	4b10      	ldr	r3, [pc, #64]	; (80033fc <xTimerCreateTimerTask+0x58>)
 80033bc:	9301      	str	r3, [sp, #4]
 80033be:	2302      	movs	r3, #2
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	2300      	movs	r3, #0
 80033c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80033c8:	490d      	ldr	r1, [pc, #52]	; (8003400 <xTimerCreateTimerTask+0x5c>)
 80033ca:	480e      	ldr	r0, [pc, #56]	; (8003404 <xTimerCreateTimerTask+0x60>)
 80033cc:	f7fe ff30 	bl	8002230 <xTaskCreate>
 80033d0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d10a      	bne.n	80033ee <xTimerCreateTimerTask+0x4a>
        __asm volatile
 80033d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033dc:	f383 8811 	msr	BASEPRI, r3
 80033e0:	f3bf 8f6f 	isb	sy
 80033e4:	f3bf 8f4f 	dsb	sy
 80033e8:	603b      	str	r3, [r7, #0]
    }
 80033ea:	bf00      	nop
 80033ec:	e7fe      	b.n	80033ec <xTimerCreateTimerTask+0x48>
        return xReturn;
 80033ee:	687b      	ldr	r3, [r7, #4]
    }
 80033f0:	4618      	mov	r0, r3
 80033f2:	3708      	adds	r7, #8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	200002f4 	.word	0x200002f4
 80033fc:	200002f8 	.word	0x200002f8
 8003400:	0800691c 	.word	0x0800691c
 8003404:	080035f5 	.word	0x080035f5

08003408 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8003408:	b580      	push	{r7, lr}
 800340a:	b088      	sub	sp, #32
 800340c:	af02      	add	r7, sp, #8
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
 8003414:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8003416:	202c      	movs	r0, #44	; 0x2c
 8003418:	f000 fd80 	bl	8003f1c <pvPortMalloc>
 800341c:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00d      	beq.n	8003440 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	9301      	str	r3, [sp, #4]
 8003430:	6a3b      	ldr	r3, [r7, #32]
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	68b9      	ldr	r1, [r7, #8]
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f000 f805 	bl	800344a <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8003440:	697b      	ldr	r3, [r7, #20]
        }
 8003442:	4618      	mov	r0, r3
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800344a:	b580      	push	{r7, lr}
 800344c:	b086      	sub	sp, #24
 800344e:	af00      	add	r7, sp, #0
 8003450:	60f8      	str	r0, [r7, #12]
 8003452:	60b9      	str	r1, [r7, #8]
 8003454:	607a      	str	r2, [r7, #4]
 8003456:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10a      	bne.n	8003474 <prvInitialiseNewTimer+0x2a>
        __asm volatile
 800345e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003462:	f383 8811 	msr	BASEPRI, r3
 8003466:	f3bf 8f6f 	isb	sy
 800346a:	f3bf 8f4f 	dsb	sy
 800346e:	617b      	str	r3, [r7, #20]
    }
 8003470:	bf00      	nop
 8003472:	e7fe      	b.n	8003472 <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 8003474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003476:	2b00      	cmp	r3, #0
 8003478:	d01e      	beq.n	80034b8 <prvInitialiseNewTimer+0x6e>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 800347a:	f000 facb 	bl	8003a14 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 800347e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003480:	68fa      	ldr	r2, [r7, #12]
 8003482:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 800348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8003490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003492:	6a3a      	ldr	r2, [r7, #32]
 8003494:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8003496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003498:	3304      	adds	r3, #4
 800349a:	4618      	mov	r0, r3
 800349c:	f7fd febf 	bl	800121e <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d008      	beq.n	80034b8 <prvInitialiseNewTimer+0x6e>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80034a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80034ac:	f043 0304 	orr.w	r3, r3, #4
 80034b0:	b2da      	uxtb	r2, r3
 80034b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 80034b8:	bf00      	nop
 80034ba:	3718      	adds	r7, #24
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08a      	sub	sp, #40	; 0x28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10a      	bne.n	80034ee <xTimerGenericCommand+0x2e>
        __asm volatile
 80034d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034dc:	f383 8811 	msr	BASEPRI, r3
 80034e0:	f3bf 8f6f 	isb	sy
 80034e4:	f3bf 8f4f 	dsb	sy
 80034e8:	623b      	str	r3, [r7, #32]
    }
 80034ea:	bf00      	nop
 80034ec:	e7fe      	b.n	80034ec <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80034ee:	4b1a      	ldr	r3, [pc, #104]	; (8003558 <xTimerGenericCommand+0x98>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d02a      	beq.n	800354c <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	2b05      	cmp	r3, #5
 8003506:	dc18      	bgt.n	800353a <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003508:	f7ff fbd6 	bl	8002cb8 <xTaskGetSchedulerState>
 800350c:	4603      	mov	r3, r0
 800350e:	2b02      	cmp	r3, #2
 8003510:	d109      	bne.n	8003526 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003512:	4b11      	ldr	r3, [pc, #68]	; (8003558 <xTimerGenericCommand+0x98>)
 8003514:	6818      	ldr	r0, [r3, #0]
 8003516:	f107 0114 	add.w	r1, r7, #20
 800351a:	2300      	movs	r3, #0
 800351c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800351e:	f7fd fffd 	bl	800151c <xQueueGenericSend>
 8003522:	6278      	str	r0, [r7, #36]	; 0x24
 8003524:	e012      	b.n	800354c <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003526:	4b0c      	ldr	r3, [pc, #48]	; (8003558 <xTimerGenericCommand+0x98>)
 8003528:	6818      	ldr	r0, [r3, #0]
 800352a:	f107 0114 	add.w	r1, r7, #20
 800352e:	2300      	movs	r3, #0
 8003530:	2200      	movs	r2, #0
 8003532:	f7fd fff3 	bl	800151c <xQueueGenericSend>
 8003536:	6278      	str	r0, [r7, #36]	; 0x24
 8003538:	e008      	b.n	800354c <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800353a:	4b07      	ldr	r3, [pc, #28]	; (8003558 <xTimerGenericCommand+0x98>)
 800353c:	6818      	ldr	r0, [r3, #0]
 800353e:	f107 0114 	add.w	r1, r7, #20
 8003542:	2300      	movs	r3, #0
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	f7fe f8e7 	bl	8001718 <xQueueGenericSendFromISR>
 800354a:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800354c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800354e:	4618      	mov	r0, r3
 8003550:	3728      	adds	r7, #40	; 0x28
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	200002f4 	.word	0x200002f4

0800355c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800355c:	b580      	push	{r7, lr}
 800355e:	b088      	sub	sp, #32
 8003560:	af02      	add	r7, sp, #8
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003566:	4b22      	ldr	r3, [pc, #136]	; (80035f0 <prvProcessExpiredTimer+0x94>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	3304      	adds	r3, #4
 8003574:	4618      	mov	r0, r3
 8003576:	f7fd febc 	bl	80012f2 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b00      	cmp	r3, #0
 8003586:	d022      	beq.n	80035ce <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	699a      	ldr	r2, [r3, #24]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	18d1      	adds	r1, r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	6978      	ldr	r0, [r7, #20]
 8003596:	f000 f8d1 	bl	800373c <prvInsertTimerInActiveList>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d01f      	beq.n	80035e0 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80035a0:	2300      	movs	r3, #0
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	2300      	movs	r3, #0
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	2100      	movs	r1, #0
 80035aa:	6978      	ldr	r0, [r7, #20]
 80035ac:	f7ff ff88 	bl	80034c0 <xTimerGenericCommand>
 80035b0:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d113      	bne.n	80035e0 <prvProcessExpiredTimer+0x84>
        __asm volatile
 80035b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035bc:	f383 8811 	msr	BASEPRI, r3
 80035c0:	f3bf 8f6f 	isb	sy
 80035c4:	f3bf 8f4f 	dsb	sy
 80035c8:	60fb      	str	r3, [r7, #12]
    }
 80035ca:	bf00      	nop
 80035cc:	e7fe      	b.n	80035cc <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80035d4:	f023 0301 	bic.w	r3, r3, #1
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	6978      	ldr	r0, [r7, #20]
 80035e6:	4798      	blx	r3
    }
 80035e8:	bf00      	nop
 80035ea:	3718      	adds	r7, #24
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	200002ec 	.word	0x200002ec

080035f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80035fc:	f107 0308 	add.w	r3, r7, #8
 8003600:	4618      	mov	r0, r3
 8003602:	f000 f857 	bl	80036b4 <prvGetNextExpireTime>
 8003606:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	4619      	mov	r1, r3
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f000 f803 	bl	8003618 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003612:	f000 f8d5 	bl	80037c0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003616:	e7f1      	b.n	80035fc <prvTimerTask+0x8>

08003618 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003622:	f7fe ff9d 	bl	8002560 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003626:	f107 0308 	add.w	r3, r7, #8
 800362a:	4618      	mov	r0, r3
 800362c:	f000 f866 	bl	80036fc <prvSampleTimeNow>
 8003630:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d130      	bne.n	800369a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d10a      	bne.n	8003654 <prvProcessTimerOrBlockTask+0x3c>
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	429a      	cmp	r2, r3
 8003644:	d806      	bhi.n	8003654 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003646:	f7fe ff99 	bl	800257c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800364a:	68f9      	ldr	r1, [r7, #12]
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f7ff ff85 	bl	800355c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003652:	e024      	b.n	800369e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d008      	beq.n	800366c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800365a:	4b13      	ldr	r3, [pc, #76]	; (80036a8 <prvProcessTimerOrBlockTask+0x90>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <prvProcessTimerOrBlockTask+0x50>
 8003664:	2301      	movs	r3, #1
 8003666:	e000      	b.n	800366a <prvProcessTimerOrBlockTask+0x52>
 8003668:	2300      	movs	r3, #0
 800366a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800366c:	4b0f      	ldr	r3, [pc, #60]	; (80036ac <prvProcessTimerOrBlockTask+0x94>)
 800366e:	6818      	ldr	r0, [r3, #0]
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	683a      	ldr	r2, [r7, #0]
 8003678:	4619      	mov	r1, r3
 800367a:	f7fe fda5 	bl	80021c8 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800367e:	f7fe ff7d 	bl	800257c <xTaskResumeAll>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10a      	bne.n	800369e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003688:	4b09      	ldr	r3, [pc, #36]	; (80036b0 <prvProcessTimerOrBlockTask+0x98>)
 800368a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	f3bf 8f4f 	dsb	sy
 8003694:	f3bf 8f6f 	isb	sy
    }
 8003698:	e001      	b.n	800369e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800369a:	f7fe ff6f 	bl	800257c <xTaskResumeAll>
    }
 800369e:	bf00      	nop
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	200002f0 	.word	0x200002f0
 80036ac:	200002f4 	.word	0x200002f4
 80036b0:	e000ed04 	.word	0xe000ed04

080036b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80036bc:	4b0e      	ldr	r3, [pc, #56]	; (80036f8 <prvGetNextExpireTime+0x44>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <prvGetNextExpireTime+0x16>
 80036c6:	2201      	movs	r2, #1
 80036c8:	e000      	b.n	80036cc <prvGetNextExpireTime+0x18>
 80036ca:	2200      	movs	r2, #0
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d105      	bne.n	80036e4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80036d8:	4b07      	ldr	r3, [pc, #28]	; (80036f8 <prvGetNextExpireTime+0x44>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	60fb      	str	r3, [r7, #12]
 80036e2:	e001      	b.n	80036e8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80036e4:	2300      	movs	r3, #0
 80036e6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80036e8:	68fb      	ldr	r3, [r7, #12]
    }
 80036ea:	4618      	mov	r0, r3
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	200002ec 	.word	0x200002ec

080036fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003704:	f7fe ffd6 	bl	80026b4 <xTaskGetTickCount>
 8003708:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800370a:	4b0b      	ldr	r3, [pc, #44]	; (8003738 <prvSampleTimeNow+0x3c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	429a      	cmp	r2, r3
 8003712:	d205      	bcs.n	8003720 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003714:	f000 f91a 	bl	800394c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	e002      	b.n	8003726 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003726:	4a04      	ldr	r2, [pc, #16]	; (8003738 <prvSampleTimeNow+0x3c>)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800372c:	68fb      	ldr	r3, [r7, #12]
    }
 800372e:	4618      	mov	r0, r3
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	200002fc 	.word	0x200002fc

0800373c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800374a:	2300      	movs	r3, #0
 800374c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	429a      	cmp	r2, r3
 8003760:	d812      	bhi.n	8003788 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	1ad2      	subs	r2, r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	429a      	cmp	r2, r3
 800376e:	d302      	bcc.n	8003776 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003770:	2301      	movs	r3, #1
 8003772:	617b      	str	r3, [r7, #20]
 8003774:	e01b      	b.n	80037ae <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003776:	4b10      	ldr	r3, [pc, #64]	; (80037b8 <prvInsertTimerInActiveList+0x7c>)
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	3304      	adds	r3, #4
 800377e:	4619      	mov	r1, r3
 8003780:	4610      	mov	r0, r2
 8003782:	f7fd fd7d 	bl	8001280 <vListInsert>
 8003786:	e012      	b.n	80037ae <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003788:	687a      	ldr	r2, [r7, #4]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	429a      	cmp	r2, r3
 800378e:	d206      	bcs.n	800379e <prvInsertTimerInActiveList+0x62>
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	429a      	cmp	r2, r3
 8003796:	d302      	bcc.n	800379e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003798:	2301      	movs	r3, #1
 800379a:	617b      	str	r3, [r7, #20]
 800379c:	e007      	b.n	80037ae <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800379e:	4b07      	ldr	r3, [pc, #28]	; (80037bc <prvInsertTimerInActiveList+0x80>)
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	3304      	adds	r3, #4
 80037a6:	4619      	mov	r1, r3
 80037a8:	4610      	mov	r0, r2
 80037aa:	f7fd fd69 	bl	8001280 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80037ae:	697b      	ldr	r3, [r7, #20]
    }
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	200002f0 	.word	0x200002f0
 80037bc:	200002ec 	.word	0x200002ec

080037c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08c      	sub	sp, #48	; 0x30
 80037c4:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80037c6:	e0ae      	b.n	8003926 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	f2c0 80aa 	blt.w	8003924 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	695b      	ldr	r3, [r3, #20]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d004      	beq.n	80037e6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80037dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037de:	3304      	adds	r3, #4
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7fd fd86 	bl	80012f2 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80037e6:	1d3b      	adds	r3, r7, #4
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7ff ff87 	bl	80036fc <prvSampleTimeNow>
 80037ee:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2b09      	cmp	r3, #9
 80037f4:	f200 8097 	bhi.w	8003926 <prvProcessReceivedCommands+0x166>
 80037f8:	a201      	add	r2, pc, #4	; (adr r2, 8003800 <prvProcessReceivedCommands+0x40>)
 80037fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037fe:	bf00      	nop
 8003800:	08003829 	.word	0x08003829
 8003804:	08003829 	.word	0x08003829
 8003808:	08003829 	.word	0x08003829
 800380c:	0800389d 	.word	0x0800389d
 8003810:	080038b1 	.word	0x080038b1
 8003814:	080038fb 	.word	0x080038fb
 8003818:	08003829 	.word	0x08003829
 800381c:	08003829 	.word	0x08003829
 8003820:	0800389d 	.word	0x0800389d
 8003824:	080038b1 	.word	0x080038b1
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800382e:	f043 0301 	orr.w	r3, r3, #1
 8003832:	b2da      	uxtb	r2, r3
 8003834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003836:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383e:	699b      	ldr	r3, [r3, #24]
 8003840:	18d1      	adds	r1, r2, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6a3a      	ldr	r2, [r7, #32]
 8003846:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003848:	f7ff ff78 	bl	800373c <prvInsertTimerInActiveList>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d069      	beq.n	8003926 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003858:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800385a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b00      	cmp	r3, #0
 8003866:	d05e      	beq.n	8003926 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003868:	68fa      	ldr	r2, [r7, #12]
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	441a      	add	r2, r3
 8003870:	2300      	movs	r3, #0
 8003872:	9300      	str	r3, [sp, #0]
 8003874:	2300      	movs	r3, #0
 8003876:	2100      	movs	r1, #0
 8003878:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800387a:	f7ff fe21 	bl	80034c0 <xTimerGenericCommand>
 800387e:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d14f      	bne.n	8003926 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8003886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800388a:	f383 8811 	msr	BASEPRI, r3
 800388e:	f3bf 8f6f 	isb	sy
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	61bb      	str	r3, [r7, #24]
    }
 8003898:	bf00      	nop
 800389a:	e7fe      	b.n	800389a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800389c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038a2:	f023 0301 	bic.w	r3, r3, #1
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80038ae:	e03a      	b.n	8003926 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80038b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038b6:	f043 0301 	orr.w	r3, r3, #1
 80038ba:	b2da      	uxtb	r2, r3
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c6:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80038c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10a      	bne.n	80038e6 <prvProcessReceivedCommands+0x126>
        __asm volatile
 80038d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038d4:	f383 8811 	msr	BASEPRI, r3
 80038d8:	f3bf 8f6f 	isb	sy
 80038dc:	f3bf 8f4f 	dsb	sy
 80038e0:	617b      	str	r3, [r7, #20]
    }
 80038e2:	bf00      	nop
 80038e4:	e7fe      	b.n	80038e4 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80038e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e8:	699a      	ldr	r2, [r3, #24]
 80038ea:	6a3b      	ldr	r3, [r7, #32]
 80038ec:	18d1      	adds	r1, r2, r3
 80038ee:	6a3b      	ldr	r3, [r7, #32]
 80038f0:	6a3a      	ldr	r2, [r7, #32]
 80038f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80038f4:	f7ff ff22 	bl	800373c <prvInsertTimerInActiveList>
                        break;
 80038f8:	e015      	b.n	8003926 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80038fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d103      	bne.n	8003910 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003908:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800390a:	f000 fbe7 	bl	80040dc <vPortFree>
 800390e:	e00a      	b.n	8003926 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003912:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003916:	f023 0301 	bic.w	r3, r3, #1
 800391a:	b2da      	uxtb	r2, r3
 800391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003922:	e000      	b.n	8003926 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003924:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003926:	4b08      	ldr	r3, [pc, #32]	; (8003948 <prvProcessReceivedCommands+0x188>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f107 0108 	add.w	r1, r7, #8
 800392e:	2200      	movs	r2, #0
 8003930:	4618      	mov	r0, r3
 8003932:	f7fe f837 	bl	80019a4 <xQueueReceive>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	f47f af45 	bne.w	80037c8 <prvProcessReceivedCommands+0x8>
        }
    }
 800393e:	bf00      	nop
 8003940:	bf00      	nop
 8003942:	3728      	adds	r7, #40	; 0x28
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	200002f4 	.word	0x200002f4

0800394c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800394c:	b580      	push	{r7, lr}
 800394e:	b088      	sub	sp, #32
 8003950:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003952:	e048      	b.n	80039e6 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003954:	4b2d      	ldr	r3, [pc, #180]	; (8003a0c <prvSwitchTimerLists+0xc0>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800395e:	4b2b      	ldr	r3, [pc, #172]	; (8003a0c <prvSwitchTimerLists+0xc0>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	3304      	adds	r3, #4
 800396c:	4618      	mov	r0, r3
 800396e:	f7fd fcc0 	bl	80012f2 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6a1b      	ldr	r3, [r3, #32]
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b00      	cmp	r3, #0
 8003986:	d02e      	beq.n	80039e6 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	4413      	add	r3, r2
 8003990:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8003992:	68ba      	ldr	r2, [r7, #8]
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	429a      	cmp	r2, r3
 8003998:	d90e      	bls.n	80039b8 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	68ba      	ldr	r2, [r7, #8]
 800399e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	68fa      	ldr	r2, [r7, #12]
 80039a4:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80039a6:	4b19      	ldr	r3, [pc, #100]	; (8003a0c <prvSwitchTimerLists+0xc0>)
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	3304      	adds	r3, #4
 80039ae:	4619      	mov	r1, r3
 80039b0:	4610      	mov	r0, r2
 80039b2:	f7fd fc65 	bl	8001280 <vListInsert>
 80039b6:	e016      	b.n	80039e6 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80039b8:	2300      	movs	r3, #0
 80039ba:	9300      	str	r3, [sp, #0]
 80039bc:	2300      	movs	r3, #0
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	2100      	movs	r1, #0
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f7ff fd7c 	bl	80034c0 <xTimerGenericCommand>
 80039c8:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10a      	bne.n	80039e6 <prvSwitchTimerLists+0x9a>
        __asm volatile
 80039d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d4:	f383 8811 	msr	BASEPRI, r3
 80039d8:	f3bf 8f6f 	isb	sy
 80039dc:	f3bf 8f4f 	dsb	sy
 80039e0:	603b      	str	r3, [r7, #0]
    }
 80039e2:	bf00      	nop
 80039e4:	e7fe      	b.n	80039e4 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80039e6:	4b09      	ldr	r3, [pc, #36]	; (8003a0c <prvSwitchTimerLists+0xc0>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1b1      	bne.n	8003954 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 80039f0:	4b06      	ldr	r3, [pc, #24]	; (8003a0c <prvSwitchTimerLists+0xc0>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 80039f6:	4b06      	ldr	r3, [pc, #24]	; (8003a10 <prvSwitchTimerLists+0xc4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a04      	ldr	r2, [pc, #16]	; (8003a0c <prvSwitchTimerLists+0xc0>)
 80039fc:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80039fe:	4a04      	ldr	r2, [pc, #16]	; (8003a10 <prvSwitchTimerLists+0xc4>)
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	6013      	str	r3, [r2, #0]
    }
 8003a04:	bf00      	nop
 8003a06:	3718      	adds	r7, #24
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	200002ec 	.word	0x200002ec
 8003a10:	200002f0 	.word	0x200002f0

08003a14 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003a18:	f000 f95e 	bl	8003cd8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003a1c:	4b12      	ldr	r3, [pc, #72]	; (8003a68 <prvCheckForValidListAndQueue+0x54>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d11d      	bne.n	8003a60 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003a24:	4811      	ldr	r0, [pc, #68]	; (8003a6c <prvCheckForValidListAndQueue+0x58>)
 8003a26:	f7fd fbda 	bl	80011de <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003a2a:	4811      	ldr	r0, [pc, #68]	; (8003a70 <prvCheckForValidListAndQueue+0x5c>)
 8003a2c:	f7fd fbd7 	bl	80011de <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003a30:	4b10      	ldr	r3, [pc, #64]	; (8003a74 <prvCheckForValidListAndQueue+0x60>)
 8003a32:	4a0e      	ldr	r2, [pc, #56]	; (8003a6c <prvCheckForValidListAndQueue+0x58>)
 8003a34:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003a36:	4b10      	ldr	r3, [pc, #64]	; (8003a78 <prvCheckForValidListAndQueue+0x64>)
 8003a38:	4a0d      	ldr	r2, [pc, #52]	; (8003a70 <prvCheckForValidListAndQueue+0x5c>)
 8003a3a:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	210c      	movs	r1, #12
 8003a40:	200a      	movs	r0, #10
 8003a42:	f7fd fce9 	bl	8001418 <xQueueGenericCreate>
 8003a46:	4603      	mov	r3, r0
 8003a48:	4a07      	ldr	r2, [pc, #28]	; (8003a68 <prvCheckForValidListAndQueue+0x54>)
 8003a4a:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003a4c:	4b06      	ldr	r3, [pc, #24]	; (8003a68 <prvCheckForValidListAndQueue+0x54>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d005      	beq.n	8003a60 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003a54:	4b04      	ldr	r3, [pc, #16]	; (8003a68 <prvCheckForValidListAndQueue+0x54>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4908      	ldr	r1, [pc, #32]	; (8003a7c <prvCheckForValidListAndQueue+0x68>)
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7fe fb8a 	bl	8002174 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003a60:	f000 f96a 	bl	8003d38 <vPortExitCritical>
    }
 8003a64:	bf00      	nop
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	200002f4 	.word	0x200002f4
 8003a6c:	200002c4 	.word	0x200002c4
 8003a70:	200002d8 	.word	0x200002d8
 8003a74:	200002ec 	.word	0x200002ec
 8003a78:	200002f0 	.word	0x200002f0
 8003a7c:	08006924 	.word	0x08006924

08003a80 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	3b04      	subs	r3, #4
 8003a90:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a98:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	3b04      	subs	r3, #4
 8003a9e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f023 0201 	bic.w	r2, r3, #1
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	3b04      	subs	r3, #4
 8003aae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003ab0:	4a0c      	ldr	r2, [pc, #48]	; (8003ae4 <pxPortInitialiseStack+0x64>)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	3b14      	subs	r3, #20
 8003aba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	3b04      	subs	r3, #4
 8003ac6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f06f 0202 	mvn.w	r2, #2
 8003ace:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	3b20      	subs	r3, #32
 8003ad4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	08003ae9 	.word	0x08003ae9

08003ae8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003aee:	2300      	movs	r3, #0
 8003af0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003af2:	4b12      	ldr	r3, [pc, #72]	; (8003b3c <prvTaskExitError+0x54>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003afa:	d00a      	beq.n	8003b12 <prvTaskExitError+0x2a>
        __asm volatile
 8003afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b00:	f383 8811 	msr	BASEPRI, r3
 8003b04:	f3bf 8f6f 	isb	sy
 8003b08:	f3bf 8f4f 	dsb	sy
 8003b0c:	60fb      	str	r3, [r7, #12]
    }
 8003b0e:	bf00      	nop
 8003b10:	e7fe      	b.n	8003b10 <prvTaskExitError+0x28>
        __asm volatile
 8003b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b16:	f383 8811 	msr	BASEPRI, r3
 8003b1a:	f3bf 8f6f 	isb	sy
 8003b1e:	f3bf 8f4f 	dsb	sy
 8003b22:	60bb      	str	r3, [r7, #8]
    }
 8003b24:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003b26:	bf00      	nop
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d0fc      	beq.n	8003b28 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003b2e:	bf00      	nop
 8003b30:	bf00      	nop
 8003b32:	3714      	adds	r7, #20
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr
 8003b3c:	20000018 	.word	0x20000018

08003b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003b40:	4b07      	ldr	r3, [pc, #28]	; (8003b60 <pxCurrentTCBConst2>)
 8003b42:	6819      	ldr	r1, [r3, #0]
 8003b44:	6808      	ldr	r0, [r1, #0]
 8003b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b4a:	f380 8809 	msr	PSP, r0
 8003b4e:	f3bf 8f6f 	isb	sy
 8003b52:	f04f 0000 	mov.w	r0, #0
 8003b56:	f380 8811 	msr	BASEPRI, r0
 8003b5a:	4770      	bx	lr
 8003b5c:	f3af 8000 	nop.w

08003b60 <pxCurrentTCBConst2>:
 8003b60:	200001c0 	.word	0x200001c0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003b64:	bf00      	nop
 8003b66:	bf00      	nop

08003b68 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003b68:	4808      	ldr	r0, [pc, #32]	; (8003b8c <prvPortStartFirstTask+0x24>)
 8003b6a:	6800      	ldr	r0, [r0, #0]
 8003b6c:	6800      	ldr	r0, [r0, #0]
 8003b6e:	f380 8808 	msr	MSP, r0
 8003b72:	f04f 0000 	mov.w	r0, #0
 8003b76:	f380 8814 	msr	CONTROL, r0
 8003b7a:	b662      	cpsie	i
 8003b7c:	b661      	cpsie	f
 8003b7e:	f3bf 8f4f 	dsb	sy
 8003b82:	f3bf 8f6f 	isb	sy
 8003b86:	df00      	svc	0
 8003b88:	bf00      	nop
 8003b8a:	0000      	.short	0x0000
 8003b8c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003b90:	bf00      	nop
 8003b92:	bf00      	nop

08003b94 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003b9a:	4b46      	ldr	r3, [pc, #280]	; (8003cb4 <xPortStartScheduler+0x120>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a46      	ldr	r2, [pc, #280]	; (8003cb8 <xPortStartScheduler+0x124>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d10a      	bne.n	8003bba <xPortStartScheduler+0x26>
        __asm volatile
 8003ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ba8:	f383 8811 	msr	BASEPRI, r3
 8003bac:	f3bf 8f6f 	isb	sy
 8003bb0:	f3bf 8f4f 	dsb	sy
 8003bb4:	613b      	str	r3, [r7, #16]
    }
 8003bb6:	bf00      	nop
 8003bb8:	e7fe      	b.n	8003bb8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003bba:	4b3e      	ldr	r3, [pc, #248]	; (8003cb4 <xPortStartScheduler+0x120>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a3f      	ldr	r2, [pc, #252]	; (8003cbc <xPortStartScheduler+0x128>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d10a      	bne.n	8003bda <xPortStartScheduler+0x46>
        __asm volatile
 8003bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bc8:	f383 8811 	msr	BASEPRI, r3
 8003bcc:	f3bf 8f6f 	isb	sy
 8003bd0:	f3bf 8f4f 	dsb	sy
 8003bd4:	60fb      	str	r3, [r7, #12]
    }
 8003bd6:	bf00      	nop
 8003bd8:	e7fe      	b.n	8003bd8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003bda:	4b39      	ldr	r3, [pc, #228]	; (8003cc0 <xPortStartScheduler+0x12c>)
 8003bdc:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	22ff      	movs	r2, #255	; 0xff
 8003bea:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003bf4:	78fb      	ldrb	r3, [r7, #3]
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	4b31      	ldr	r3, [pc, #196]	; (8003cc4 <xPortStartScheduler+0x130>)
 8003c00:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003c02:	4b31      	ldr	r3, [pc, #196]	; (8003cc8 <xPortStartScheduler+0x134>)
 8003c04:	2207      	movs	r2, #7
 8003c06:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003c08:	e009      	b.n	8003c1e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8003c0a:	4b2f      	ldr	r3, [pc, #188]	; (8003cc8 <xPortStartScheduler+0x134>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	4a2d      	ldr	r2, [pc, #180]	; (8003cc8 <xPortStartScheduler+0x134>)
 8003c12:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003c14:	78fb      	ldrb	r3, [r7, #3]
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003c1e:	78fb      	ldrb	r3, [r7, #3]
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c26:	2b80      	cmp	r3, #128	; 0x80
 8003c28:	d0ef      	beq.n	8003c0a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003c2a:	4b27      	ldr	r3, [pc, #156]	; (8003cc8 <xPortStartScheduler+0x134>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f1c3 0307 	rsb	r3, r3, #7
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d00a      	beq.n	8003c4c <xPortStartScheduler+0xb8>
        __asm volatile
 8003c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3a:	f383 8811 	msr	BASEPRI, r3
 8003c3e:	f3bf 8f6f 	isb	sy
 8003c42:	f3bf 8f4f 	dsb	sy
 8003c46:	60bb      	str	r3, [r7, #8]
    }
 8003c48:	bf00      	nop
 8003c4a:	e7fe      	b.n	8003c4a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003c4c:	4b1e      	ldr	r3, [pc, #120]	; (8003cc8 <xPortStartScheduler+0x134>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	021b      	lsls	r3, r3, #8
 8003c52:	4a1d      	ldr	r2, [pc, #116]	; (8003cc8 <xPortStartScheduler+0x134>)
 8003c54:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003c56:	4b1c      	ldr	r3, [pc, #112]	; (8003cc8 <xPortStartScheduler+0x134>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003c5e:	4a1a      	ldr	r2, [pc, #104]	; (8003cc8 <xPortStartScheduler+0x134>)
 8003c60:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003c6a:	4b18      	ldr	r3, [pc, #96]	; (8003ccc <xPortStartScheduler+0x138>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a17      	ldr	r2, [pc, #92]	; (8003ccc <xPortStartScheduler+0x138>)
 8003c70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c74:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003c76:	4b15      	ldr	r3, [pc, #84]	; (8003ccc <xPortStartScheduler+0x138>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a14      	ldr	r2, [pc, #80]	; (8003ccc <xPortStartScheduler+0x138>)
 8003c7c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003c80:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003c82:	f000 f8db 	bl	8003e3c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003c86:	4b12      	ldr	r3, [pc, #72]	; (8003cd0 <xPortStartScheduler+0x13c>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003c8c:	f000 f8fa 	bl	8003e84 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003c90:	4b10      	ldr	r3, [pc, #64]	; (8003cd4 <xPortStartScheduler+0x140>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a0f      	ldr	r2, [pc, #60]	; (8003cd4 <xPortStartScheduler+0x140>)
 8003c96:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003c9a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003c9c:	f7ff ff64 	bl	8003b68 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003ca0:	f7fe fdc2 	bl	8002828 <vTaskSwitchContext>
    prvTaskExitError();
 8003ca4:	f7ff ff20 	bl	8003ae8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3718      	adds	r7, #24
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	e000ed00 	.word	0xe000ed00
 8003cb8:	410fc271 	.word	0x410fc271
 8003cbc:	410fc270 	.word	0x410fc270
 8003cc0:	e000e400 	.word	0xe000e400
 8003cc4:	20000300 	.word	0x20000300
 8003cc8:	20000304 	.word	0x20000304
 8003ccc:	e000ed20 	.word	0xe000ed20
 8003cd0:	20000018 	.word	0x20000018
 8003cd4:	e000ef34 	.word	0xe000ef34

08003cd8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
        __asm volatile
 8003cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce2:	f383 8811 	msr	BASEPRI, r3
 8003ce6:	f3bf 8f6f 	isb	sy
 8003cea:	f3bf 8f4f 	dsb	sy
 8003cee:	607b      	str	r3, [r7, #4]
    }
 8003cf0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003cf2:	4b0f      	ldr	r3, [pc, #60]	; (8003d30 <vPortEnterCritical+0x58>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	4a0d      	ldr	r2, [pc, #52]	; (8003d30 <vPortEnterCritical+0x58>)
 8003cfa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003cfc:	4b0c      	ldr	r3, [pc, #48]	; (8003d30 <vPortEnterCritical+0x58>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d10f      	bne.n	8003d24 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003d04:	4b0b      	ldr	r3, [pc, #44]	; (8003d34 <vPortEnterCritical+0x5c>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00a      	beq.n	8003d24 <vPortEnterCritical+0x4c>
        __asm volatile
 8003d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d12:	f383 8811 	msr	BASEPRI, r3
 8003d16:	f3bf 8f6f 	isb	sy
 8003d1a:	f3bf 8f4f 	dsb	sy
 8003d1e:	603b      	str	r3, [r7, #0]
    }
 8003d20:	bf00      	nop
 8003d22:	e7fe      	b.n	8003d22 <vPortEnterCritical+0x4a>
    }
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	20000018 	.word	0x20000018
 8003d34:	e000ed04 	.word	0xe000ed04

08003d38 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003d3e:	4b12      	ldr	r3, [pc, #72]	; (8003d88 <vPortExitCritical+0x50>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10a      	bne.n	8003d5c <vPortExitCritical+0x24>
        __asm volatile
 8003d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d4a:	f383 8811 	msr	BASEPRI, r3
 8003d4e:	f3bf 8f6f 	isb	sy
 8003d52:	f3bf 8f4f 	dsb	sy
 8003d56:	607b      	str	r3, [r7, #4]
    }
 8003d58:	bf00      	nop
 8003d5a:	e7fe      	b.n	8003d5a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003d5c:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <vPortExitCritical+0x50>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	3b01      	subs	r3, #1
 8003d62:	4a09      	ldr	r2, [pc, #36]	; (8003d88 <vPortExitCritical+0x50>)
 8003d64:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003d66:	4b08      	ldr	r3, [pc, #32]	; (8003d88 <vPortExitCritical+0x50>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d105      	bne.n	8003d7a <vPortExitCritical+0x42>
 8003d6e:	2300      	movs	r3, #0
 8003d70:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	f383 8811 	msr	BASEPRI, r3
    }
 8003d78:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003d7a:	bf00      	nop
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	20000018 	.word	0x20000018
 8003d8c:	00000000 	.word	0x00000000

08003d90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003d90:	f3ef 8009 	mrs	r0, PSP
 8003d94:	f3bf 8f6f 	isb	sy
 8003d98:	4b15      	ldr	r3, [pc, #84]	; (8003df0 <pxCurrentTCBConst>)
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	f01e 0f10 	tst.w	lr, #16
 8003da0:	bf08      	it	eq
 8003da2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003da6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003daa:	6010      	str	r0, [r2, #0]
 8003dac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003db0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003db4:	f380 8811 	msr	BASEPRI, r0
 8003db8:	f3bf 8f4f 	dsb	sy
 8003dbc:	f3bf 8f6f 	isb	sy
 8003dc0:	f7fe fd32 	bl	8002828 <vTaskSwitchContext>
 8003dc4:	f04f 0000 	mov.w	r0, #0
 8003dc8:	f380 8811 	msr	BASEPRI, r0
 8003dcc:	bc09      	pop	{r0, r3}
 8003dce:	6819      	ldr	r1, [r3, #0]
 8003dd0:	6808      	ldr	r0, [r1, #0]
 8003dd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dd6:	f01e 0f10 	tst.w	lr, #16
 8003dda:	bf08      	it	eq
 8003ddc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003de0:	f380 8809 	msr	PSP, r0
 8003de4:	f3bf 8f6f 	isb	sy
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	f3af 8000 	nop.w

08003df0 <pxCurrentTCBConst>:
 8003df0:	200001c0 	.word	0x200001c0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003df4:	bf00      	nop
 8003df6:	bf00      	nop

08003df8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
        __asm volatile
 8003dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e02:	f383 8811 	msr	BASEPRI, r3
 8003e06:	f3bf 8f6f 	isb	sy
 8003e0a:	f3bf 8f4f 	dsb	sy
 8003e0e:	607b      	str	r3, [r7, #4]
    }
 8003e10:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003e12:	f7fe fc5f 	bl	80026d4 <xTaskIncrementTick>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003e1c:	4b06      	ldr	r3, [pc, #24]	; (8003e38 <SysTick_Handler+0x40>)
 8003e1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	2300      	movs	r3, #0
 8003e26:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	f383 8811 	msr	BASEPRI, r3
    }
 8003e2e:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 8003e30:	bf00      	nop
 8003e32:	3708      	adds	r7, #8
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	e000ed04 	.word	0xe000ed04

08003e3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003e40:	4b0b      	ldr	r3, [pc, #44]	; (8003e70 <vPortSetupTimerInterrupt+0x34>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003e46:	4b0b      	ldr	r3, [pc, #44]	; (8003e74 <vPortSetupTimerInterrupt+0x38>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003e4c:	4b0a      	ldr	r3, [pc, #40]	; (8003e78 <vPortSetupTimerInterrupt+0x3c>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a0a      	ldr	r2, [pc, #40]	; (8003e7c <vPortSetupTimerInterrupt+0x40>)
 8003e52:	fba2 2303 	umull	r2, r3, r2, r3
 8003e56:	099b      	lsrs	r3, r3, #6
 8003e58:	4a09      	ldr	r2, [pc, #36]	; (8003e80 <vPortSetupTimerInterrupt+0x44>)
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003e5e:	4b04      	ldr	r3, [pc, #16]	; (8003e70 <vPortSetupTimerInterrupt+0x34>)
 8003e60:	2207      	movs	r2, #7
 8003e62:	601a      	str	r2, [r3, #0]
}
 8003e64:	bf00      	nop
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	e000e010 	.word	0xe000e010
 8003e74:	e000e018 	.word	0xe000e018
 8003e78:	2000001c 	.word	0x2000001c
 8003e7c:	10624dd3 	.word	0x10624dd3
 8003e80:	e000e014 	.word	0xe000e014

08003e84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003e84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003e94 <vPortEnableVFP+0x10>
 8003e88:	6801      	ldr	r1, [r0, #0]
 8003e8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003e8e:	6001      	str	r1, [r0, #0]
 8003e90:	4770      	bx	lr
 8003e92:	0000      	.short	0x0000
 8003e94:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003e98:	bf00      	nop
 8003e9a:	bf00      	nop

08003e9c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003ea2:	f3ef 8305 	mrs	r3, IPSR
 8003ea6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2b0f      	cmp	r3, #15
 8003eac:	d914      	bls.n	8003ed8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003eae:	4a17      	ldr	r2, [pc, #92]	; (8003f0c <vPortValidateInterruptPriority+0x70>)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003eb8:	4b15      	ldr	r3, [pc, #84]	; (8003f10 <vPortValidateInterruptPriority+0x74>)
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	7afa      	ldrb	r2, [r7, #11]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d20a      	bcs.n	8003ed8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8003ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec6:	f383 8811 	msr	BASEPRI, r3
 8003eca:	f3bf 8f6f 	isb	sy
 8003ece:	f3bf 8f4f 	dsb	sy
 8003ed2:	607b      	str	r3, [r7, #4]
    }
 8003ed4:	bf00      	nop
 8003ed6:	e7fe      	b.n	8003ed6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003ed8:	4b0e      	ldr	r3, [pc, #56]	; (8003f14 <vPortValidateInterruptPriority+0x78>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ee0:	4b0d      	ldr	r3, [pc, #52]	; (8003f18 <vPortValidateInterruptPriority+0x7c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d90a      	bls.n	8003efe <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8003ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eec:	f383 8811 	msr	BASEPRI, r3
 8003ef0:	f3bf 8f6f 	isb	sy
 8003ef4:	f3bf 8f4f 	dsb	sy
 8003ef8:	603b      	str	r3, [r7, #0]
    }
 8003efa:	bf00      	nop
 8003efc:	e7fe      	b.n	8003efc <vPortValidateInterruptPriority+0x60>
    }
 8003efe:	bf00      	nop
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	e000e3f0 	.word	0xe000e3f0
 8003f10:	20000300 	.word	0x20000300
 8003f14:	e000ed0c 	.word	0xe000ed0c
 8003f18:	20000304 	.word	0x20000304

08003f1c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b08a      	sub	sp, #40	; 0x28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003f24:	2300      	movs	r3, #0
 8003f26:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8003f28:	f7fe fb1a 	bl	8002560 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003f2c:	4b65      	ldr	r3, [pc, #404]	; (80040c4 <pvPortMalloc+0x1a8>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003f34:	f000 f934 	bl	80041a0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003f38:	4b63      	ldr	r3, [pc, #396]	; (80040c8 <pvPortMalloc+0x1ac>)
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4013      	ands	r3, r2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f040 80a7 	bne.w	8004094 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d02d      	beq.n	8003fa8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8003f4c:	2208      	movs	r2, #8
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d227      	bcs.n	8003fa8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8003f58:	2208      	movs	r2, #8
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4413      	add	r3, r2
 8003f5e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d021      	beq.n	8003fae <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f023 0307 	bic.w	r3, r3, #7
 8003f70:	3308      	adds	r3, #8
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d214      	bcs.n	8003fa2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f023 0307 	bic.w	r3, r3, #7
 8003f7e:	3308      	adds	r3, #8
 8003f80:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f003 0307 	and.w	r3, r3, #7
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d010      	beq.n	8003fae <pvPortMalloc+0x92>
        __asm volatile
 8003f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f90:	f383 8811 	msr	BASEPRI, r3
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	f3bf 8f4f 	dsb	sy
 8003f9c:	617b      	str	r3, [r7, #20]
    }
 8003f9e:	bf00      	nop
 8003fa0:	e7fe      	b.n	8003fa0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003fa6:	e002      	b.n	8003fae <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	607b      	str	r3, [r7, #4]
 8003fac:	e000      	b.n	8003fb0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003fae:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d06e      	beq.n	8004094 <pvPortMalloc+0x178>
 8003fb6:	4b45      	ldr	r3, [pc, #276]	; (80040cc <pvPortMalloc+0x1b0>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d869      	bhi.n	8004094 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003fc0:	4b43      	ldr	r3, [pc, #268]	; (80040d0 <pvPortMalloc+0x1b4>)
 8003fc2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003fc4:	4b42      	ldr	r3, [pc, #264]	; (80040d0 <pvPortMalloc+0x1b4>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003fca:	e004      	b.n	8003fd6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 8003fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fce:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d903      	bls.n	8003fe8 <pvPortMalloc+0xcc>
 8003fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1f1      	bne.n	8003fcc <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003fe8:	4b36      	ldr	r3, [pc, #216]	; (80040c4 <pvPortMalloc+0x1a8>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d050      	beq.n	8004094 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003ff2:	6a3b      	ldr	r3, [r7, #32]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2208      	movs	r2, #8
 8003ff8:	4413      	add	r3, r2
 8003ffa:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	6a3b      	ldr	r3, [r7, #32]
 8004002:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	1ad2      	subs	r2, r2, r3
 800400c:	2308      	movs	r3, #8
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	429a      	cmp	r2, r3
 8004012:	d91f      	bls.n	8004054 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004014:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4413      	add	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	f003 0307 	and.w	r3, r3, #7
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <pvPortMalloc+0x120>
        __asm volatile
 8004026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800402a:	f383 8811 	msr	BASEPRI, r3
 800402e:	f3bf 8f6f 	isb	sy
 8004032:	f3bf 8f4f 	dsb	sy
 8004036:	613b      	str	r3, [r7, #16]
    }
 8004038:	bf00      	nop
 800403a:	e7fe      	b.n	800403a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800403c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403e:	685a      	ldr	r2, [r3, #4]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	1ad2      	subs	r2, r2, r3
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800404e:	69b8      	ldr	r0, [r7, #24]
 8004050:	f000 f908 	bl	8004264 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004054:	4b1d      	ldr	r3, [pc, #116]	; (80040cc <pvPortMalloc+0x1b0>)
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	4a1b      	ldr	r2, [pc, #108]	; (80040cc <pvPortMalloc+0x1b0>)
 8004060:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004062:	4b1a      	ldr	r3, [pc, #104]	; (80040cc <pvPortMalloc+0x1b0>)
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	4b1b      	ldr	r3, [pc, #108]	; (80040d4 <pvPortMalloc+0x1b8>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	429a      	cmp	r2, r3
 800406c:	d203      	bcs.n	8004076 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800406e:	4b17      	ldr	r3, [pc, #92]	; (80040cc <pvPortMalloc+0x1b0>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a18      	ldr	r2, [pc, #96]	; (80040d4 <pvPortMalloc+0x1b8>)
 8004074:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	4b13      	ldr	r3, [pc, #76]	; (80040c8 <pvPortMalloc+0x1ac>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	431a      	orrs	r2, r3
 8004080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004082:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004086:	2200      	movs	r2, #0
 8004088:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800408a:	4b13      	ldr	r3, [pc, #76]	; (80040d8 <pvPortMalloc+0x1bc>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3301      	adds	r3, #1
 8004090:	4a11      	ldr	r2, [pc, #68]	; (80040d8 <pvPortMalloc+0x1bc>)
 8004092:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004094:	f7fe fa72 	bl	800257c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	f003 0307 	and.w	r3, r3, #7
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00a      	beq.n	80040b8 <pvPortMalloc+0x19c>
        __asm volatile
 80040a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a6:	f383 8811 	msr	BASEPRI, r3
 80040aa:	f3bf 8f6f 	isb	sy
 80040ae:	f3bf 8f4f 	dsb	sy
 80040b2:	60fb      	str	r3, [r7, #12]
    }
 80040b4:	bf00      	nop
 80040b6:	e7fe      	b.n	80040b6 <pvPortMalloc+0x19a>
    return pvReturn;
 80040b8:	69fb      	ldr	r3, [r7, #28]
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3728      	adds	r7, #40	; 0x28
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	20012f10 	.word	0x20012f10
 80040c8:	20012f24 	.word	0x20012f24
 80040cc:	20012f14 	.word	0x20012f14
 80040d0:	20012f08 	.word	0x20012f08
 80040d4:	20012f18 	.word	0x20012f18
 80040d8:	20012f1c 	.word	0x20012f1c

080040dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b086      	sub	sp, #24
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d04d      	beq.n	800418a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80040ee:	2308      	movs	r3, #8
 80040f0:	425b      	negs	r3, r3
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	4413      	add	r3, r2
 80040f6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	685a      	ldr	r2, [r3, #4]
 8004100:	4b24      	ldr	r3, [pc, #144]	; (8004194 <vPortFree+0xb8>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4013      	ands	r3, r2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10a      	bne.n	8004120 <vPortFree+0x44>
        __asm volatile
 800410a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800410e:	f383 8811 	msr	BASEPRI, r3
 8004112:	f3bf 8f6f 	isb	sy
 8004116:	f3bf 8f4f 	dsb	sy
 800411a:	60fb      	str	r3, [r7, #12]
    }
 800411c:	bf00      	nop
 800411e:	e7fe      	b.n	800411e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d00a      	beq.n	800413e <vPortFree+0x62>
        __asm volatile
 8004128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800412c:	f383 8811 	msr	BASEPRI, r3
 8004130:	f3bf 8f6f 	isb	sy
 8004134:	f3bf 8f4f 	dsb	sy
 8004138:	60bb      	str	r3, [r7, #8]
    }
 800413a:	bf00      	nop
 800413c:	e7fe      	b.n	800413c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	685a      	ldr	r2, [r3, #4]
 8004142:	4b14      	ldr	r3, [pc, #80]	; (8004194 <vPortFree+0xb8>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4013      	ands	r3, r2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d01e      	beq.n	800418a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d11a      	bne.n	800418a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	4b0e      	ldr	r3, [pc, #56]	; (8004194 <vPortFree+0xb8>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	43db      	mvns	r3, r3
 800415e:	401a      	ands	r2, r3
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004164:	f7fe f9fc 	bl	8002560 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	685a      	ldr	r2, [r3, #4]
 800416c:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <vPortFree+0xbc>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4413      	add	r3, r2
 8004172:	4a09      	ldr	r2, [pc, #36]	; (8004198 <vPortFree+0xbc>)
 8004174:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004176:	6938      	ldr	r0, [r7, #16]
 8004178:	f000 f874 	bl	8004264 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800417c:	4b07      	ldr	r3, [pc, #28]	; (800419c <vPortFree+0xc0>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	3301      	adds	r3, #1
 8004182:	4a06      	ldr	r2, [pc, #24]	; (800419c <vPortFree+0xc0>)
 8004184:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004186:	f7fe f9f9 	bl	800257c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800418a:	bf00      	nop
 800418c:	3718      	adds	r7, #24
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	20012f24 	.word	0x20012f24
 8004198:	20012f14 	.word	0x20012f14
 800419c:	20012f20 	.word	0x20012f20

080041a0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80041a0:	b480      	push	{r7}
 80041a2:	b085      	sub	sp, #20
 80041a4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80041a6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80041aa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80041ac:	4b27      	ldr	r3, [pc, #156]	; (800424c <prvHeapInit+0xac>)
 80041ae:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f003 0307 	and.w	r3, r3, #7
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00c      	beq.n	80041d4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	3307      	adds	r3, #7
 80041be:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f023 0307 	bic.w	r3, r3, #7
 80041c6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80041c8:	68ba      	ldr	r2, [r7, #8]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	4a1f      	ldr	r2, [pc, #124]	; (800424c <prvHeapInit+0xac>)
 80041d0:	4413      	add	r3, r2
 80041d2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80041d8:	4a1d      	ldr	r2, [pc, #116]	; (8004250 <prvHeapInit+0xb0>)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80041de:	4b1c      	ldr	r3, [pc, #112]	; (8004250 <prvHeapInit+0xb0>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68ba      	ldr	r2, [r7, #8]
 80041e8:	4413      	add	r3, r2
 80041ea:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80041ec:	2208      	movs	r2, #8
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	1a9b      	subs	r3, r3, r2
 80041f2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f023 0307 	bic.w	r3, r3, #7
 80041fa:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	4a15      	ldr	r2, [pc, #84]	; (8004254 <prvHeapInit+0xb4>)
 8004200:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004202:	4b14      	ldr	r3, [pc, #80]	; (8004254 <prvHeapInit+0xb4>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2200      	movs	r2, #0
 8004208:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800420a:	4b12      	ldr	r3, [pc, #72]	; (8004254 <prvHeapInit+0xb4>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2200      	movs	r2, #0
 8004210:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	1ad2      	subs	r2, r2, r3
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004220:	4b0c      	ldr	r3, [pc, #48]	; (8004254 <prvHeapInit+0xb4>)
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	4a0a      	ldr	r2, [pc, #40]	; (8004258 <prvHeapInit+0xb8>)
 800422e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	4a09      	ldr	r2, [pc, #36]	; (800425c <prvHeapInit+0xbc>)
 8004236:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004238:	4b09      	ldr	r3, [pc, #36]	; (8004260 <prvHeapInit+0xc0>)
 800423a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800423e:	601a      	str	r2, [r3, #0]
}
 8004240:	bf00      	nop
 8004242:	3714      	adds	r7, #20
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr
 800424c:	20000308 	.word	0x20000308
 8004250:	20012f08 	.word	0x20012f08
 8004254:	20012f10 	.word	0x20012f10
 8004258:	20012f18 	.word	0x20012f18
 800425c:	20012f14 	.word	0x20012f14
 8004260:	20012f24 	.word	0x20012f24

08004264 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800426c:	4b28      	ldr	r3, [pc, #160]	; (8004310 <prvInsertBlockIntoFreeList+0xac>)
 800426e:	60fb      	str	r3, [r7, #12]
 8004270:	e002      	b.n	8004278 <prvInsertBlockIntoFreeList+0x14>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	60fb      	str	r3, [r7, #12]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	429a      	cmp	r2, r3
 8004280:	d8f7      	bhi.n	8004272 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	68ba      	ldr	r2, [r7, #8]
 800428c:	4413      	add	r3, r2
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	429a      	cmp	r2, r3
 8004292:	d108      	bne.n	80042a6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	685a      	ldr	r2, [r3, #4]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	441a      	add	r2, r3
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	441a      	add	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d118      	bne.n	80042ec <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	4b15      	ldr	r3, [pc, #84]	; (8004314 <prvInsertBlockIntoFreeList+0xb0>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d00d      	beq.n	80042e2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685a      	ldr	r2, [r3, #4]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	441a      	add	r2, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	e008      	b.n	80042f4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80042e2:	4b0c      	ldr	r3, [pc, #48]	; (8004314 <prvInsertBlockIntoFreeList+0xb0>)
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	601a      	str	r2, [r3, #0]
 80042ea:	e003      	b.n	80042f4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80042f4:	68fa      	ldr	r2, [r7, #12]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d002      	beq.n	8004302 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004302:	bf00      	nop
 8004304:	3714      	adds	r7, #20
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	20012f08 	.word	0x20012f08
 8004314:	20012f10 	.word	0x20012f10

08004318 <GPIO_Config>:
 * Lo primero y mas importante es activar la seal del reloj principal hacia ese
 * elemento especifico (relacionado con el periferico RCC), a esto llamaremos
 * simplemente "activar el periferico o activar la seal de reloj del periferico.
 */

void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]

	//Variable para hacer todoo paso a paso
	uint32_t auxConfig = 0;
 8004320:	2300      	movs	r3, #0
 8004322:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 8004324:	2300      	movs	r3, #0
 8004326:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periferico
	// Verificamos para GPIOA
	if (pGPIOHandler->pGPIOx == GPIOA){
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a88      	ldr	r2, [pc, #544]	; (8004550 <GPIO_Config+0x238>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d106      	bne.n	8004340 <GPIO_Config+0x28>
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOAEN_Pos);
 8004332:	4b88      	ldr	r3, [pc, #544]	; (8004554 <GPIO_Config+0x23c>)
 8004334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004336:	4a87      	ldr	r2, [pc, #540]	; (8004554 <GPIO_Config+0x23c>)
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	6313      	str	r3, [r2, #48]	; 0x30
 800433e:	e03a      	b.n	80043b6 <GPIO_Config+0x9e>

	}
	//Verificamps para GPIOB
	else if (pGPIOHandler->pGPIOx == GPIOB){
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a84      	ldr	r2, [pc, #528]	; (8004558 <GPIO_Config+0x240>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d106      	bne.n	8004358 <GPIO_Config+0x40>
			//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
			RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOBEN_Pos);
 800434a:	4b82      	ldr	r3, [pc, #520]	; (8004554 <GPIO_Config+0x23c>)
 800434c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434e:	4a81      	ldr	r2, [pc, #516]	; (8004554 <GPIO_Config+0x23c>)
 8004350:	f043 0302 	orr.w	r3, r3, #2
 8004354:	6313      	str	r3, [r2, #48]	; 0x30
 8004356:	e02e      	b.n	80043b6 <GPIO_Config+0x9e>

		}
	//Verificamos para GPIOC
	else if (pGPIOHandler->pGPIOx == GPIOC){
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a7f      	ldr	r2, [pc, #508]	; (800455c <GPIO_Config+0x244>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d106      	bne.n	8004370 <GPIO_Config+0x58>
				//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
				RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOCEN_Pos);
 8004362:	4b7c      	ldr	r3, [pc, #496]	; (8004554 <GPIO_Config+0x23c>)
 8004364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004366:	4a7b      	ldr	r2, [pc, #492]	; (8004554 <GPIO_Config+0x23c>)
 8004368:	f043 0304 	orr.w	r3, r3, #4
 800436c:	6313      	str	r3, [r2, #48]	; 0x30
 800436e:	e022      	b.n	80043b6 <GPIO_Config+0x9e>

			}
	//Verificamos para GPIOD
		else if (pGPIOHandler->pGPIOx == GPIOD){
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a7a      	ldr	r2, [pc, #488]	; (8004560 <GPIO_Config+0x248>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d106      	bne.n	8004388 <GPIO_Config+0x70>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIODEN_Pos);
 800437a:	4b76      	ldr	r3, [pc, #472]	; (8004554 <GPIO_Config+0x23c>)
 800437c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800437e:	4a75      	ldr	r2, [pc, #468]	; (8004554 <GPIO_Config+0x23c>)
 8004380:	f043 0308 	orr.w	r3, r3, #8
 8004384:	6313      	str	r3, [r2, #48]	; 0x30
 8004386:	e016      	b.n	80043b6 <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOE
		else if (pGPIOHandler->pGPIOx == GPIOE){
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a75      	ldr	r2, [pc, #468]	; (8004564 <GPIO_Config+0x24c>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d106      	bne.n	80043a0 <GPIO_Config+0x88>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOEEN_Pos);
 8004392:	4b70      	ldr	r3, [pc, #448]	; (8004554 <GPIO_Config+0x23c>)
 8004394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004396:	4a6f      	ldr	r2, [pc, #444]	; (8004554 <GPIO_Config+0x23c>)
 8004398:	f043 0310 	orr.w	r3, r3, #16
 800439c:	6313      	str	r3, [r2, #48]	; 0x30
 800439e:	e00a      	b.n	80043b6 <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOH
		else if (pGPIOHandler->pGPIOx == GPIOH){
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a70      	ldr	r2, [pc, #448]	; (8004568 <GPIO_Config+0x250>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d105      	bne.n	80043b6 <GPIO_Config+0x9e>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOHEN_Pos);
 80043aa:	4b6a      	ldr	r3, [pc, #424]	; (8004554 <GPIO_Config+0x23c>)
 80043ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ae:	4a69      	ldr	r2, [pc, #420]	; (8004554 <GPIO_Config+0x23c>)
 80043b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043b4:	6313      	str	r3, [r2, #48]	; 0x30
	 * 2) Configurando el registro GPIOx_MODER
	 * Aca estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda de ese valor (shift left)
	 * y todoo eso lo cargamos en la variable auxConfig.
	 */

	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	795b      	ldrb	r3, [r3, #5]
 80043ba:	461a      	mov	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	791b      	ldrb	r3, [r3, #4]
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	fa02 f303 	lsl.w	r3, r2, r3
 80043c6:	60fb      	str	r3, [r7, #12]

	/*
	 * Antes de cargar el nuevo valor, limpiamos los bits especificos de ese registro (debemos escribir 0b00)
	 * para lo cual aplicamos una mascara y una operacion bitwise AND
	 */
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	791b      	ldrb	r3, [r3, #4]
 80043d2:	005b      	lsls	r3, r3, #1
 80043d4:	2103      	movs	r1, #3
 80043d6:	fa01 f303 	lsl.w	r3, r1, r3
 80043da:	43db      	mvns	r3, r3
 80043dc:	4619      	mov	r1, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	400a      	ands	r2, r1
 80043e4:	601a      	str	r2, [r3, #0]

	/*
	 * Cargamos a auxConfig en el registro MODER
	 */
	pGPIOHandler-> pGPIOx -> MODER |= auxConfig;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6819      	ldr	r1, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	430a      	orrs	r2, r1
 80043f4:	601a      	str	r2, [r3, #0]

	/*
	 * 3) Configurando el registro GPIOx_OTYPER
	 * De nuevo, leemos y movemos el valor un numero "PinNumber" de veces
	 */
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	7a1b      	ldrb	r3, [r3, #8]
 80043fa:	461a      	mov	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	791b      	ldrb	r3, [r3, #4]
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	60fb      	str	r3, [r7, #12]
	//Limpiamos antes de cargar

	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	791b      	ldrb	r3, [r3, #4]
 8004410:	4619      	mov	r1, r3
 8004412:	2301      	movs	r3, #1
 8004414:	408b      	lsls	r3, r1
 8004416:	43db      	mvns	r3, r3
 8004418:	4619      	mov	r1, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	400a      	ands	r2, r1
 8004420:	605a      	str	r2, [r3, #4]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6859      	ldr	r1, [r3, #4]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	430a      	orrs	r2, r1
 8004430:	605a      	str	r2, [r3, #4]

	//4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	799b      	ldrb	r3, [r3, #6]
 8004436:	461a      	mov	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	791b      	ldrb	r3, [r3, #4]
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689a      	ldr	r2, [r3, #8]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	791b      	ldrb	r3, [r3, #4]
 800444e:	005b      	lsls	r3, r3, #1
 8004450:	2103      	movs	r1, #3
 8004452:	fa01 f303 	lsl.w	r3, r1, r3
 8004456:	43db      	mvns	r3, r3
 8004458:	4619      	mov	r1, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	400a      	ands	r2, r1
 8004460:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler ->pGPIOx->OSPEEDR |= auxConfig;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	6899      	ldr	r1, [r3, #8]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68fa      	ldr	r2, [r7, #12]
 800446e:	430a      	orrs	r2, r1
 8004470:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	79db      	ldrb	r3, [r3, #7]
 8004476:	461a      	mov	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	791b      	ldrb	r3, [r3, #4]
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	fa02 f303 	lsl.w	r3, r2, r3
 8004482:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler ->pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	791b      	ldrb	r3, [r3, #4]
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	2103      	movs	r1, #3
 8004492:	fa01 f303 	lsl.w	r3, r1, r3
 8004496:	43db      	mvns	r3, r3
 8004498:	4619      	mov	r1, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	400a      	ands	r2, r1
 80044a0:	60da      	str	r2, [r3, #12]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler-> pGPIOx->PUPDR |= auxConfig;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68d9      	ldr	r1, [r3, #12]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	430a      	orrs	r2, r1
 80044b0:	60da      	str	r2, [r3, #12]

	//Esta es la parte para la configuracion de las funciones alternativas... se vera luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode== GPIO_MODE_ALTFN){
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	795b      	ldrb	r3, [r3, #5]
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d143      	bne.n	8004542 <GPIO_Config+0x22a>
		// seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRM)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	791b      	ldrb	r3, [r3, #4]
 80044be:	2b07      	cmp	r3, #7
 80044c0:	d81f      	bhi.n	8004502 <GPIO_Config+0x1ea>
			//Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	791b      	ldrb	r3, [r3, #4]
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler -> pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	6a1a      	ldr	r2, [r3, #32]
 80044d0:	210f      	movs	r1, #15
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	fa01 f303 	lsl.w	r3, r1, r3
 80044d8:	43db      	mvns	r3, r3
 80044da:	4619      	mov	r1, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	400a      	ands	r2, r1
 80044e2:	621a      	str	r2, [r3, #32]

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler-> pGPIOx->AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	6a1a      	ldr	r2, [r3, #32]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	7a5b      	ldrb	r3, [r3, #9]
 80044ee:	4619      	mov	r1, r3
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	fa01 f303 	lsl.w	r3, r1, r3
 80044f6:	4619      	mov	r1, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	430a      	orrs	r2, r1
 80044fe:	621a      	str	r2, [r3, #32]
			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);

		}
	}
}//Fin del GPIO_Config
 8004500:	e01f      	b.n	8004542 <GPIO_Config+0x22a>
			auxPosition = 4 * (pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber -8);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	791b      	ldrb	r3, [r3, #4]
 8004506:	3b08      	subs	r3, #8
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	60bb      	str	r3, [r7, #8]
			pGPIOHandler -> pGPIOx->AFR[1] &= ~(0b1111<<auxPosition);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004512:	210f      	movs	r1, #15
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	fa01 f303 	lsl.w	r3, r1, r3
 800451a:	43db      	mvns	r3, r3
 800451c:	4619      	mov	r1, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	400a      	ands	r2, r1
 8004524:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	7a5b      	ldrb	r3, [r3, #9]
 8004530:	4619      	mov	r1, r3
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	fa01 f303 	lsl.w	r3, r1, r3
 8004538:	4619      	mov	r1, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	430a      	orrs	r2, r1
 8004540:	625a      	str	r2, [r3, #36]	; 0x24
}//Fin del GPIO_Config
 8004542:	bf00      	nop
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	40020000 	.word	0x40020000
 8004554:	40023800 	.word	0x40023800
 8004558:	40020400 	.word	0x40020400
 800455c:	40020800 	.word	0x40020800
 8004560:	40020c00 	.word	0x40020c00
 8004564:	40021000 	.word	0x40021000
 8004568:	40021c00 	.word	0x40021c00

0800456c <GPIO_WritePin>:
/**
 * Funcion utilizada para cambiar de estado el pin entregado en el handler, asignando
 * el valor entregado en la variable newState
 */

void GPIO_WritePin (GPIO_Handler_t *pPinHandler, uint8_t newState){
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	460b      	mov	r3, r1
 8004576:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET){
 8004578:	78fb      	ldrb	r3, [r7, #3]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d10d      	bne.n	800459a <GPIO_WritePin+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	699a      	ldr	r2, [r3, #24]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	791b      	ldrb	r3, [r3, #4]
 8004588:	4619      	mov	r1, r3
 800458a:	2301      	movs	r3, #1
 800458c:	408b      	lsls	r3, r1
 800458e:	4619      	mov	r1, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	430a      	orrs	r2, r1
 8004596:	619a      	str	r2, [r3, #24]
	}
	else{
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}
}
 8004598:	e00d      	b.n	80045b6 <GPIO_WritePin+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	699a      	ldr	r2, [r3, #24]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	791b      	ldrb	r3, [r3, #4]
 80045a4:	3310      	adds	r3, #16
 80045a6:	2101      	movs	r1, #1
 80045a8:	fa01 f303 	lsl.w	r3, r1, r3
 80045ac:	4619      	mov	r1, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	430a      	orrs	r2, r1
 80045b4:	619a      	str	r2, [r3, #24]
}
 80045b6:	bf00      	nop
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr

080045c2 <GPIO_ReadPin>:

/**
 * Funcion para leer el estado de un pin especifico
 */

uint32_t GPIO_ReadPin (GPIO_Handler_t *pPinHandler){
 80045c2:	b480      	push	{r7}
 80045c4:	b085      	sub	sp, #20
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
	//Creamos una variable auxiliar la cual luego retornaremos
	uint32_t pinValue = 0;
 80045ca:	2300      	movs	r3, #0
 80045cc:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del registro IDR, Desplazado a derecha tantas veces como la ubicacion
	// del pin especifico
	uint16_t mask = (SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	791b      	ldrb	r3, [r3, #4]
 80045d2:	461a      	mov	r2, r3
 80045d4:	2301      	movs	r3, #1
 80045d6:	4093      	lsls	r3, r2
 80045d8:	817b      	strh	r3, [r7, #10]
	pinValue = (pPinHandler -> pGPIOx -> IDR);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	60fb      	str	r3, [r7, #12]
	pinValue &= mask;
 80045e2:	897b      	ldrh	r3, [r7, #10]
 80045e4:	68fa      	ldr	r2, [r7, #12]
 80045e6:	4013      	ands	r3, r2
 80045e8:	60fb      	str	r3, [r7, #12]
	pinValue >>= (pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	791b      	ldrb	r3, [r3, #4]
 80045ee:	461a      	mov	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	40d3      	lsrs	r3, r2
 80045f4:	60fb      	str	r3, [r7, #12]

	return pinValue;
 80045f6:	68fb      	ldr	r3, [r7, #12]
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3714      	adds	r7, #20
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <GPIOxTooglePin>:

void GPIOxTooglePin (GPIO_Handler_t *pPinState){
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
		uint8_t state  = GPIO_ReadPin (pPinState);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f7ff ffd8 	bl	80045c2 <GPIO_ReadPin>
 8004612:	4603      	mov	r3, r0
 8004614:	73fb      	strb	r3, [r7, #15]
		GPIO_WritePin(pPinState, !state);
 8004616:	7bfb      	ldrb	r3, [r7, #15]
 8004618:	2b00      	cmp	r3, #0
 800461a:	bf0c      	ite	eq
 800461c:	2301      	moveq	r3, #1
 800461e:	2300      	movne	r3, #0
 8004620:	b2db      	uxtb	r3, r3
 8004622:	4619      	mov	r1, r3
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f7ff ffa1 	bl	800456c <GPIO_WritePin>
}
 800462a:	bf00      	nop
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
	...

08004634 <RCC_enableMaxFrequencies>:
#include "RCCHunMHz.h"
#include "GPIOxDriver.h"



void RCC_enableMaxFrequencies(uint8_t frequency){
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	4603      	mov	r3, r0
 800463c:	71fb      	strb	r3, [r7, #7]

	//Nos aseguramos que el PLL esta apagado
	RCC->CR &= ~(RCC_CR_PLLON);
 800463e:	4b92      	ldr	r3, [pc, #584]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a91      	ldr	r2, [pc, #580]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004644:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004648:	6013      	str	r3, [r2, #0]
	//Activamos el PWR parapoder activar el uso de 100MHz de velocidad
	RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800464a:	4b8f      	ldr	r3, [pc, #572]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800464c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004650:	641a      	str	r2, [r3, #64]	; 0x40
	//Le damos la opcion al PWR de permitir al MCU para correr una frecuencia de maximo 100MHz
	PWR->CR |= (0b11 << 14);
 8004652:	4b8e      	ldr	r3, [pc, #568]	; (800488c <RCC_enableMaxFrequencies+0x258>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a8d      	ldr	r2, [pc, #564]	; (800488c <RCC_enableMaxFrequencies+0x258>)
 8004658:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800465c:	6013      	str	r3, [r2, #0]


	//Antes de configurar el PLL referenciamos cual sera la fuente para el PLL, en nuestro caso sera el HSI sobre el mismo
	//registro
	RCC->PLLCFGR &= ~(0b1 << 22);
 800465e:	4b8a      	ldr	r3, [pc, #552]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	4a89      	ldr	r2, [pc, #548]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004664:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004668:	6053      	str	r3, [r2, #4]

	// Aqui si dependiendo de la velocidad que queramos usaremos unos multiplicadores y divisores especificos.
	// La formula es freqSys = freq input * (pllN/(pllM*pllP))

	switch (frequency) {
 800466a:	79fb      	ldrb	r3, [r7, #7]
 800466c:	2b08      	cmp	r3, #8
 800466e:	f200 82fc 	bhi.w	8004c6a <RCC_enableMaxFrequencies+0x636>
 8004672:	a201      	add	r2, pc, #4	; (adr r2, 8004678 <RCC_enableMaxFrequencies+0x44>)
 8004674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004678:	0800469d 	.word	0x0800469d
 800467c:	0800473f 	.word	0x0800473f
 8004680:	080047e1 	.word	0x080047e1
 8004684:	08004895 	.word	0x08004895
 8004688:	08004937 	.word	0x08004937
 800468c:	080049d9 	.word	0x080049d9
 8004690:	08004a85 	.word	0x08004a85
 8004694:	08004b27 	.word	0x08004b27
 8004698:	08004bc9 	.word	0x08004bc9
		case RCC_20MHz:{
			//freqsys = 16MHz * (120/(16*6)) =  20MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 800469c:	4b7a      	ldr	r3, [pc, #488]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	4a79      	ldr	r2, [pc, #484]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046a6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80046a8:	4b77      	ldr	r3, [pc, #476]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	4a76      	ldr	r2, [pc, #472]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046ae:	f043 0310 	orr.w	r3, r3, #16
 80046b2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80046b4:	4b74      	ldr	r3, [pc, #464]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	4a73      	ldr	r2, [pc, #460]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046ba:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80046be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046c2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 80046c4:	4b70      	ldr	r3, [pc, #448]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	4a6f      	ldr	r2, [pc, #444]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046ca:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 80046ce:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80046d0:	4b6d      	ldr	r3, [pc, #436]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	4a6c      	ldr	r2, [pc, #432]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046d6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80046da:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 80046dc:	4b6a      	ldr	r3, [pc, #424]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	4a69      	ldr	r2, [pc, #420]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046e6:	6053      	str	r3, [r2, #4]


			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80046e8:	4b67      	ldr	r3, [pc, #412]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	4a66      	ldr	r2, [pc, #408]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046f2:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80046f4:	4b64      	ldr	r3, [pc, #400]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	4a63      	ldr	r2, [pc, #396]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80046fa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80046fe:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8004700:	4b61      	ldr	r3, [pc, #388]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	4a60      	ldr	r2, [pc, #384]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004706:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800470a:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 800470c:	4b5e      	ldr	r3, [pc, #376]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a5d      	ldr	r2, [pc, #372]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004712:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004716:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004718:	e000      	b.n	800471c <RCC_enableMaxFrequencies+0xe8>
				__NOP();
 800471a:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800471c:	4b5a      	ldr	r3, [pc, #360]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0f8      	beq.n	800471a <RCC_enableMaxFrequencies+0xe6>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004728:	4b59      	ldr	r3, [pc, #356]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a58      	ldr	r2, [pc, #352]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 800472e:	f023 030f 	bic.w	r3, r3, #15
 8004732:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 8004734:	4b56      	ldr	r3, [pc, #344]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 8004736:	4a56      	ldr	r2, [pc, #344]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	6013      	str	r3, [r2, #0]

			break;
 800473c:	e296      	b.n	8004c6c <RCC_enableMaxFrequencies+0x638>
		}case RCC_30MHz:{
			//freqsys = 16MHz * (120/(16*4)) =  30MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 800473e:	4b52      	ldr	r3, [pc, #328]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	4a51      	ldr	r2, [pc, #324]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004744:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004748:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 800474a:	4b4f      	ldr	r3, [pc, #316]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	4a4e      	ldr	r2, [pc, #312]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004750:	f043 0310 	orr.w	r3, r3, #16
 8004754:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004756:	4b4c      	ldr	r3, [pc, #304]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	4a4b      	ldr	r2, [pc, #300]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800475c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004760:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004764:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 8004766:	4b48      	ldr	r3, [pc, #288]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	4a47      	ldr	r2, [pc, #284]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800476c:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8004770:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004772:	4b45      	ldr	r3, [pc, #276]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	4a44      	ldr	r2, [pc, #272]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004778:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800477c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b01 << RCC_PLLCFGR_PLLP_Pos); // Division por 4 en el pllP
 800477e:	4b42      	ldr	r3, [pc, #264]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	4a41      	ldr	r2, [pc, #260]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004788:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800478a:	4b3f      	ldr	r3, [pc, #252]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	4a3e      	ldr	r2, [pc, #248]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004790:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004794:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004796:	4b3c      	ldr	r3, [pc, #240]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	4a3b      	ldr	r2, [pc, #236]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800479c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80047a0:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 80047a2:	4b39      	ldr	r3, [pc, #228]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	4a38      	ldr	r2, [pc, #224]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047ac:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80047ae:	4b36      	ldr	r3, [pc, #216]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a35      	ldr	r2, [pc, #212]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047b8:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80047ba:	e000      	b.n	80047be <RCC_enableMaxFrequencies+0x18a>
				__NOP();
 80047bc:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80047be:	4b32      	ldr	r3, [pc, #200]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0f8      	beq.n	80047bc <RCC_enableMaxFrequencies+0x188>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80047ca:	4b31      	ldr	r3, [pc, #196]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a30      	ldr	r2, [pc, #192]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 80047d0:	f023 030f 	bic.w	r3, r3, #15
 80047d4:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 80047d6:	4b2e      	ldr	r3, [pc, #184]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 80047d8:	4a2d      	ldr	r2, [pc, #180]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6013      	str	r3, [r2, #0]

			break;
 80047de:	e245      	b.n	8004c6c <RCC_enableMaxFrequencies+0x638>
		}case RCC_40MHz:{
			//freqsys = 16MHz * (240/(16*6)) =  40MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80047e0:	4b29      	ldr	r3, [pc, #164]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	4a28      	ldr	r2, [pc, #160]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80047ea:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80047ec:	4b26      	ldr	r3, [pc, #152]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4a25      	ldr	r2, [pc, #148]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047f2:	f043 0310 	orr.w	r3, r3, #16
 80047f6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80047f8:	4b23      	ldr	r3, [pc, #140]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	4a22      	ldr	r2, [pc, #136]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 80047fe:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004802:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004806:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (240 << RCC_PLLCFGR_PLLN_Pos);
 8004808:	4b1f      	ldr	r3, [pc, #124]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	4a1e      	ldr	r2, [pc, #120]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800480e:	f443 5370 	orr.w	r3, r3, #15360	; 0x3c00
 8004812:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004814:	4b1c      	ldr	r3, [pc, #112]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	4a1b      	ldr	r2, [pc, #108]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800481a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800481e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 8004820:	4b19      	ldr	r3, [pc, #100]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	4a18      	ldr	r2, [pc, #96]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004826:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800482a:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800482c:	4b16      	ldr	r3, [pc, #88]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	4a15      	ldr	r2, [pc, #84]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004832:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004836:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004838:	4b13      	ldr	r3, [pc, #76]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	4a12      	ldr	r2, [pc, #72]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800483e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004842:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8004844:	4b10      	ldr	r3, [pc, #64]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	4a0f      	ldr	r2, [pc, #60]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 800484a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800484e:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004850:	4b0d      	ldr	r3, [pc, #52]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a0c      	ldr	r2, [pc, #48]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004856:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800485a:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800485c:	e000      	b.n	8004860 <RCC_enableMaxFrequencies+0x22c>
				__NOP();
 800485e:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004860:	4b09      	ldr	r3, [pc, #36]	; (8004888 <RCC_enableMaxFrequencies+0x254>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d0f8      	beq.n	800485e <RCC_enableMaxFrequencies+0x22a>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800486c:	4b08      	ldr	r3, [pc, #32]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a07      	ldr	r2, [pc, #28]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 8004872:	f023 030f 	bic.w	r3, r3, #15
 8004876:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 8004878:	4b05      	ldr	r3, [pc, #20]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a04      	ldr	r2, [pc, #16]	; (8004890 <RCC_enableMaxFrequencies+0x25c>)
 800487e:	f043 0301 	orr.w	r3, r3, #1
 8004882:	6013      	str	r3, [r2, #0]


			break;
 8004884:	e1f2      	b.n	8004c6c <RCC_enableMaxFrequencies+0x638>
 8004886:	bf00      	nop
 8004888:	40023800 	.word	0x40023800
 800488c:	40007000 	.word	0x40007000
 8004890:	40023c00 	.word	0x40023c00
		}case RCC_50MHz:{
			//freqsys = 16MHz * (100/(16*2)) =  50MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004894:	4b79      	ldr	r3, [pc, #484]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	4a78      	ldr	r2, [pc, #480]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 800489a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800489e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80048a0:	4b76      	ldr	r3, [pc, #472]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	4a75      	ldr	r2, [pc, #468]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048a6:	f043 0310 	orr.w	r3, r3, #16
 80048aa:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80048ac:	4b73      	ldr	r3, [pc, #460]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	4a72      	ldr	r2, [pc, #456]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048b2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80048b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048ba:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 80048bc:	4b6f      	ldr	r3, [pc, #444]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	4a6e      	ldr	r2, [pc, #440]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048c2:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 80048c6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80048c8:	4b6c      	ldr	r3, [pc, #432]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	4a6b      	ldr	r2, [pc, #428]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048ce:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80048d2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 80048d4:	4b69      	ldr	r3, [pc, #420]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048d6:	4a69      	ldr	r2, [pc, #420]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80048dc:	4b67      	ldr	r3, [pc, #412]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	4a66      	ldr	r2, [pc, #408]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048e6:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80048e8:	4b64      	ldr	r3, [pc, #400]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	4a63      	ldr	r2, [pc, #396]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80048f2:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 80048f4:	4b61      	ldr	r3, [pc, #388]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	4a60      	ldr	r2, [pc, #384]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80048fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048fe:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004900:	4b5e      	ldr	r3, [pc, #376]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a5d      	ldr	r2, [pc, #372]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004906:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800490a:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800490c:	e000      	b.n	8004910 <RCC_enableMaxFrequencies+0x2dc>
				__NOP();
 800490e:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004910:	4b5a      	ldr	r3, [pc, #360]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0f8      	beq.n	800490e <RCC_enableMaxFrequencies+0x2da>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800491c:	4b58      	ldr	r3, [pc, #352]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a57      	ldr	r2, [pc, #348]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 8004922:	f023 030f 	bic.w	r3, r3, #15
 8004926:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 8004928:	4b55      	ldr	r3, [pc, #340]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a54      	ldr	r2, [pc, #336]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 800492e:	f043 0301 	orr.w	r3, r3, #1
 8004932:	6013      	str	r3, [r2, #0]

			break;
 8004934:	e19a      	b.n	8004c6c <RCC_enableMaxFrequencies+0x638>
		}case RCC_60MHz:{
			//freqsys = 16MHz * (120/(16*2)) =  60MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004936:	4b51      	ldr	r3, [pc, #324]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	4a50      	ldr	r2, [pc, #320]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 800493c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004940:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8004942:	4b4e      	ldr	r3, [pc, #312]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	4a4d      	ldr	r2, [pc, #308]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004948:	f043 0310 	orr.w	r3, r3, #16
 800494c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 800494e:	4b4b      	ldr	r3, [pc, #300]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	4a4a      	ldr	r2, [pc, #296]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004954:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004958:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800495c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 800495e:	4b47      	ldr	r3, [pc, #284]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	4a46      	ldr	r2, [pc, #280]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004964:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8004968:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 800496a:	4b44      	ldr	r3, [pc, #272]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	4a43      	ldr	r2, [pc, #268]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004970:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004974:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004976:	4b41      	ldr	r3, [pc, #260]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004978:	4a40      	ldr	r2, [pc, #256]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800497e:	4b3f      	ldr	r3, [pc, #252]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	4a3e      	ldr	r2, [pc, #248]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004984:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004988:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 800498a:	4b3c      	ldr	r3, [pc, #240]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	4a3b      	ldr	r2, [pc, #236]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004990:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004994:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004996:	4b39      	ldr	r3, [pc, #228]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	4a38      	ldr	r2, [pc, #224]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 800499c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80049a0:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80049a2:	4b36      	ldr	r3, [pc, #216]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a35      	ldr	r2, [pc, #212]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80049a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049ac:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80049ae:	e000      	b.n	80049b2 <RCC_enableMaxFrequencies+0x37e>
				__NOP();
 80049b0:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80049b2:	4b32      	ldr	r3, [pc, #200]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d0f8      	beq.n	80049b0 <RCC_enableMaxFrequencies+0x37c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80049be:	4b30      	ldr	r3, [pc, #192]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a2f      	ldr	r2, [pc, #188]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 80049c4:	f023 030f 	bic.w	r3, r3, #15
 80049c8:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 80049ca:	4b2d      	ldr	r3, [pc, #180]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a2c      	ldr	r2, [pc, #176]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 80049d0:	f043 0301 	orr.w	r3, r3, #1
 80049d4:	6013      	str	r3, [r2, #0]

			break;
 80049d6:	e149      	b.n	8004c6c <RCC_enableMaxFrequencies+0x638>
		}case RCC_70MHz:{
			//freqsys = 16MHz * (140/(16*2)) =  70MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80049d8:	4b28      	ldr	r3, [pc, #160]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	4a27      	ldr	r2, [pc, #156]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80049de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80049e2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80049e4:	4b25      	ldr	r3, [pc, #148]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	4a24      	ldr	r2, [pc, #144]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80049ea:	f043 0310 	orr.w	r3, r3, #16
 80049ee:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80049f0:	4b22      	ldr	r3, [pc, #136]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	4a21      	ldr	r2, [pc, #132]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 80049f6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80049fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049fe:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (140 << RCC_PLLCFGR_PLLN_Pos);
 8004a00:	4b1e      	ldr	r3, [pc, #120]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	4a1d      	ldr	r2, [pc, #116]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a06:	f443 530c 	orr.w	r3, r3, #8960	; 0x2300
 8004a0a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004a0c:	4b1b      	ldr	r3, [pc, #108]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	4a1a      	ldr	r2, [pc, #104]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a12:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004a16:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004a18:	4b18      	ldr	r3, [pc, #96]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a1a:	4a18      	ldr	r2, [pc, #96]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004a20:	4b16      	ldr	r3, [pc, #88]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	4a15      	ldr	r2, [pc, #84]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a2a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004a2c:	4b13      	ldr	r3, [pc, #76]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	4a12      	ldr	r2, [pc, #72]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a32:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004a36:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004a38:	4b10      	ldr	r3, [pc, #64]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	4a0f      	ldr	r2, [pc, #60]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004a42:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004a44:	4b0d      	ldr	r3, [pc, #52]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a0c      	ldr	r2, [pc, #48]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a4e:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004a50:	e000      	b.n	8004a54 <RCC_enableMaxFrequencies+0x420>
				__NOP();
 8004a52:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004a54:	4b09      	ldr	r3, [pc, #36]	; (8004a7c <RCC_enableMaxFrequencies+0x448>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d0f8      	beq.n	8004a52 <RCC_enableMaxFrequencies+0x41e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004a60:	4b07      	ldr	r3, [pc, #28]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a06      	ldr	r2, [pc, #24]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 8004a66:	f023 030f 	bic.w	r3, r3, #15
 8004a6a:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 8004a6c:	4b04      	ldr	r3, [pc, #16]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a03      	ldr	r2, [pc, #12]	; (8004a80 <RCC_enableMaxFrequencies+0x44c>)
 8004a72:	f043 0302 	orr.w	r3, r3, #2
 8004a76:	6013      	str	r3, [r2, #0]

			break;
 8004a78:	e0f8      	b.n	8004c6c <RCC_enableMaxFrequencies+0x638>
 8004a7a:	bf00      	nop
 8004a7c:	40023800 	.word	0x40023800
 8004a80:	40023c00 	.word	0x40023c00
		}case RCC_80MHz:{
			//freqsys = 16MHz * (160/(16*2)) =  80MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004a84:	4b83      	ldr	r3, [pc, #524]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	4a82      	ldr	r2, [pc, #520]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004a8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004a8e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8004a90:	4b80      	ldr	r3, [pc, #512]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	4a7f      	ldr	r2, [pc, #508]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004a96:	f043 0310 	orr.w	r3, r3, #16
 8004a9a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004a9c:	4b7d      	ldr	r3, [pc, #500]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	4a7c      	ldr	r2, [pc, #496]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004aa2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004aa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004aaa:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (160 << RCC_PLLCFGR_PLLN_Pos);
 8004aac:	4b79      	ldr	r3, [pc, #484]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	4a78      	ldr	r2, [pc, #480]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004ab2:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8004ab6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004ab8:	4b76      	ldr	r3, [pc, #472]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	4a75      	ldr	r2, [pc, #468]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004abe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004ac2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004ac4:	4b73      	ldr	r3, [pc, #460]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004ac6:	4a73      	ldr	r2, [pc, #460]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004acc:	4b71      	ldr	r3, [pc, #452]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	4a70      	ldr	r2, [pc, #448]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004ad2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ad6:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004ad8:	4b6e      	ldr	r3, [pc, #440]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	4a6d      	ldr	r2, [pc, #436]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004ade:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004ae2:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004ae4:	4b6b      	ldr	r3, [pc, #428]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	4a6a      	ldr	r2, [pc, #424]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004aea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004aee:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004af0:	4b68      	ldr	r3, [pc, #416]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a67      	ldr	r2, [pc, #412]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004af6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004afa:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004afc:	e000      	b.n	8004b00 <RCC_enableMaxFrequencies+0x4cc>
				__NOP();
 8004afe:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004b00:	4b64      	ldr	r3, [pc, #400]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0f8      	beq.n	8004afe <RCC_enableMaxFrequencies+0x4ca>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004b0c:	4b62      	ldr	r3, [pc, #392]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a61      	ldr	r2, [pc, #388]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004b12:	f023 030f 	bic.w	r3, r3, #15
 8004b16:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 8004b18:	4b5f      	ldr	r3, [pc, #380]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a5e      	ldr	r2, [pc, #376]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004b1e:	f043 0302 	orr.w	r3, r3, #2
 8004b22:	6013      	str	r3, [r2, #0]

			break;
 8004b24:	e0a2      	b.n	8004c6c <RCC_enableMaxFrequencies+0x638>
		}case RCC_90MHz:{
			//freqsys = 16MHz * (180/(16*2)) =  90MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004b26:	4b5b      	ldr	r3, [pc, #364]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	4a5a      	ldr	r2, [pc, #360]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b2c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004b30:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8004b32:	4b58      	ldr	r3, [pc, #352]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	4a57      	ldr	r2, [pc, #348]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b38:	f043 0310 	orr.w	r3, r3, #16
 8004b3c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004b3e:	4b55      	ldr	r3, [pc, #340]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	4a54      	ldr	r2, [pc, #336]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b44:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004b48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b4c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (180 << RCC_PLLCFGR_PLLN_Pos);
 8004b4e:	4b51      	ldr	r3, [pc, #324]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	4a50      	ldr	r2, [pc, #320]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b54:	f443 5334 	orr.w	r3, r3, #11520	; 0x2d00
 8004b58:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004b5a:	4b4e      	ldr	r3, [pc, #312]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	4a4d      	ldr	r2, [pc, #308]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b60:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004b64:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004b66:	4b4b      	ldr	r3, [pc, #300]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b68:	4a4a      	ldr	r2, [pc, #296]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004b6e:	4b49      	ldr	r3, [pc, #292]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	4a48      	ldr	r2, [pc, #288]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b78:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004b7a:	4b46      	ldr	r3, [pc, #280]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	4a45      	ldr	r2, [pc, #276]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b80:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004b84:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004b86:	4b43      	ldr	r3, [pc, #268]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	4a42      	ldr	r2, [pc, #264]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b90:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004b92:	4b40      	ldr	r3, [pc, #256]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a3f      	ldr	r2, [pc, #252]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004b98:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b9c:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004b9e:	e000      	b.n	8004ba2 <RCC_enableMaxFrequencies+0x56e>
				__NOP();
 8004ba0:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004ba2:	4b3c      	ldr	r3, [pc, #240]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0f8      	beq.n	8004ba0 <RCC_enableMaxFrequencies+0x56c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004bae:	4b3a      	ldr	r3, [pc, #232]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a39      	ldr	r2, [pc, #228]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004bb4:	f023 030f 	bic.w	r3, r3, #15
 8004bb8:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 8004bba:	4b37      	ldr	r3, [pc, #220]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a36      	ldr	r2, [pc, #216]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004bc0:	f043 0302 	orr.w	r3, r3, #2
 8004bc4:	6013      	str	r3, [r2, #0]

			break;
 8004bc6:	e051      	b.n	8004c6c <RCC_enableMaxFrequencies+0x638>
		}case RCC_100MHz:{
			//freqsys = 16MHz * (100/(8*2)) =  100MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8004bc8:	4b32      	ldr	r3, [pc, #200]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	4a31      	ldr	r2, [pc, #196]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004bce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004bd2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (8 << RCC_PLLCFGR_PLLM_Pos);
 8004bd4:	4b2f      	ldr	r3, [pc, #188]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	4a2e      	ldr	r2, [pc, #184]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004bda:	f043 0308 	orr.w	r3, r3, #8
 8004bde:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8004be0:	4b2c      	ldr	r3, [pc, #176]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	4a2b      	ldr	r2, [pc, #172]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004be6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004bea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bee:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 8004bf0:	4b28      	ldr	r3, [pc, #160]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	4a27      	ldr	r2, [pc, #156]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004bf6:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8004bfa:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8004bfc:	4b25      	ldr	r3, [pc, #148]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	4a24      	ldr	r2, [pc, #144]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c02:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004c06:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8004c08:	4b22      	ldr	r3, [pc, #136]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c0a:	4a22      	ldr	r2, [pc, #136]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8004c10:	4b20      	ldr	r3, [pc, #128]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	4a1f      	ldr	r2, [pc, #124]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c1a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8004c1c:	4b1d      	ldr	r3, [pc, #116]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	4a1c      	ldr	r2, [pc, #112]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c22:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004c26:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8004c28:	4b1a      	ldr	r3, [pc, #104]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	4a19      	ldr	r2, [pc, #100]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c32:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8004c34:	4b17      	ldr	r3, [pc, #92]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a16      	ldr	r2, [pc, #88]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c3e:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004c40:	e000      	b.n	8004c44 <RCC_enableMaxFrequencies+0x610>
				__NOP();
 8004c42:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8004c44:	4b13      	ldr	r3, [pc, #76]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d0f8      	beq.n	8004c42 <RCC_enableMaxFrequencies+0x60e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8004c50:	4b11      	ldr	r3, [pc, #68]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a10      	ldr	r2, [pc, #64]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004c56:	f023 030f 	bic.w	r3, r3, #15
 8004c5a:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b011 << FLASH_ACR_LATENCY_Pos);
 8004c5c:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a0d      	ldr	r2, [pc, #52]	; (8004c98 <RCC_enableMaxFrequencies+0x664>)
 8004c62:	f043 0303 	orr.w	r3, r3, #3
 8004c66:	6013      	str	r3, [r2, #0]

			break;
 8004c68:	e000      	b.n	8004c6c <RCC_enableMaxFrequencies+0x638>
		}
		default:{
			break;
 8004c6a:	bf00      	nop
		}
	}


	// Se configura como system clock al PLL
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8004c6c:	4b09      	ldr	r3, [pc, #36]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	4a08      	ldr	r2, [pc, #32]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c72:	f043 0302 	orr.w	r3, r3, #2
 8004c76:	6093      	str	r3, [r2, #8]

	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 8004c78:	e000      	b.n	8004c7c <RCC_enableMaxFrequencies+0x648>
		__NOP();
 8004c7a:	bf00      	nop
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 8004c7c:	4b05      	ldr	r3, [pc, #20]	; (8004c94 <RCC_enableMaxFrequencies+0x660>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f003 0308 	and.w	r3, r3, #8
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d0f8      	beq.n	8004c7a <RCC_enableMaxFrequencies+0x646>
	}

	SystemCoreClockUpdate();
 8004c88:	f000 fd3e 	bl	8005708 <SystemCoreClockUpdate>

}
 8004c8c:	bf00      	nop
 8004c8e:	3708      	adds	r7, #8
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	40023800 	.word	0x40023800
 8004c98:	40023c00 	.word	0x40023c00

08004c9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	db0b      	blt.n	8004cc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	f003 021f 	and.w	r2, r3, #31
 8004cb4:	4907      	ldr	r1, [pc, #28]	; (8004cd4 <__NVIC_EnableIRQ+0x38>)
 8004cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cba:	095b      	lsrs	r3, r3, #5
 8004cbc:	2001      	movs	r0, #1
 8004cbe:	fa00 f202 	lsl.w	r2, r0, r2
 8004cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004cc6:	bf00      	nop
 8004cc8:	370c      	adds	r7, #12
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	e000e100 	.word	0xe000e100

08004cd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	4603      	mov	r3, r0
 8004ce0:	6039      	str	r1, [r7, #0]
 8004ce2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	db0a      	blt.n	8004d02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	b2da      	uxtb	r2, r3
 8004cf0:	490c      	ldr	r1, [pc, #48]	; (8004d24 <__NVIC_SetPriority+0x4c>)
 8004cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf6:	0112      	lsls	r2, r2, #4
 8004cf8:	b2d2      	uxtb	r2, r2
 8004cfa:	440b      	add	r3, r1
 8004cfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d00:	e00a      	b.n	8004d18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	4908      	ldr	r1, [pc, #32]	; (8004d28 <__NVIC_SetPriority+0x50>)
 8004d08:	79fb      	ldrb	r3, [r7, #7]
 8004d0a:	f003 030f 	and.w	r3, r3, #15
 8004d0e:	3b04      	subs	r3, #4
 8004d10:	0112      	lsls	r2, r2, #4
 8004d12:	b2d2      	uxtb	r2, r2
 8004d14:	440b      	add	r3, r1
 8004d16:	761a      	strb	r2, [r3, #24]
}
 8004d18:	bf00      	nop
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr
 8004d24:	e000e100 	.word	0xe000e100
 8004d28:	e000ed00 	.word	0xe000ed00

08004d2c <USART_Config>:
/**
 * Configurando el puerto Serial...
 * Recordar que siempre se debe comenzar con activar la seal de reloj
 * del periferico que se est utilizando.
 */
void USART_Config(USART_Handler_t *ptrUsartHandler){
 8004d2c:	b590      	push	{r4, r7, lr}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004d34:	b672      	cpsid	i
}
 8004d36:	bf00      	nop
	__disable_irq();

	/* 1. Activamos la seal de reloj que viene desde el BUS al que pertenece el periferico */
	/* Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6) */
    /* 1.1 Configuramos el USART1 */
	if(ptrUsartHandler->ptrUSARTx == USART1){
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a8f      	ldr	r2, [pc, #572]	; (8004f7c <USART_Config+0x250>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d106      	bne.n	8004d50 <USART_Config+0x24>
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8004d42:	4b8f      	ldr	r3, [pc, #572]	; (8004f80 <USART_Config+0x254>)
 8004d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d46:	4a8e      	ldr	r2, [pc, #568]	; (8004f80 <USART_Config+0x254>)
 8004d48:	f043 0310 	orr.w	r3, r3, #16
 8004d4c:	6453      	str	r3, [r2, #68]	; 0x44
 8004d4e:	e018      	b.n	8004d82 <USART_Config+0x56>
	}
	else if(ptrUsartHandler->ptrUSARTx == USART2){
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a8b      	ldr	r2, [pc, #556]	; (8004f84 <USART_Config+0x258>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d106      	bne.n	8004d68 <USART_Config+0x3c>
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8004d5a:	4b89      	ldr	r3, [pc, #548]	; (8004f80 <USART_Config+0x254>)
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5e:	4a88      	ldr	r2, [pc, #544]	; (8004f80 <USART_Config+0x254>)
 8004d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d64:	6413      	str	r3, [r2, #64]	; 0x40
 8004d66:	e00c      	b.n	8004d82 <USART_Config+0x56>
	}
	
    /* 1.2 Configuramos el USART6 */
	else if(ptrUsartHandler->ptrUSARTx == USART6){
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a86      	ldr	r2, [pc, #536]	; (8004f88 <USART_Config+0x25c>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d106      	bne.n	8004d80 <USART_Config+0x54>
		RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
 8004d72:	4b83      	ldr	r3, [pc, #524]	; (8004f80 <USART_Config+0x254>)
 8004d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d76:	4a82      	ldr	r2, [pc, #520]	; (8004f80 <USART_Config+0x254>)
 8004d78:	f043 0320 	orr.w	r3, r3, #32
 8004d7c:	6453      	str	r3, [r2, #68]	; 0x44
 8004d7e:	e000      	b.n	8004d82 <USART_Config+0x56>
	}
	else{
		__NOP();
 8004d80:	bf00      	nop
	/* Configuracion del Baudrate (registro BRR) */
	/* Configuramos el modo: only TX, only RX, o RXTX */
	/* Por ultimo activamos el modulo USART cuando todo esta correctamente configurado */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuracin desde cero
	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2200      	movs	r2, #0
 8004d88:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	611a      	str	r2, [r3, #16]

	// 2.2 Configuracion del Parity:
	// Verificamos si el parity esta activado o no
    // Tenga cuidado, el parity hace parte del tamao de los datos...
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE){
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	7a5b      	ldrb	r3, [r3, #9]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d025      	beq.n	8004de6 <USART_Config+0xba>

		// Verificamos si se ha seleccionado ODD or EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_EVEN){
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	7a5b      	ldrb	r3, [r3, #9]
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d110      	bne.n	8004dc4 <USART_Config+0x98>
			// Es even, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	68da      	ldr	r2, [r3, #12]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004db0:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68da      	ldr	r2, [r3, #12]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dc0:	60da      	str	r2, [r3, #12]
 8004dc2:	e018      	b.n	8004df6 <USART_Config+0xca>
			
		}else{
			// Si es "else" significa que la paridad seleccionada es ODD, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68da      	ldr	r2, [r3, #12]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dd2:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004de2:	60da      	str	r2, [r3, #12]
 8004de4:	e007      	b.n	8004df6 <USART_Config+0xca>
		}
	}else{
		// Si llegamos aca, es porque no deseamos tener el parity-check
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE ;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68da      	ldr	r2, [r3, #12]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004df4:	60da      	str	r2, [r3, #12]
	}

	// 2.3 Configuramos el tamao del dato
	if(ptrUsartHandler->USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	7a1b      	ldrb	r3, [r3, #8]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d108      	bne.n	8004e10 <USART_Config+0xe4>
			// Son 8 bits, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68da      	ldr	r2, [r3, #12]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004e0c:	60da      	str	r2, [r3, #12]
 8004e0e:	e007      	b.n	8004e20 <USART_Config+0xf4>

	}else{
			// Si es "else" significa que se trata de un tamao de dato de 9 bits, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68da      	ldr	r2, [r3, #12]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e1e:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)
	switch(ptrUsartHandler->USART_Config.USART_stopbits){
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	7a9b      	ldrb	r3, [r3, #10]
 8004e24:	2b03      	cmp	r3, #3
 8004e26:	d82f      	bhi.n	8004e88 <USART_Config+0x15c>
 8004e28:	a201      	add	r2, pc, #4	; (adr r2, 8004e30 <USART_Config+0x104>)
 8004e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e2e:	bf00      	nop
 8004e30:	08004e41 	.word	0x08004e41
 8004e34:	08004e53 	.word	0x08004e53
 8004e38:	08004e65 	.word	0x08004e65
 8004e3c:	08004e77 	.word	0x08004e77
		case USART_STOPBIT_1: {
			// Debemos cargar el valor 0b00 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	691a      	ldr	r2, [r3, #16]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004e4e:	611a      	str	r2, [r3, #16]
			break;
 8004e50:	e023      	b.n	8004e9a <USART_Config+0x16e>
		}
		case USART_STOPBIT_0_5: {
			// Debemos cargar el valor 0b01 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_1);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	691a      	ldr	r2, [r3, #16]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e60:	611a      	str	r2, [r3, #16]
			break;
 8004e62:	e01a      	b.n	8004e9a <USART_Config+0x16e>
		}
		case USART_STOPBIT_2: {
			// Debemoscargar el valor 0b10 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_0);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	691a      	ldr	r2, [r3, #16]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e72:	611a      	str	r2, [r3, #16]
			break;
 8004e74:	e011      	b.n	8004e9a <USART_Config+0x16e>
		}
		case USART_STOPBIT_1_5: {
			// Debemoscargar el valor 0b11 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	691a      	ldr	r2, [r3, #16]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8004e84:	611a      	str	r2, [r3, #16]
			break;
 8004e86:	e008      	b.n	8004e9a <USART_Config+0x16e>
		}
		default: {
			// En el caso por defecto seleccionamos 1 bit de parada
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	691a      	ldr	r2, [r3, #16]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004e96:	611a      	str	r2, [r3, #16]
			break;
 8004e98:	bf00      	nop
		}
	}

		// 2.5 Configuracion del Baudrate (SFR USART_BRR)
		ptrUsartHandler->ptrUSARTx->BRR = brrCalculus (ptrUsartHandler, ptrUsartHandler->USART_Config.USART_MCUvelocity);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68da      	ldr	r2, [r3, #12]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681c      	ldr	r4, [r3, #0]
 8004ea2:	4611      	mov	r1, r2
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 f8cb 	bl	8005040 <brrCalculus>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	60a3      	str	r3, [r4, #8]
//
//
//	}

	// 2.6 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler->USART_Config.USART_mode){
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	799b      	ldrb	r3, [r3, #6]
 8004eb2:	2b03      	cmp	r3, #3
 8004eb4:	d82e      	bhi.n	8004f14 <USART_Config+0x1e8>
 8004eb6:	a201      	add	r2, pc, #4	; (adr r2, 8004ebc <USART_Config+0x190>)
 8004eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ebc:	08004ecd 	.word	0x08004ecd
 8004ec0:	08004edf 	.word	0x08004edf
 8004ec4:	08004ef1 	.word	0x08004ef1
 8004ec8:	08004f03 	.word	0x08004f03
		case USART_MODE_TX:
		{
			// Activamos la parte del sistema encargada de enviar
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68da      	ldr	r2, [r3, #12]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f042 0208 	orr.w	r2, r2, #8
 8004eda:	60da      	str	r2, [r3, #12]
			break;
 8004edc:	e023      	b.n	8004f26 <USART_Config+0x1fa>
		}
		case USART_MODE_RX:
		{
			// Activamos la parte del sistema encargada de recibir
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68da      	ldr	r2, [r3, #12]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f042 0204 	orr.w	r2, r2, #4
 8004eec:	60da      	str	r2, [r3, #12]
			break;
 8004eee:	e01a      	b.n	8004f26 <USART_Config+0x1fa>
		}
		case USART_MODE_RXTX:
		{
			// Activamos ambas partes, tanto transmision como recepcion
			ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_TE | USART_CR1_RE);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68da      	ldr	r2, [r3, #12]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f042 020c 	orr.w	r2, r2, #12
 8004efe:	60da      	str	r2, [r3, #12]
			break;
 8004f00:	e011      	b.n	8004f26 <USART_Config+0x1fa>
		}
		case USART_MODE_DISABLE:
		{
			// Desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	68da      	ldr	r2, [r3, #12]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f022 020c 	bic.w	r2, r2, #12
 8004f10:	60da      	str	r2, [r3, #12]
			break;
 8004f12:	e008      	b.n	8004f26 <USART_Config+0x1fa>
		}

		default:
		{
			// Actuando por defecto, desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68da      	ldr	r2, [r3, #12]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f022 020c 	bic.w	r2, r2, #12
 8004f22:	60da      	str	r2, [r3, #12]
			break;
 8004f24:	bf00      	nop
		}
	}

	// 2.7 Activamos el modulo serial.
	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE){
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	799b      	ldrb	r3, [r3, #6]
 8004f2a:	2b03      	cmp	r3, #3
 8004f2c:	d008      	beq.n	8004f40 <USART_Config+0x214>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68da      	ldr	r2, [r3, #12]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f3c:	60da      	str	r2, [r3, #12]
 8004f3e:	e007      	b.n	8004f50 <USART_Config+0x224>
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68da      	ldr	r2, [r3, #12]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f4e:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de recepcion RXNEIE
	if (ptrUsartHandler->USART_Config.USART_enableInRx == USART_INTERRUPT_RX_ENABLE){
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	795b      	ldrb	r3, [r3, #5]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d12d      	bne.n	8004fb4 <USART_Config+0x288>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f042 0220 	orr.w	r2, r2, #32
 8004f66:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a03      	ldr	r2, [pc, #12]	; (8004f7c <USART_Config+0x250>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d10c      	bne.n	8004f8c <USART_Config+0x260>
					// Activando en NVIC para la interrupcin del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 8004f72:	2025      	movs	r0, #37	; 0x25
 8004f74:	f7ff fe92 	bl	8004c9c <__NVIC_EnableIRQ>
 8004f78:	e024      	b.n	8004fc4 <USART_Config+0x298>
 8004f7a:	bf00      	nop
 8004f7c:	40011000 	.word	0x40011000
 8004f80:	40023800 	.word	0x40023800
 8004f84:	40004400 	.word	0x40004400
 8004f88:	40011400 	.word	0x40011400
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a28      	ldr	r2, [pc, #160]	; (8005034 <USART_Config+0x308>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d103      	bne.n	8004f9e <USART_Config+0x272>
					// Activando en NVIC para la interrupcin del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 8004f96:	2026      	movs	r0, #38	; 0x26
 8004f98:	f7ff fe80 	bl	8004c9c <__NVIC_EnableIRQ>
 8004f9c:	e012      	b.n	8004fc4 <USART_Config+0x298>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a25      	ldr	r2, [pc, #148]	; (8005038 <USART_Config+0x30c>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d103      	bne.n	8004fb0 <USART_Config+0x284>
				// Activando en NVIC para la interrupcin del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 8004fa8:	2047      	movs	r0, #71	; 0x47
 8004faa:	f7ff fe77 	bl	8004c9c <__NVIC_EnableIRQ>
 8004fae:	e009      	b.n	8004fc4 <USART_Config+0x298>
		}
		else{
				__NOP();
 8004fb0:	bf00      	nop
 8004fb2:	e007      	b.n	8004fc4 <USART_Config+0x298>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68da      	ldr	r2, [r3, #12]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f022 0220 	bic.w	r2, r2, #32
 8004fc2:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de  Transmisin
	if (ptrUsartHandler->USART_Config.USART_enableInTx == USART_INTERRUPT_TX_ENABLE){
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	791b      	ldrb	r3, [r3, #4]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d124      	bne.n	8005016 <USART_Config+0x2ea>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TXEIE;;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68da      	ldr	r2, [r3, #12]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004fda:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a16      	ldr	r2, [pc, #88]	; (800503c <USART_Config+0x310>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d103      	bne.n	8004fee <USART_Config+0x2c2>
					// Activando en NVIC para la interrupcin del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 8004fe6:	2025      	movs	r0, #37	; 0x25
 8004fe8:	f7ff fe58 	bl	8004c9c <__NVIC_EnableIRQ>
 8004fec:	e01b      	b.n	8005026 <USART_Config+0x2fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a10      	ldr	r2, [pc, #64]	; (8005034 <USART_Config+0x308>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d103      	bne.n	8005000 <USART_Config+0x2d4>
					// Activando en NVIC para la interrupcin del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 8004ff8:	2026      	movs	r0, #38	; 0x26
 8004ffa:	f7ff fe4f 	bl	8004c9c <__NVIC_EnableIRQ>
 8004ffe:	e012      	b.n	8005026 <USART_Config+0x2fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a0c      	ldr	r2, [pc, #48]	; (8005038 <USART_Config+0x30c>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d103      	bne.n	8005012 <USART_Config+0x2e6>
				// Activando en NVIC para la interrupcin del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 800500a:	2047      	movs	r0, #71	; 0x47
 800500c:	f7ff fe46 	bl	8004c9c <__NVIC_EnableIRQ>
 8005010:	e009      	b.n	8005026 <USART_Config+0x2fa>
		}
		else{
				__NOP();
 8005012:	bf00      	nop
 8005014:	e007      	b.n	8005026 <USART_Config+0x2fa>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TXEIE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68da      	ldr	r2, [r3, #12]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005024:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8005026:	b662      	cpsie	i
}
 8005028:	bf00      	nop
	}

	__enable_irq();
}
 800502a:	bf00      	nop
 800502c:	370c      	adds	r7, #12
 800502e:	46bd      	mov	sp, r7
 8005030:	bd90      	pop	{r4, r7, pc}
 8005032:	bf00      	nop
 8005034:	40004400 	.word	0x40004400
 8005038:	40011400 	.word	0x40011400
 800503c:	40011000 	.word	0x40011000

08005040 <brrCalculus>:



uint32_t brrCalculus (USART_Handler_t *ptrUsartHandler, uint32_t MCUvelocity){
 8005040:	b5b0      	push	{r4, r5, r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]


	switch(ptrUsartHandler->USART_Config.USART_baudrate){
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	79db      	ldrb	r3, [r3, #7]
 800504e:	2b03      	cmp	r3, #3
 8005050:	f200 8217 	bhi.w	8005482 <brrCalculus+0x442>
 8005054:	a201      	add	r2, pc, #4	; (adr r2, 800505c <brrCalculus+0x1c>)
 8005056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800505a:	bf00      	nop
 800505c:	0800506d 	.word	0x0800506d
 8005060:	08005167 	.word	0x08005167
 8005064:	08005281 	.word	0x08005281
 8005068:	08005389 	.word	0x08005389

	case USART_BAUDRATE_9600:{

		 value = 1/(16.0 * 9600);
 800506c:	4980      	ldr	r1, [pc, #512]	; (8005270 <brrCalculus+0x230>)
 800506e:	a37c      	add	r3, pc, #496	; (adr r3, 8005260 <brrCalculus+0x220>)
 8005070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005074:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	ee07 3a90 	vmov	s15, r3
 800507e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005082:	ee17 0a90 	vmov	r0, s15
 8005086:	f7fb fa0f 	bl	80004a8 <__aeabi_f2d>
 800508a:	4b79      	ldr	r3, [pc, #484]	; (8005270 <brrCalculus+0x230>)
 800508c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005090:	f7fb fa62 	bl	8000558 <__aeabi_dmul>
 8005094:	4602      	mov	r2, r0
 8005096:	460b      	mov	r3, r1
 8005098:	4975      	ldr	r1, [pc, #468]	; (8005270 <brrCalculus+0x230>)
 800509a:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 800509e:	4b74      	ldr	r3, [pc, #464]	; (8005270 <brrCalculus+0x230>)
 80050a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a4:	4610      	mov	r0, r2
 80050a6:	4619      	mov	r1, r3
 80050a8:	f7fb fd06 	bl	8000ab8 <__aeabi_d2iz>
 80050ac:	4603      	mov	r3, r0
 80050ae:	b29a      	uxth	r2, r3
 80050b0:	4b70      	ldr	r3, [pc, #448]	; (8005274 <brrCalculus+0x234>)
 80050b2:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 80050b4:	4b6e      	ldr	r3, [pc, #440]	; (8005270 <brrCalculus+0x230>)
 80050b6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80050ba:	4b6d      	ldr	r3, [pc, #436]	; (8005270 <brrCalculus+0x230>)
 80050bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c0:	4610      	mov	r0, r2
 80050c2:	4619      	mov	r1, r3
 80050c4:	f7fb fcf8 	bl	8000ab8 <__aeabi_d2iz>
 80050c8:	4603      	mov	r3, r0
 80050ca:	4618      	mov	r0, r3
 80050cc:	f7fb f9da 	bl	8000484 <__aeabi_i2d>
 80050d0:	4602      	mov	r2, r0
 80050d2:	460b      	mov	r3, r1
 80050d4:	4620      	mov	r0, r4
 80050d6:	4629      	mov	r1, r5
 80050d8:	f7fb f886 	bl	80001e8 <__aeabi_dsub>
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	4610      	mov	r0, r2
 80050e2:	4619      	mov	r1, r3
 80050e4:	f7fb fd10 	bl	8000b08 <__aeabi_d2f>
 80050e8:	4603      	mov	r3, r0
 80050ea:	4a63      	ldr	r2, [pc, #396]	; (8005278 <brrCalculus+0x238>)
 80050ec:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 80050ee:	4b62      	ldr	r3, [pc, #392]	; (8005278 <brrCalculus+0x238>)
 80050f0:	edd3 7a00 	vldr	s15, [r3]
 80050f4:	2004      	movs	r0, #4
 80050f6:	eeb0 0a67 	vmov.f32	s0, s15
 80050fa:	f000 fa6d 	bl	80055d8 <roundToNDecimals>
 80050fe:	eef0 7a40 	vmov.f32	s15, s0
 8005102:	4b5d      	ldr	r3, [pc, #372]	; (8005278 <brrCalculus+0x238>)
 8005104:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8005108:	4b5b      	ldr	r3, [pc, #364]	; (8005278 <brrCalculus+0x238>)
 800510a:	edd3 7a00 	vldr	s15, [r3]
 800510e:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8005112:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005116:	4b58      	ldr	r3, [pc, #352]	; (8005278 <brrCalculus+0x238>)
 8005118:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 800511c:	4b56      	ldr	r3, [pc, #344]	; (8005278 <brrCalculus+0x238>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4618      	mov	r0, r3
 8005122:	f7fb f9c1 	bl	80004a8 <__aeabi_f2d>
 8005126:	4602      	mov	r2, r0
 8005128:	460b      	mov	r3, r1
 800512a:	ec43 2b10 	vmov	d0, r2, r3
 800512e:	f000 fbab 	bl	8005888 <round>
 8005132:	ec53 2b10 	vmov	r2, r3, d0
 8005136:	4610      	mov	r0, r2
 8005138:	4619      	mov	r1, r3
 800513a:	f7fb fce5 	bl	8000b08 <__aeabi_d2f>
 800513e:	4603      	mov	r3, r0
 8005140:	4a4d      	ldr	r2, [pc, #308]	; (8005278 <brrCalculus+0x238>)
 8005142:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8005144:	4b4b      	ldr	r3, [pc, #300]	; (8005274 <brrCalculus+0x234>)
 8005146:	881b      	ldrh	r3, [r3, #0]
 8005148:	011b      	lsls	r3, r3, #4
 800514a:	b29a      	uxth	r2, r3
 800514c:	4b4a      	ldr	r3, [pc, #296]	; (8005278 <brrCalculus+0x238>)
 800514e:	edd3 7a00 	vldr	s15, [r3]
 8005152:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005156:	ee17 3a90 	vmov	r3, s15
 800515a:	b29b      	uxth	r3, r3
 800515c:	4313      	orrs	r3, r2
 800515e:	b29a      	uxth	r2, r3
 8005160:	4b46      	ldr	r3, [pc, #280]	; (800527c <brrCalculus+0x23c>)
 8005162:	801a      	strh	r2, [r3, #0]


		break;
 8005164:	e18f      	b.n	8005486 <brrCalculus+0x446>
	}
	case USART_BAUDRATE_19200:{

		 value = 1/(16.0 * 19200);
 8005166:	4942      	ldr	r1, [pc, #264]	; (8005270 <brrCalculus+0x230>)
 8005168:	a33f      	add	r3, pc, #252	; (adr r3, 8005268 <brrCalculus+0x228>)
 800516a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516e:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	ee07 3a90 	vmov	s15, r3
 8005178:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800517c:	ee17 0a90 	vmov	r0, s15
 8005180:	f7fb f992 	bl	80004a8 <__aeabi_f2d>
 8005184:	4b3a      	ldr	r3, [pc, #232]	; (8005270 <brrCalculus+0x230>)
 8005186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518a:	f7fb f9e5 	bl	8000558 <__aeabi_dmul>
 800518e:	4602      	mov	r2, r0
 8005190:	460b      	mov	r3, r1
 8005192:	4937      	ldr	r1, [pc, #220]	; (8005270 <brrCalculus+0x230>)
 8005194:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8005198:	4b35      	ldr	r3, [pc, #212]	; (8005270 <brrCalculus+0x230>)
 800519a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519e:	4610      	mov	r0, r2
 80051a0:	4619      	mov	r1, r3
 80051a2:	f7fb fc89 	bl	8000ab8 <__aeabi_d2iz>
 80051a6:	4603      	mov	r3, r0
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	4b32      	ldr	r3, [pc, #200]	; (8005274 <brrCalculus+0x234>)
 80051ac:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 80051ae:	4b30      	ldr	r3, [pc, #192]	; (8005270 <brrCalculus+0x230>)
 80051b0:	e9d3 4500 	ldrd	r4, r5, [r3]
 80051b4:	4b2e      	ldr	r3, [pc, #184]	; (8005270 <brrCalculus+0x230>)
 80051b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ba:	4610      	mov	r0, r2
 80051bc:	4619      	mov	r1, r3
 80051be:	f7fb fc7b 	bl	8000ab8 <__aeabi_d2iz>
 80051c2:	4603      	mov	r3, r0
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7fb f95d 	bl	8000484 <__aeabi_i2d>
 80051ca:	4602      	mov	r2, r0
 80051cc:	460b      	mov	r3, r1
 80051ce:	4620      	mov	r0, r4
 80051d0:	4629      	mov	r1, r5
 80051d2:	f7fb f809 	bl	80001e8 <__aeabi_dsub>
 80051d6:	4602      	mov	r2, r0
 80051d8:	460b      	mov	r3, r1
 80051da:	4610      	mov	r0, r2
 80051dc:	4619      	mov	r1, r3
 80051de:	f7fb fc93 	bl	8000b08 <__aeabi_d2f>
 80051e2:	4603      	mov	r3, r0
 80051e4:	4a24      	ldr	r2, [pc, #144]	; (8005278 <brrCalculus+0x238>)
 80051e6:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 80051e8:	4b23      	ldr	r3, [pc, #140]	; (8005278 <brrCalculus+0x238>)
 80051ea:	edd3 7a00 	vldr	s15, [r3]
 80051ee:	2004      	movs	r0, #4
 80051f0:	eeb0 0a67 	vmov.f32	s0, s15
 80051f4:	f000 f9f0 	bl	80055d8 <roundToNDecimals>
 80051f8:	eef0 7a40 	vmov.f32	s15, s0
 80051fc:	4b1e      	ldr	r3, [pc, #120]	; (8005278 <brrCalculus+0x238>)
 80051fe:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8005202:	4b1d      	ldr	r3, [pc, #116]	; (8005278 <brrCalculus+0x238>)
 8005204:	edd3 7a00 	vldr	s15, [r3]
 8005208:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800520c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005210:	4b19      	ldr	r3, [pc, #100]	; (8005278 <brrCalculus+0x238>)
 8005212:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8005216:	4b18      	ldr	r3, [pc, #96]	; (8005278 <brrCalculus+0x238>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4618      	mov	r0, r3
 800521c:	f7fb f944 	bl	80004a8 <__aeabi_f2d>
 8005220:	4602      	mov	r2, r0
 8005222:	460b      	mov	r3, r1
 8005224:	ec43 2b10 	vmov	d0, r2, r3
 8005228:	f000 fb2e 	bl	8005888 <round>
 800522c:	ec53 2b10 	vmov	r2, r3, d0
 8005230:	4610      	mov	r0, r2
 8005232:	4619      	mov	r1, r3
 8005234:	f7fb fc68 	bl	8000b08 <__aeabi_d2f>
 8005238:	4603      	mov	r3, r0
 800523a:	4a0f      	ldr	r2, [pc, #60]	; (8005278 <brrCalculus+0x238>)
 800523c:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 800523e:	4b0d      	ldr	r3, [pc, #52]	; (8005274 <brrCalculus+0x234>)
 8005240:	881b      	ldrh	r3, [r3, #0]
 8005242:	011b      	lsls	r3, r3, #4
 8005244:	b29a      	uxth	r2, r3
 8005246:	4b0c      	ldr	r3, [pc, #48]	; (8005278 <brrCalculus+0x238>)
 8005248:	edd3 7a00 	vldr	s15, [r3]
 800524c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005250:	ee17 3a90 	vmov	r3, s15
 8005254:	b29b      	uxth	r3, r3
 8005256:	4313      	orrs	r3, r2
 8005258:	b29a      	uxth	r2, r3
 800525a:	4b08      	ldr	r3, [pc, #32]	; (800527c <brrCalculus+0x23c>)
 800525c:	801a      	strh	r2, [r3, #0]


		break;
 800525e:	e112      	b.n	8005486 <brrCalculus+0x446>
 8005260:	b4e81b4f 	.word	0xb4e81b4f
 8005264:	3edb4e81 	.word	0x3edb4e81
 8005268:	b4e81b4f 	.word	0xb4e81b4f
 800526c:	3ecb4e81 	.word	0x3ecb4e81
 8005270:	20012f30 	.word	0x20012f30
 8005274:	20012f2a 	.word	0x20012f2a
 8005278:	20012f2c 	.word	0x20012f2c
 800527c:	20012f28 	.word	0x20012f28
	}
	case USART_BAUDRATE_28800:{

		 value = 1/(16.0 * 28800);
 8005280:	4989      	ldr	r1, [pc, #548]	; (80054a8 <brrCalculus+0x468>)
 8005282:	a385      	add	r3, pc, #532	; (adr r3, 8005498 <brrCalculus+0x458>)
 8005284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005288:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	ee07 3a90 	vmov	s15, r3
 8005292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005296:	ee17 0a90 	vmov	r0, s15
 800529a:	f7fb f905 	bl	80004a8 <__aeabi_f2d>
 800529e:	4b82      	ldr	r3, [pc, #520]	; (80054a8 <brrCalculus+0x468>)
 80052a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a4:	f7fb f958 	bl	8000558 <__aeabi_dmul>
 80052a8:	4602      	mov	r2, r0
 80052aa:	460b      	mov	r3, r1
 80052ac:	497e      	ldr	r1, [pc, #504]	; (80054a8 <brrCalculus+0x468>)
 80052ae:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 80052b2:	4b7d      	ldr	r3, [pc, #500]	; (80054a8 <brrCalculus+0x468>)
 80052b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b8:	4610      	mov	r0, r2
 80052ba:	4619      	mov	r1, r3
 80052bc:	f7fb fbfc 	bl	8000ab8 <__aeabi_d2iz>
 80052c0:	4603      	mov	r3, r0
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	4b79      	ldr	r3, [pc, #484]	; (80054ac <brrCalculus+0x46c>)
 80052c6:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 80052c8:	4b77      	ldr	r3, [pc, #476]	; (80054a8 <brrCalculus+0x468>)
 80052ca:	e9d3 4500 	ldrd	r4, r5, [r3]
 80052ce:	4b76      	ldr	r3, [pc, #472]	; (80054a8 <brrCalculus+0x468>)
 80052d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d4:	4610      	mov	r0, r2
 80052d6:	4619      	mov	r1, r3
 80052d8:	f7fb fbee 	bl	8000ab8 <__aeabi_d2iz>
 80052dc:	4603      	mov	r3, r0
 80052de:	4618      	mov	r0, r3
 80052e0:	f7fb f8d0 	bl	8000484 <__aeabi_i2d>
 80052e4:	4602      	mov	r2, r0
 80052e6:	460b      	mov	r3, r1
 80052e8:	4620      	mov	r0, r4
 80052ea:	4629      	mov	r1, r5
 80052ec:	f7fa ff7c 	bl	80001e8 <__aeabi_dsub>
 80052f0:	4602      	mov	r2, r0
 80052f2:	460b      	mov	r3, r1
 80052f4:	4610      	mov	r0, r2
 80052f6:	4619      	mov	r1, r3
 80052f8:	f7fb fc06 	bl	8000b08 <__aeabi_d2f>
 80052fc:	4603      	mov	r3, r0
 80052fe:	4a6c      	ldr	r2, [pc, #432]	; (80054b0 <brrCalculus+0x470>)
 8005300:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8005302:	4b6b      	ldr	r3, [pc, #428]	; (80054b0 <brrCalculus+0x470>)
 8005304:	edd3 7a00 	vldr	s15, [r3]
 8005308:	2004      	movs	r0, #4
 800530a:	eeb0 0a67 	vmov.f32	s0, s15
 800530e:	f000 f963 	bl	80055d8 <roundToNDecimals>
 8005312:	eef0 7a40 	vmov.f32	s15, s0
 8005316:	4b66      	ldr	r3, [pc, #408]	; (80054b0 <brrCalculus+0x470>)
 8005318:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 800531c:	4b64      	ldr	r3, [pc, #400]	; (80054b0 <brrCalculus+0x470>)
 800531e:	edd3 7a00 	vldr	s15, [r3]
 8005322:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8005326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800532a:	4b61      	ldr	r3, [pc, #388]	; (80054b0 <brrCalculus+0x470>)
 800532c:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac) + 1;
 8005330:	4b5f      	ldr	r3, [pc, #380]	; (80054b0 <brrCalculus+0x470>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4618      	mov	r0, r3
 8005336:	f7fb f8b7 	bl	80004a8 <__aeabi_f2d>
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	ec43 2b10 	vmov	d0, r2, r3
 8005342:	f000 faa1 	bl	8005888 <round>
 8005346:	ec51 0b10 	vmov	r0, r1, d0
 800534a:	f04f 0200 	mov.w	r2, #0
 800534e:	4b59      	ldr	r3, [pc, #356]	; (80054b4 <brrCalculus+0x474>)
 8005350:	f7fa ff4c 	bl	80001ec <__adddf3>
 8005354:	4602      	mov	r2, r0
 8005356:	460b      	mov	r3, r1
 8005358:	4610      	mov	r0, r2
 800535a:	4619      	mov	r1, r3
 800535c:	f7fb fbd4 	bl	8000b08 <__aeabi_d2f>
 8005360:	4603      	mov	r3, r0
 8005362:	4a53      	ldr	r2, [pc, #332]	; (80054b0 <brrCalculus+0x470>)
 8005364:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8005366:	4b51      	ldr	r3, [pc, #324]	; (80054ac <brrCalculus+0x46c>)
 8005368:	881b      	ldrh	r3, [r3, #0]
 800536a:	011b      	lsls	r3, r3, #4
 800536c:	b29a      	uxth	r2, r3
 800536e:	4b50      	ldr	r3, [pc, #320]	; (80054b0 <brrCalculus+0x470>)
 8005370:	edd3 7a00 	vldr	s15, [r3]
 8005374:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005378:	ee17 3a90 	vmov	r3, s15
 800537c:	b29b      	uxth	r3, r3
 800537e:	4313      	orrs	r3, r2
 8005380:	b29a      	uxth	r2, r3
 8005382:	4b4d      	ldr	r3, [pc, #308]	; (80054b8 <brrCalculus+0x478>)
 8005384:	801a      	strh	r2, [r3, #0]


		break;
 8005386:	e07e      	b.n	8005486 <brrCalculus+0x446>
	}
	case USART_BAUDRATE_115200:{

		 value = 1/(16.0 * 115200);
 8005388:	4947      	ldr	r1, [pc, #284]	; (80054a8 <brrCalculus+0x468>)
 800538a:	a345      	add	r3, pc, #276	; (adr r3, 80054a0 <brrCalculus+0x460>)
 800538c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005390:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	ee07 3a90 	vmov	s15, r3
 800539a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800539e:	ee17 0a90 	vmov	r0, s15
 80053a2:	f7fb f881 	bl	80004a8 <__aeabi_f2d>
 80053a6:	4b40      	ldr	r3, [pc, #256]	; (80054a8 <brrCalculus+0x468>)
 80053a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ac:	f7fb f8d4 	bl	8000558 <__aeabi_dmul>
 80053b0:	4602      	mov	r2, r0
 80053b2:	460b      	mov	r3, r1
 80053b4:	493c      	ldr	r1, [pc, #240]	; (80054a8 <brrCalculus+0x468>)
 80053b6:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 80053ba:	4b3b      	ldr	r3, [pc, #236]	; (80054a8 <brrCalculus+0x468>)
 80053bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c0:	4610      	mov	r0, r2
 80053c2:	4619      	mov	r1, r3
 80053c4:	f7fb fb78 	bl	8000ab8 <__aeabi_d2iz>
 80053c8:	4603      	mov	r3, r0
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	4b37      	ldr	r3, [pc, #220]	; (80054ac <brrCalculus+0x46c>)
 80053ce:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 80053d0:	4b35      	ldr	r3, [pc, #212]	; (80054a8 <brrCalculus+0x468>)
 80053d2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80053d6:	4b34      	ldr	r3, [pc, #208]	; (80054a8 <brrCalculus+0x468>)
 80053d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053dc:	4610      	mov	r0, r2
 80053de:	4619      	mov	r1, r3
 80053e0:	f7fb fb6a 	bl	8000ab8 <__aeabi_d2iz>
 80053e4:	4603      	mov	r3, r0
 80053e6:	4618      	mov	r0, r3
 80053e8:	f7fb f84c 	bl	8000484 <__aeabi_i2d>
 80053ec:	4602      	mov	r2, r0
 80053ee:	460b      	mov	r3, r1
 80053f0:	4620      	mov	r0, r4
 80053f2:	4629      	mov	r1, r5
 80053f4:	f7fa fef8 	bl	80001e8 <__aeabi_dsub>
 80053f8:	4602      	mov	r2, r0
 80053fa:	460b      	mov	r3, r1
 80053fc:	4610      	mov	r0, r2
 80053fe:	4619      	mov	r1, r3
 8005400:	f7fb fb82 	bl	8000b08 <__aeabi_d2f>
 8005404:	4603      	mov	r3, r0
 8005406:	4a2a      	ldr	r2, [pc, #168]	; (80054b0 <brrCalculus+0x470>)
 8005408:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 800540a:	4b29      	ldr	r3, [pc, #164]	; (80054b0 <brrCalculus+0x470>)
 800540c:	edd3 7a00 	vldr	s15, [r3]
 8005410:	2004      	movs	r0, #4
 8005412:	eeb0 0a67 	vmov.f32	s0, s15
 8005416:	f000 f8df 	bl	80055d8 <roundToNDecimals>
 800541a:	eef0 7a40 	vmov.f32	s15, s0
 800541e:	4b24      	ldr	r3, [pc, #144]	; (80054b0 <brrCalculus+0x470>)
 8005420:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8005424:	4b22      	ldr	r3, [pc, #136]	; (80054b0 <brrCalculus+0x470>)
 8005426:	edd3 7a00 	vldr	s15, [r3]
 800542a:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800542e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005432:	4b1f      	ldr	r3, [pc, #124]	; (80054b0 <brrCalculus+0x470>)
 8005434:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8005438:	4b1d      	ldr	r3, [pc, #116]	; (80054b0 <brrCalculus+0x470>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4618      	mov	r0, r3
 800543e:	f7fb f833 	bl	80004a8 <__aeabi_f2d>
 8005442:	4602      	mov	r2, r0
 8005444:	460b      	mov	r3, r1
 8005446:	ec43 2b10 	vmov	d0, r2, r3
 800544a:	f000 fa1d 	bl	8005888 <round>
 800544e:	ec53 2b10 	vmov	r2, r3, d0
 8005452:	4610      	mov	r0, r2
 8005454:	4619      	mov	r1, r3
 8005456:	f7fb fb57 	bl	8000b08 <__aeabi_d2f>
 800545a:	4603      	mov	r3, r0
 800545c:	4a14      	ldr	r2, [pc, #80]	; (80054b0 <brrCalculus+0x470>)
 800545e:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8005460:	4b12      	ldr	r3, [pc, #72]	; (80054ac <brrCalculus+0x46c>)
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	011b      	lsls	r3, r3, #4
 8005466:	b29a      	uxth	r2, r3
 8005468:	4b11      	ldr	r3, [pc, #68]	; (80054b0 <brrCalculus+0x470>)
 800546a:	edd3 7a00 	vldr	s15, [r3]
 800546e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005472:	ee17 3a90 	vmov	r3, s15
 8005476:	b29b      	uxth	r3, r3
 8005478:	4313      	orrs	r3, r2
 800547a:	b29a      	uxth	r2, r3
 800547c:	4b0e      	ldr	r3, [pc, #56]	; (80054b8 <brrCalculus+0x478>)
 800547e:	801a      	strh	r2, [r3, #0]


		break;
 8005480:	e001      	b.n	8005486 <brrCalculus+0x446>
	}
	default:{

		__NOP();
 8005482:	bf00      	nop
		break;
 8005484:	bf00      	nop
	}

	}


	return mant_DIVfrac;
 8005486:	4b0c      	ldr	r3, [pc, #48]	; (80054b8 <brrCalculus+0x478>)
 8005488:	881b      	ldrh	r3, [r3, #0]
}
 800548a:	4618      	mov	r0, r3
 800548c:	3708      	adds	r7, #8
 800548e:	46bd      	mov	sp, r7
 8005490:	bdb0      	pop	{r4, r5, r7, pc}
 8005492:	bf00      	nop
 8005494:	f3af 8000 	nop.w
 8005498:	789abcdf 	.word	0x789abcdf
 800549c:	3ec23456 	.word	0x3ec23456
 80054a0:	789abcdf 	.word	0x789abcdf
 80054a4:	3ea23456 	.word	0x3ea23456
 80054a8:	20012f30 	.word	0x20012f30
 80054ac:	20012f2a 	.word	0x20012f2a
 80054b0:	20012f2c 	.word	0x20012f2c
 80054b4:	3ff00000 	.word	0x3ff00000
 80054b8:	20012f28 	.word	0x20012f28

080054bc <writeChar>:


/* funcion para escribir un solo char */
void writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend ){
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 80054c6:	e000      	b.n	80054ca <writeChar+0xe>
		__NOP();
 80054c8:	bf00      	nop
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d0f7      	beq.n	80054c8 <writeChar+0xc>
	}

	ptrUsartHandler->ptrUSARTx->DR = dataToSend;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	683a      	ldr	r2, [r7, #0]
 80054de:	605a      	str	r2, [r3, #4]

}
 80054e0:	bf00      	nop
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <writeMsg>:


void writeMsg(USART_Handler_t *ptrUsartHandler, const char* msgToSend){
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]

	while(*msgToSend != '\0'){
 80054f6:	e008      	b.n	800550a <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	781b      	ldrb	r3, [r3, #0]
 80054fc:	4619      	mov	r1, r3
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f7ff ffdc 	bl	80054bc <writeChar>
		msgToSend ++ ;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	3301      	adds	r3, #1
 8005508:	603b      	str	r3, [r7, #0]
	while(*msgToSend != '\0'){
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d1f2      	bne.n	80054f8 <writeMsg+0xc>
	}
}
 8005512:	bf00      	nop
 8005514:	bf00      	nop
 8005516:	3708      	adds	r7, #8
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <usart1Rx_Callback>:

__attribute__((weak))	void usart2Rx_Callback(void){
	__NOP();
}
__attribute__((weak))	void usart1Rx_Callback(void){
 800551c:	b480      	push	{r7}
 800551e:	af00      	add	r7, sp, #0
	__NOP();
 8005520:	bf00      	nop
}
 8005522:	bf00      	nop
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <usart6Rx_Callback>:
__attribute__((weak))	void usart6Rx_Callback(void){
 800552c:	b480      	push	{r7}
 800552e:	af00      	add	r7, sp, #0
	__NOP();
 8005530:	bf00      	nop
}
 8005532:	bf00      	nop
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <getRxData>:

uint8_t auxRxData = 0;

uint8_t getRxData(void){
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
	return auxRxData;
 8005540:	4b03      	ldr	r3, [pc, #12]	; (8005550 <getRxData+0x14>)
 8005542:	781b      	ldrb	r3, [r3, #0]
}
 8005544:	4618      	mov	r0, r3
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	20012f38 	.word	0x20012f38

08005554 <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8005554:	b580      	push	{r7, lr}
 8005556:	af00      	add	r7, sp, #0

	if(USART2->SR & USART_SR_RXNE){
 8005558:	4b07      	ldr	r3, [pc, #28]	; (8005578 <USART2_IRQHandler+0x24>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0320 	and.w	r3, r3, #32
 8005560:	2b00      	cmp	r3, #0
 8005562:	d006      	beq.n	8005572 <USART2_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART2->DR;
 8005564:	4b04      	ldr	r3, [pc, #16]	; (8005578 <USART2_IRQHandler+0x24>)
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	b2da      	uxtb	r2, r3
 800556a:	4b04      	ldr	r3, [pc, #16]	; (800557c <USART2_IRQHandler+0x28>)
 800556c:	701a      	strb	r2, [r3, #0]
		usart2Rx_Callback();
 800556e:	f7fb fdb7 	bl	80010e0 <usart2Rx_Callback>
	}

}
 8005572:	bf00      	nop
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	40004400 	.word	0x40004400
 800557c:	20012f38 	.word	0x20012f38

08005580 <USART1_IRQHandler>:
//	}
//	if(USART2->SR & USART_SR_TXE){
//		usart2Rx_Callback();
//	}

void USART1_IRQHandler(void){
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0


	if(USART1->SR & USART_SR_RXNE){
 8005584:	4b07      	ldr	r3, [pc, #28]	; (80055a4 <USART1_IRQHandler+0x24>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0320 	and.w	r3, r3, #32
 800558c:	2b00      	cmp	r3, #0
 800558e:	d006      	beq.n	800559e <USART1_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART1->DR;
 8005590:	4b04      	ldr	r3, [pc, #16]	; (80055a4 <USART1_IRQHandler+0x24>)
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	b2da      	uxtb	r2, r3
 8005596:	4b04      	ldr	r3, [pc, #16]	; (80055a8 <USART1_IRQHandler+0x28>)
 8005598:	701a      	strb	r2, [r3, #0]
		usart1Rx_Callback();
 800559a:	f7ff ffbf 	bl	800551c <usart1Rx_Callback>
	}
}
 800559e:	bf00      	nop
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	40011000 	.word	0x40011000
 80055a8:	20012f38 	.word	0x20012f38

080055ac <USART6_IRQHandler>:
//		usart1Rx_Callback();
//	}



void USART6_IRQHandler(void){
 80055ac:	b580      	push	{r7, lr}
 80055ae:	af00      	add	r7, sp, #0

	if(USART6->SR & USART_SR_RXNE){
 80055b0:	4b07      	ldr	r3, [pc, #28]	; (80055d0 <USART6_IRQHandler+0x24>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 0320 	and.w	r3, r3, #32
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d006      	beq.n	80055ca <USART6_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART6->DR;
 80055bc:	4b04      	ldr	r3, [pc, #16]	; (80055d0 <USART6_IRQHandler+0x24>)
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	4b04      	ldr	r3, [pc, #16]	; (80055d4 <USART6_IRQHandler+0x28>)
 80055c4:	701a      	strb	r2, [r3, #0]
		usart6Rx_Callback();
 80055c6:	f7ff ffb1 	bl	800552c <usart6Rx_Callback>
	}

}
 80055ca:	bf00      	nop
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	40011400 	.word	0x40011400
 80055d4:	20012f38 	.word	0x20012f38

080055d8 <roundToNDecimals>:


float roundToNDecimals(float number, int n) {
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	ed87 0a01 	vstr	s0, [r7, #4]
 80055e2:	6038      	str	r0, [r7, #0]

    double factor = pow(10, n);
 80055e4:	6838      	ldr	r0, [r7, #0]
 80055e6:	f7fa ff4d 	bl	8000484 <__aeabi_i2d>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	ec43 2b11 	vmov	d1, r2, r3
 80055f2:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8005670 <roundToNDecimals+0x98>
 80055f6:	f000 f98d 	bl	8005914 <pow>
 80055fa:	ed87 0b02 	vstr	d0, [r7, #8]

    number *= factor;
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f7fa ff52 	bl	80004a8 <__aeabi_f2d>
 8005604:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005608:	f7fa ffa6 	bl	8000558 <__aeabi_dmul>
 800560c:	4602      	mov	r2, r0
 800560e:	460b      	mov	r3, r1
 8005610:	4610      	mov	r0, r2
 8005612:	4619      	mov	r1, r3
 8005614:	f7fb fa78 	bl	8000b08 <__aeabi_d2f>
 8005618:	4603      	mov	r3, r0
 800561a:	607b      	str	r3, [r7, #4]

    number = round(number);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f7fa ff43 	bl	80004a8 <__aeabi_f2d>
 8005622:	4602      	mov	r2, r0
 8005624:	460b      	mov	r3, r1
 8005626:	ec43 2b10 	vmov	d0, r2, r3
 800562a:	f000 f92d 	bl	8005888 <round>
 800562e:	ec53 2b10 	vmov	r2, r3, d0
 8005632:	4610      	mov	r0, r2
 8005634:	4619      	mov	r1, r3
 8005636:	f7fb fa67 	bl	8000b08 <__aeabi_d2f>
 800563a:	4603      	mov	r3, r0
 800563c:	607b      	str	r3, [r7, #4]

    number /= factor;
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7fa ff32 	bl	80004a8 <__aeabi_f2d>
 8005644:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005648:	f7fb f8b0 	bl	80007ac <__aeabi_ddiv>
 800564c:	4602      	mov	r2, r0
 800564e:	460b      	mov	r3, r1
 8005650:	4610      	mov	r0, r2
 8005652:	4619      	mov	r1, r3
 8005654:	f7fb fa58 	bl	8000b08 <__aeabi_d2f>
 8005658:	4603      	mov	r3, r0
 800565a:	607b      	str	r3, [r7, #4]

    return number;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	ee07 3a90 	vmov	s15, r3
}
 8005662:	eeb0 0a67 	vmov.f32	s0, s15
 8005666:	3710      	adds	r7, #16
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	f3af 8000 	nop.w
 8005670:	00000000 	.word	0x00000000
 8005674:	40240000 	.word	0x40240000

08005678 <usart_Set_Priority>:

void usart_Set_Priority(USART_Handler_t *ptrUsartHandler, uint8_t newPriority){
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	460b      	mov	r3, r1
 8005682:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("cpsid i" : : : "memory");
 8005684:	b672      	cpsid	i
}
 8005686:	bf00      	nop

	__disable_irq();


	if(ptrUsartHandler->ptrUSARTx == USART1){
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a12      	ldr	r2, [pc, #72]	; (80056d8 <usart_Set_Priority+0x60>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d105      	bne.n	800569e <usart_Set_Priority+0x26>
				// Seteamos la prioridad en NVIC para la interrupcin del USART1
		__NVIC_SetPriority(USART1_IRQn, newPriority);
 8005692:	78fb      	ldrb	r3, [r7, #3]
 8005694:	4619      	mov	r1, r3
 8005696:	2025      	movs	r0, #37	; 0x25
 8005698:	f7ff fb1e 	bl	8004cd8 <__NVIC_SetPriority>
 800569c:	e016      	b.n	80056cc <usart_Set_Priority+0x54>
	}
	else if(ptrUsartHandler->ptrUSARTx == USART2){
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a0e      	ldr	r2, [pc, #56]	; (80056dc <usart_Set_Priority+0x64>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d105      	bne.n	80056b4 <usart_Set_Priority+0x3c>
				// Seteamos la prioridad en NVIC para la interrupcin del USART2
		__NVIC_SetPriority(USART2_IRQn, newPriority);
 80056a8:	78fb      	ldrb	r3, [r7, #3]
 80056aa:	4619      	mov	r1, r3
 80056ac:	2026      	movs	r0, #38	; 0x26
 80056ae:	f7ff fb13 	bl	8004cd8 <__NVIC_SetPriority>
 80056b2:	e00b      	b.n	80056cc <usart_Set_Priority+0x54>
	}
	else if(ptrUsartHandler->ptrUSARTx == USART6){
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a09      	ldr	r2, [pc, #36]	; (80056e0 <usart_Set_Priority+0x68>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d105      	bne.n	80056ca <usart_Set_Priority+0x52>
			// Seteamos la prioridad en NVIC para la interrupcin del USART6
		__NVIC_SetPriority(USART6_IRQn, newPriority);
 80056be:	78fb      	ldrb	r3, [r7, #3]
 80056c0:	4619      	mov	r1, r3
 80056c2:	2047      	movs	r0, #71	; 0x47
 80056c4:	f7ff fb08 	bl	8004cd8 <__NVIC_SetPriority>
 80056c8:	e000      	b.n	80056cc <usart_Set_Priority+0x54>
	}
	else{
			__NOP();
 80056ca:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80056cc:	b662      	cpsie	i
}
 80056ce:	bf00      	nop



	__enable_irq();

}
 80056d0:	bf00      	nop
 80056d2:	3708      	adds	r7, #8
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	40011000 	.word	0x40011000
 80056dc:	40004400 	.word	0x40004400
 80056e0:	40011400 	.word	0x40011400

080056e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80056e4:	b480      	push	{r7}
 80056e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80056e8:	4b06      	ldr	r3, [pc, #24]	; (8005704 <SystemInit+0x20>)
 80056ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056ee:	4a05      	ldr	r2, [pc, #20]	; (8005704 <SystemInit+0x20>)
 80056f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80056f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80056f8:	bf00      	nop
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	e000ed00 	.word	0xe000ed00

08005708 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005708:	b480      	push	{r7}
 800570a:	b087      	sub	sp, #28
 800570c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800570e:	2300      	movs	r3, #0
 8005710:	613b      	str	r3, [r7, #16]
 8005712:	2300      	movs	r3, #0
 8005714:	617b      	str	r3, [r7, #20]
 8005716:	2302      	movs	r3, #2
 8005718:	60fb      	str	r3, [r7, #12]
 800571a:	2300      	movs	r3, #0
 800571c:	60bb      	str	r3, [r7, #8]
 800571e:	2302      	movs	r3, #2
 8005720:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005722:	4b34      	ldr	r3, [pc, #208]	; (80057f4 <SystemCoreClockUpdate+0xec>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f003 030c 	and.w	r3, r3, #12
 800572a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	2b08      	cmp	r3, #8
 8005730:	d011      	beq.n	8005756 <SystemCoreClockUpdate+0x4e>
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	2b08      	cmp	r3, #8
 8005736:	d844      	bhi.n	80057c2 <SystemCoreClockUpdate+0xba>
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <SystemCoreClockUpdate+0x3e>
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	2b04      	cmp	r3, #4
 8005742:	d004      	beq.n	800574e <SystemCoreClockUpdate+0x46>
 8005744:	e03d      	b.n	80057c2 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8005746:	4b2c      	ldr	r3, [pc, #176]	; (80057f8 <SystemCoreClockUpdate+0xf0>)
 8005748:	4a2c      	ldr	r2, [pc, #176]	; (80057fc <SystemCoreClockUpdate+0xf4>)
 800574a:	601a      	str	r2, [r3, #0]
      break;
 800574c:	e03d      	b.n	80057ca <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800574e:	4b2a      	ldr	r3, [pc, #168]	; (80057f8 <SystemCoreClockUpdate+0xf0>)
 8005750:	4a2b      	ldr	r2, [pc, #172]	; (8005800 <SystemCoreClockUpdate+0xf8>)
 8005752:	601a      	str	r2, [r3, #0]
      break;
 8005754:	e039      	b.n	80057ca <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005756:	4b27      	ldr	r3, [pc, #156]	; (80057f4 <SystemCoreClockUpdate+0xec>)
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	0d9b      	lsrs	r3, r3, #22
 800575c:	f003 0301 	and.w	r3, r3, #1
 8005760:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005762:	4b24      	ldr	r3, [pc, #144]	; (80057f4 <SystemCoreClockUpdate+0xec>)
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800576a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00c      	beq.n	800578c <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005772:	4a23      	ldr	r2, [pc, #140]	; (8005800 <SystemCoreClockUpdate+0xf8>)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	fbb2 f3f3 	udiv	r3, r2, r3
 800577a:	4a1e      	ldr	r2, [pc, #120]	; (80057f4 <SystemCoreClockUpdate+0xec>)
 800577c:	6852      	ldr	r2, [r2, #4]
 800577e:	0992      	lsrs	r2, r2, #6
 8005780:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005784:	fb02 f303 	mul.w	r3, r2, r3
 8005788:	617b      	str	r3, [r7, #20]
 800578a:	e00b      	b.n	80057a4 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800578c:	4a1b      	ldr	r2, [pc, #108]	; (80057fc <SystemCoreClockUpdate+0xf4>)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	fbb2 f3f3 	udiv	r3, r2, r3
 8005794:	4a17      	ldr	r2, [pc, #92]	; (80057f4 <SystemCoreClockUpdate+0xec>)
 8005796:	6852      	ldr	r2, [r2, #4]
 8005798:	0992      	lsrs	r2, r2, #6
 800579a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800579e:	fb02 f303 	mul.w	r3, r2, r3
 80057a2:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80057a4:	4b13      	ldr	r3, [pc, #76]	; (80057f4 <SystemCoreClockUpdate+0xec>)
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	0c1b      	lsrs	r3, r3, #16
 80057aa:	f003 0303 	and.w	r3, r3, #3
 80057ae:	3301      	adds	r3, #1
 80057b0:	005b      	lsls	r3, r3, #1
 80057b2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80057b4:	697a      	ldr	r2, [r7, #20]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057bc:	4a0e      	ldr	r2, [pc, #56]	; (80057f8 <SystemCoreClockUpdate+0xf0>)
 80057be:	6013      	str	r3, [r2, #0]
      break;
 80057c0:	e003      	b.n	80057ca <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80057c2:	4b0d      	ldr	r3, [pc, #52]	; (80057f8 <SystemCoreClockUpdate+0xf0>)
 80057c4:	4a0d      	ldr	r2, [pc, #52]	; (80057fc <SystemCoreClockUpdate+0xf4>)
 80057c6:	601a      	str	r2, [r3, #0]
      break;
 80057c8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80057ca:	4b0a      	ldr	r3, [pc, #40]	; (80057f4 <SystemCoreClockUpdate+0xec>)
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	091b      	lsrs	r3, r3, #4
 80057d0:	f003 030f 	and.w	r3, r3, #15
 80057d4:	4a0b      	ldr	r2, [pc, #44]	; (8005804 <SystemCoreClockUpdate+0xfc>)
 80057d6:	5cd3      	ldrb	r3, [r2, r3]
 80057d8:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80057da:	4b07      	ldr	r3, [pc, #28]	; (80057f8 <SystemCoreClockUpdate+0xf0>)
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	fa22 f303 	lsr.w	r3, r2, r3
 80057e4:	4a04      	ldr	r2, [pc, #16]	; (80057f8 <SystemCoreClockUpdate+0xf0>)
 80057e6:	6013      	str	r3, [r2, #0]
}
 80057e8:	bf00      	nop
 80057ea:	371c      	adds	r7, #28
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr
 80057f4:	40023800 	.word	0x40023800
 80057f8:	2000001c 	.word	0x2000001c
 80057fc:	00f42400 	.word	0x00f42400
 8005800:	017d7840 	.word	0x017d7840
 8005804:	0800692c 	.word	0x0800692c

08005808 <__errno>:
 8005808:	4b01      	ldr	r3, [pc, #4]	; (8005810 <__errno+0x8>)
 800580a:	6818      	ldr	r0, [r3, #0]
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	20000020 	.word	0x20000020

08005814 <__libc_init_array>:
 8005814:	b570      	push	{r4, r5, r6, lr}
 8005816:	4d0d      	ldr	r5, [pc, #52]	; (800584c <__libc_init_array+0x38>)
 8005818:	4c0d      	ldr	r4, [pc, #52]	; (8005850 <__libc_init_array+0x3c>)
 800581a:	1b64      	subs	r4, r4, r5
 800581c:	10a4      	asrs	r4, r4, #2
 800581e:	2600      	movs	r6, #0
 8005820:	42a6      	cmp	r6, r4
 8005822:	d109      	bne.n	8005838 <__libc_init_array+0x24>
 8005824:	4d0b      	ldr	r5, [pc, #44]	; (8005854 <__libc_init_array+0x40>)
 8005826:	4c0c      	ldr	r4, [pc, #48]	; (8005858 <__libc_init_array+0x44>)
 8005828:	f000 ff90 	bl	800674c <_init>
 800582c:	1b64      	subs	r4, r4, r5
 800582e:	10a4      	asrs	r4, r4, #2
 8005830:	2600      	movs	r6, #0
 8005832:	42a6      	cmp	r6, r4
 8005834:	d105      	bne.n	8005842 <__libc_init_array+0x2e>
 8005836:	bd70      	pop	{r4, r5, r6, pc}
 8005838:	f855 3b04 	ldr.w	r3, [r5], #4
 800583c:	4798      	blx	r3
 800583e:	3601      	adds	r6, #1
 8005840:	e7ee      	b.n	8005820 <__libc_init_array+0xc>
 8005842:	f855 3b04 	ldr.w	r3, [r5], #4
 8005846:	4798      	blx	r3
 8005848:	3601      	adds	r6, #1
 800584a:	e7f2      	b.n	8005832 <__libc_init_array+0x1e>
 800584c:	08006970 	.word	0x08006970
 8005850:	08006970 	.word	0x08006970
 8005854:	08006970 	.word	0x08006970
 8005858:	08006974 	.word	0x08006974

0800585c <memcpy>:
 800585c:	440a      	add	r2, r1
 800585e:	4291      	cmp	r1, r2
 8005860:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005864:	d100      	bne.n	8005868 <memcpy+0xc>
 8005866:	4770      	bx	lr
 8005868:	b510      	push	{r4, lr}
 800586a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800586e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005872:	4291      	cmp	r1, r2
 8005874:	d1f9      	bne.n	800586a <memcpy+0xe>
 8005876:	bd10      	pop	{r4, pc}

08005878 <memset>:
 8005878:	4402      	add	r2, r0
 800587a:	4603      	mov	r3, r0
 800587c:	4293      	cmp	r3, r2
 800587e:	d100      	bne.n	8005882 <memset+0xa>
 8005880:	4770      	bx	lr
 8005882:	f803 1b01 	strb.w	r1, [r3], #1
 8005886:	e7f9      	b.n	800587c <memset+0x4>

08005888 <round>:
 8005888:	ec51 0b10 	vmov	r0, r1, d0
 800588c:	b570      	push	{r4, r5, r6, lr}
 800588e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8005892:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8005896:	2c13      	cmp	r4, #19
 8005898:	ee10 2a10 	vmov	r2, s0
 800589c:	460b      	mov	r3, r1
 800589e:	dc19      	bgt.n	80058d4 <round+0x4c>
 80058a0:	2c00      	cmp	r4, #0
 80058a2:	da09      	bge.n	80058b8 <round+0x30>
 80058a4:	3401      	adds	r4, #1
 80058a6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80058aa:	d103      	bne.n	80058b4 <round+0x2c>
 80058ac:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80058b0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80058b4:	2200      	movs	r2, #0
 80058b6:	e028      	b.n	800590a <round+0x82>
 80058b8:	4d15      	ldr	r5, [pc, #84]	; (8005910 <round+0x88>)
 80058ba:	4125      	asrs	r5, r4
 80058bc:	ea01 0605 	and.w	r6, r1, r5
 80058c0:	4332      	orrs	r2, r6
 80058c2:	d00e      	beq.n	80058e2 <round+0x5a>
 80058c4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80058c8:	fa42 f404 	asr.w	r4, r2, r4
 80058cc:	4423      	add	r3, r4
 80058ce:	ea23 0305 	bic.w	r3, r3, r5
 80058d2:	e7ef      	b.n	80058b4 <round+0x2c>
 80058d4:	2c33      	cmp	r4, #51	; 0x33
 80058d6:	dd07      	ble.n	80058e8 <round+0x60>
 80058d8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80058dc:	d101      	bne.n	80058e2 <round+0x5a>
 80058de:	f7fa fc85 	bl	80001ec <__adddf3>
 80058e2:	ec41 0b10 	vmov	d0, r0, r1
 80058e6:	bd70      	pop	{r4, r5, r6, pc}
 80058e8:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 80058ec:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80058f0:	40f5      	lsrs	r5, r6
 80058f2:	4228      	tst	r0, r5
 80058f4:	d0f5      	beq.n	80058e2 <round+0x5a>
 80058f6:	2101      	movs	r1, #1
 80058f8:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80058fc:	fa01 f404 	lsl.w	r4, r1, r4
 8005900:	1912      	adds	r2, r2, r4
 8005902:	bf28      	it	cs
 8005904:	185b      	addcs	r3, r3, r1
 8005906:	ea22 0205 	bic.w	r2, r2, r5
 800590a:	4619      	mov	r1, r3
 800590c:	4610      	mov	r0, r2
 800590e:	e7e8      	b.n	80058e2 <round+0x5a>
 8005910:	000fffff 	.word	0x000fffff

08005914 <pow>:
 8005914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005916:	ed2d 8b02 	vpush	{d8}
 800591a:	eeb0 8a40 	vmov.f32	s16, s0
 800591e:	eef0 8a60 	vmov.f32	s17, s1
 8005922:	ec55 4b11 	vmov	r4, r5, d1
 8005926:	f000 f867 	bl	80059f8 <__ieee754_pow>
 800592a:	4622      	mov	r2, r4
 800592c:	462b      	mov	r3, r5
 800592e:	4620      	mov	r0, r4
 8005930:	4629      	mov	r1, r5
 8005932:	ec57 6b10 	vmov	r6, r7, d0
 8005936:	f7fb f8a9 	bl	8000a8c <__aeabi_dcmpun>
 800593a:	2800      	cmp	r0, #0
 800593c:	d13b      	bne.n	80059b6 <pow+0xa2>
 800593e:	ec51 0b18 	vmov	r0, r1, d8
 8005942:	2200      	movs	r2, #0
 8005944:	2300      	movs	r3, #0
 8005946:	f7fb f86f 	bl	8000a28 <__aeabi_dcmpeq>
 800594a:	b1b8      	cbz	r0, 800597c <pow+0x68>
 800594c:	2200      	movs	r2, #0
 800594e:	2300      	movs	r3, #0
 8005950:	4620      	mov	r0, r4
 8005952:	4629      	mov	r1, r5
 8005954:	f7fb f868 	bl	8000a28 <__aeabi_dcmpeq>
 8005958:	2800      	cmp	r0, #0
 800595a:	d146      	bne.n	80059ea <pow+0xd6>
 800595c:	ec45 4b10 	vmov	d0, r4, r5
 8005960:	f000 fe63 	bl	800662a <finite>
 8005964:	b338      	cbz	r0, 80059b6 <pow+0xa2>
 8005966:	2200      	movs	r2, #0
 8005968:	2300      	movs	r3, #0
 800596a:	4620      	mov	r0, r4
 800596c:	4629      	mov	r1, r5
 800596e:	f7fb f865 	bl	8000a3c <__aeabi_dcmplt>
 8005972:	b300      	cbz	r0, 80059b6 <pow+0xa2>
 8005974:	f7ff ff48 	bl	8005808 <__errno>
 8005978:	2322      	movs	r3, #34	; 0x22
 800597a:	e01b      	b.n	80059b4 <pow+0xa0>
 800597c:	ec47 6b10 	vmov	d0, r6, r7
 8005980:	f000 fe53 	bl	800662a <finite>
 8005984:	b9e0      	cbnz	r0, 80059c0 <pow+0xac>
 8005986:	eeb0 0a48 	vmov.f32	s0, s16
 800598a:	eef0 0a68 	vmov.f32	s1, s17
 800598e:	f000 fe4c 	bl	800662a <finite>
 8005992:	b1a8      	cbz	r0, 80059c0 <pow+0xac>
 8005994:	ec45 4b10 	vmov	d0, r4, r5
 8005998:	f000 fe47 	bl	800662a <finite>
 800599c:	b180      	cbz	r0, 80059c0 <pow+0xac>
 800599e:	4632      	mov	r2, r6
 80059a0:	463b      	mov	r3, r7
 80059a2:	4630      	mov	r0, r6
 80059a4:	4639      	mov	r1, r7
 80059a6:	f7fb f871 	bl	8000a8c <__aeabi_dcmpun>
 80059aa:	2800      	cmp	r0, #0
 80059ac:	d0e2      	beq.n	8005974 <pow+0x60>
 80059ae:	f7ff ff2b 	bl	8005808 <__errno>
 80059b2:	2321      	movs	r3, #33	; 0x21
 80059b4:	6003      	str	r3, [r0, #0]
 80059b6:	ecbd 8b02 	vpop	{d8}
 80059ba:	ec47 6b10 	vmov	d0, r6, r7
 80059be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059c0:	2200      	movs	r2, #0
 80059c2:	2300      	movs	r3, #0
 80059c4:	4630      	mov	r0, r6
 80059c6:	4639      	mov	r1, r7
 80059c8:	f7fb f82e 	bl	8000a28 <__aeabi_dcmpeq>
 80059cc:	2800      	cmp	r0, #0
 80059ce:	d0f2      	beq.n	80059b6 <pow+0xa2>
 80059d0:	eeb0 0a48 	vmov.f32	s0, s16
 80059d4:	eef0 0a68 	vmov.f32	s1, s17
 80059d8:	f000 fe27 	bl	800662a <finite>
 80059dc:	2800      	cmp	r0, #0
 80059de:	d0ea      	beq.n	80059b6 <pow+0xa2>
 80059e0:	ec45 4b10 	vmov	d0, r4, r5
 80059e4:	f000 fe21 	bl	800662a <finite>
 80059e8:	e7c3      	b.n	8005972 <pow+0x5e>
 80059ea:	4f01      	ldr	r7, [pc, #4]	; (80059f0 <pow+0xdc>)
 80059ec:	2600      	movs	r6, #0
 80059ee:	e7e2      	b.n	80059b6 <pow+0xa2>
 80059f0:	3ff00000 	.word	0x3ff00000
 80059f4:	00000000 	.word	0x00000000

080059f8 <__ieee754_pow>:
 80059f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059fc:	ed2d 8b06 	vpush	{d8-d10}
 8005a00:	b089      	sub	sp, #36	; 0x24
 8005a02:	ed8d 1b00 	vstr	d1, [sp]
 8005a06:	e9dd 2900 	ldrd	r2, r9, [sp]
 8005a0a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8005a0e:	ea58 0102 	orrs.w	r1, r8, r2
 8005a12:	ec57 6b10 	vmov	r6, r7, d0
 8005a16:	d115      	bne.n	8005a44 <__ieee754_pow+0x4c>
 8005a18:	19b3      	adds	r3, r6, r6
 8005a1a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8005a1e:	4152      	adcs	r2, r2
 8005a20:	4299      	cmp	r1, r3
 8005a22:	4b89      	ldr	r3, [pc, #548]	; (8005c48 <__ieee754_pow+0x250>)
 8005a24:	4193      	sbcs	r3, r2
 8005a26:	f080 84d2 	bcs.w	80063ce <__ieee754_pow+0x9d6>
 8005a2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a2e:	4630      	mov	r0, r6
 8005a30:	4639      	mov	r1, r7
 8005a32:	f7fa fbdb 	bl	80001ec <__adddf3>
 8005a36:	ec41 0b10 	vmov	d0, r0, r1
 8005a3a:	b009      	add	sp, #36	; 0x24
 8005a3c:	ecbd 8b06 	vpop	{d8-d10}
 8005a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a44:	4b81      	ldr	r3, [pc, #516]	; (8005c4c <__ieee754_pow+0x254>)
 8005a46:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8005a4a:	429c      	cmp	r4, r3
 8005a4c:	ee10 aa10 	vmov	sl, s0
 8005a50:	463d      	mov	r5, r7
 8005a52:	dc06      	bgt.n	8005a62 <__ieee754_pow+0x6a>
 8005a54:	d101      	bne.n	8005a5a <__ieee754_pow+0x62>
 8005a56:	2e00      	cmp	r6, #0
 8005a58:	d1e7      	bne.n	8005a2a <__ieee754_pow+0x32>
 8005a5a:	4598      	cmp	r8, r3
 8005a5c:	dc01      	bgt.n	8005a62 <__ieee754_pow+0x6a>
 8005a5e:	d10f      	bne.n	8005a80 <__ieee754_pow+0x88>
 8005a60:	b172      	cbz	r2, 8005a80 <__ieee754_pow+0x88>
 8005a62:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8005a66:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8005a6a:	ea55 050a 	orrs.w	r5, r5, sl
 8005a6e:	d1dc      	bne.n	8005a2a <__ieee754_pow+0x32>
 8005a70:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005a74:	18db      	adds	r3, r3, r3
 8005a76:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8005a7a:	4152      	adcs	r2, r2
 8005a7c:	429d      	cmp	r5, r3
 8005a7e:	e7d0      	b.n	8005a22 <__ieee754_pow+0x2a>
 8005a80:	2d00      	cmp	r5, #0
 8005a82:	da3b      	bge.n	8005afc <__ieee754_pow+0x104>
 8005a84:	4b72      	ldr	r3, [pc, #456]	; (8005c50 <__ieee754_pow+0x258>)
 8005a86:	4598      	cmp	r8, r3
 8005a88:	dc51      	bgt.n	8005b2e <__ieee754_pow+0x136>
 8005a8a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8005a8e:	4598      	cmp	r8, r3
 8005a90:	f340 84ac 	ble.w	80063ec <__ieee754_pow+0x9f4>
 8005a94:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005a98:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005a9c:	2b14      	cmp	r3, #20
 8005a9e:	dd0f      	ble.n	8005ac0 <__ieee754_pow+0xc8>
 8005aa0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005aa4:	fa22 f103 	lsr.w	r1, r2, r3
 8005aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8005aac:	4293      	cmp	r3, r2
 8005aae:	f040 849d 	bne.w	80063ec <__ieee754_pow+0x9f4>
 8005ab2:	f001 0101 	and.w	r1, r1, #1
 8005ab6:	f1c1 0302 	rsb	r3, r1, #2
 8005aba:	9304      	str	r3, [sp, #16]
 8005abc:	b182      	cbz	r2, 8005ae0 <__ieee754_pow+0xe8>
 8005abe:	e05f      	b.n	8005b80 <__ieee754_pow+0x188>
 8005ac0:	2a00      	cmp	r2, #0
 8005ac2:	d15b      	bne.n	8005b7c <__ieee754_pow+0x184>
 8005ac4:	f1c3 0314 	rsb	r3, r3, #20
 8005ac8:	fa48 f103 	asr.w	r1, r8, r3
 8005acc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad0:	4543      	cmp	r3, r8
 8005ad2:	f040 8488 	bne.w	80063e6 <__ieee754_pow+0x9ee>
 8005ad6:	f001 0101 	and.w	r1, r1, #1
 8005ada:	f1c1 0302 	rsb	r3, r1, #2
 8005ade:	9304      	str	r3, [sp, #16]
 8005ae0:	4b5c      	ldr	r3, [pc, #368]	; (8005c54 <__ieee754_pow+0x25c>)
 8005ae2:	4598      	cmp	r8, r3
 8005ae4:	d132      	bne.n	8005b4c <__ieee754_pow+0x154>
 8005ae6:	f1b9 0f00 	cmp.w	r9, #0
 8005aea:	f280 8478 	bge.w	80063de <__ieee754_pow+0x9e6>
 8005aee:	4959      	ldr	r1, [pc, #356]	; (8005c54 <__ieee754_pow+0x25c>)
 8005af0:	4632      	mov	r2, r6
 8005af2:	463b      	mov	r3, r7
 8005af4:	2000      	movs	r0, #0
 8005af6:	f7fa fe59 	bl	80007ac <__aeabi_ddiv>
 8005afa:	e79c      	b.n	8005a36 <__ieee754_pow+0x3e>
 8005afc:	2300      	movs	r3, #0
 8005afe:	9304      	str	r3, [sp, #16]
 8005b00:	2a00      	cmp	r2, #0
 8005b02:	d13d      	bne.n	8005b80 <__ieee754_pow+0x188>
 8005b04:	4b51      	ldr	r3, [pc, #324]	; (8005c4c <__ieee754_pow+0x254>)
 8005b06:	4598      	cmp	r8, r3
 8005b08:	d1ea      	bne.n	8005ae0 <__ieee754_pow+0xe8>
 8005b0a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005b0e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005b12:	ea53 030a 	orrs.w	r3, r3, sl
 8005b16:	f000 845a 	beq.w	80063ce <__ieee754_pow+0x9d6>
 8005b1a:	4b4f      	ldr	r3, [pc, #316]	; (8005c58 <__ieee754_pow+0x260>)
 8005b1c:	429c      	cmp	r4, r3
 8005b1e:	dd08      	ble.n	8005b32 <__ieee754_pow+0x13a>
 8005b20:	f1b9 0f00 	cmp.w	r9, #0
 8005b24:	f2c0 8457 	blt.w	80063d6 <__ieee754_pow+0x9de>
 8005b28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b2c:	e783      	b.n	8005a36 <__ieee754_pow+0x3e>
 8005b2e:	2302      	movs	r3, #2
 8005b30:	e7e5      	b.n	8005afe <__ieee754_pow+0x106>
 8005b32:	f1b9 0f00 	cmp.w	r9, #0
 8005b36:	f04f 0000 	mov.w	r0, #0
 8005b3a:	f04f 0100 	mov.w	r1, #0
 8005b3e:	f6bf af7a 	bge.w	8005a36 <__ieee754_pow+0x3e>
 8005b42:	e9dd 0300 	ldrd	r0, r3, [sp]
 8005b46:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005b4a:	e774      	b.n	8005a36 <__ieee754_pow+0x3e>
 8005b4c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8005b50:	d106      	bne.n	8005b60 <__ieee754_pow+0x168>
 8005b52:	4632      	mov	r2, r6
 8005b54:	463b      	mov	r3, r7
 8005b56:	4630      	mov	r0, r6
 8005b58:	4639      	mov	r1, r7
 8005b5a:	f7fa fcfd 	bl	8000558 <__aeabi_dmul>
 8005b5e:	e76a      	b.n	8005a36 <__ieee754_pow+0x3e>
 8005b60:	4b3e      	ldr	r3, [pc, #248]	; (8005c5c <__ieee754_pow+0x264>)
 8005b62:	4599      	cmp	r9, r3
 8005b64:	d10c      	bne.n	8005b80 <__ieee754_pow+0x188>
 8005b66:	2d00      	cmp	r5, #0
 8005b68:	db0a      	blt.n	8005b80 <__ieee754_pow+0x188>
 8005b6a:	ec47 6b10 	vmov	d0, r6, r7
 8005b6e:	b009      	add	sp, #36	; 0x24
 8005b70:	ecbd 8b06 	vpop	{d8-d10}
 8005b74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b78:	f000 bc6c 	b.w	8006454 <__ieee754_sqrt>
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	9304      	str	r3, [sp, #16]
 8005b80:	ec47 6b10 	vmov	d0, r6, r7
 8005b84:	f000 fd48 	bl	8006618 <fabs>
 8005b88:	ec51 0b10 	vmov	r0, r1, d0
 8005b8c:	f1ba 0f00 	cmp.w	sl, #0
 8005b90:	d129      	bne.n	8005be6 <__ieee754_pow+0x1ee>
 8005b92:	b124      	cbz	r4, 8005b9e <__ieee754_pow+0x1a6>
 8005b94:	4b2f      	ldr	r3, [pc, #188]	; (8005c54 <__ieee754_pow+0x25c>)
 8005b96:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d123      	bne.n	8005be6 <__ieee754_pow+0x1ee>
 8005b9e:	f1b9 0f00 	cmp.w	r9, #0
 8005ba2:	da05      	bge.n	8005bb0 <__ieee754_pow+0x1b8>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	2000      	movs	r0, #0
 8005baa:	492a      	ldr	r1, [pc, #168]	; (8005c54 <__ieee754_pow+0x25c>)
 8005bac:	f7fa fdfe 	bl	80007ac <__aeabi_ddiv>
 8005bb0:	2d00      	cmp	r5, #0
 8005bb2:	f6bf af40 	bge.w	8005a36 <__ieee754_pow+0x3e>
 8005bb6:	9b04      	ldr	r3, [sp, #16]
 8005bb8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005bbc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005bc0:	4323      	orrs	r3, r4
 8005bc2:	d108      	bne.n	8005bd6 <__ieee754_pow+0x1de>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	4610      	mov	r0, r2
 8005bca:	4619      	mov	r1, r3
 8005bcc:	f7fa fb0c 	bl	80001e8 <__aeabi_dsub>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	e78f      	b.n	8005af6 <__ieee754_pow+0xfe>
 8005bd6:	9b04      	ldr	r3, [sp, #16]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	f47f af2c 	bne.w	8005a36 <__ieee754_pow+0x3e>
 8005bde:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005be2:	4619      	mov	r1, r3
 8005be4:	e727      	b.n	8005a36 <__ieee754_pow+0x3e>
 8005be6:	0feb      	lsrs	r3, r5, #31
 8005be8:	3b01      	subs	r3, #1
 8005bea:	9306      	str	r3, [sp, #24]
 8005bec:	9a06      	ldr	r2, [sp, #24]
 8005bee:	9b04      	ldr	r3, [sp, #16]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	d102      	bne.n	8005bfa <__ieee754_pow+0x202>
 8005bf4:	4632      	mov	r2, r6
 8005bf6:	463b      	mov	r3, r7
 8005bf8:	e7e6      	b.n	8005bc8 <__ieee754_pow+0x1d0>
 8005bfa:	4b19      	ldr	r3, [pc, #100]	; (8005c60 <__ieee754_pow+0x268>)
 8005bfc:	4598      	cmp	r8, r3
 8005bfe:	f340 80fb 	ble.w	8005df8 <__ieee754_pow+0x400>
 8005c02:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005c06:	4598      	cmp	r8, r3
 8005c08:	4b13      	ldr	r3, [pc, #76]	; (8005c58 <__ieee754_pow+0x260>)
 8005c0a:	dd0c      	ble.n	8005c26 <__ieee754_pow+0x22e>
 8005c0c:	429c      	cmp	r4, r3
 8005c0e:	dc0f      	bgt.n	8005c30 <__ieee754_pow+0x238>
 8005c10:	f1b9 0f00 	cmp.w	r9, #0
 8005c14:	da0f      	bge.n	8005c36 <__ieee754_pow+0x23e>
 8005c16:	2000      	movs	r0, #0
 8005c18:	b009      	add	sp, #36	; 0x24
 8005c1a:	ecbd 8b06 	vpop	{d8-d10}
 8005c1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c22:	f000 bcf0 	b.w	8006606 <__math_oflow>
 8005c26:	429c      	cmp	r4, r3
 8005c28:	dbf2      	blt.n	8005c10 <__ieee754_pow+0x218>
 8005c2a:	4b0a      	ldr	r3, [pc, #40]	; (8005c54 <__ieee754_pow+0x25c>)
 8005c2c:	429c      	cmp	r4, r3
 8005c2e:	dd19      	ble.n	8005c64 <__ieee754_pow+0x26c>
 8005c30:	f1b9 0f00 	cmp.w	r9, #0
 8005c34:	dcef      	bgt.n	8005c16 <__ieee754_pow+0x21e>
 8005c36:	2000      	movs	r0, #0
 8005c38:	b009      	add	sp, #36	; 0x24
 8005c3a:	ecbd 8b06 	vpop	{d8-d10}
 8005c3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c42:	f000 bcd7 	b.w	80065f4 <__math_uflow>
 8005c46:	bf00      	nop
 8005c48:	fff00000 	.word	0xfff00000
 8005c4c:	7ff00000 	.word	0x7ff00000
 8005c50:	433fffff 	.word	0x433fffff
 8005c54:	3ff00000 	.word	0x3ff00000
 8005c58:	3fefffff 	.word	0x3fefffff
 8005c5c:	3fe00000 	.word	0x3fe00000
 8005c60:	41e00000 	.word	0x41e00000
 8005c64:	4b60      	ldr	r3, [pc, #384]	; (8005de8 <__ieee754_pow+0x3f0>)
 8005c66:	2200      	movs	r2, #0
 8005c68:	f7fa fabe 	bl	80001e8 <__aeabi_dsub>
 8005c6c:	a354      	add	r3, pc, #336	; (adr r3, 8005dc0 <__ieee754_pow+0x3c8>)
 8005c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c72:	4604      	mov	r4, r0
 8005c74:	460d      	mov	r5, r1
 8005c76:	f7fa fc6f 	bl	8000558 <__aeabi_dmul>
 8005c7a:	a353      	add	r3, pc, #332	; (adr r3, 8005dc8 <__ieee754_pow+0x3d0>)
 8005c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c80:	4606      	mov	r6, r0
 8005c82:	460f      	mov	r7, r1
 8005c84:	4620      	mov	r0, r4
 8005c86:	4629      	mov	r1, r5
 8005c88:	f7fa fc66 	bl	8000558 <__aeabi_dmul>
 8005c8c:	4b57      	ldr	r3, [pc, #348]	; (8005dec <__ieee754_pow+0x3f4>)
 8005c8e:	4682      	mov	sl, r0
 8005c90:	468b      	mov	fp, r1
 8005c92:	2200      	movs	r2, #0
 8005c94:	4620      	mov	r0, r4
 8005c96:	4629      	mov	r1, r5
 8005c98:	f7fa fc5e 	bl	8000558 <__aeabi_dmul>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	460b      	mov	r3, r1
 8005ca0:	a14b      	add	r1, pc, #300	; (adr r1, 8005dd0 <__ieee754_pow+0x3d8>)
 8005ca2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ca6:	f7fa fa9f 	bl	80001e8 <__aeabi_dsub>
 8005caa:	4622      	mov	r2, r4
 8005cac:	462b      	mov	r3, r5
 8005cae:	f7fa fc53 	bl	8000558 <__aeabi_dmul>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	2000      	movs	r0, #0
 8005cb8:	494d      	ldr	r1, [pc, #308]	; (8005df0 <__ieee754_pow+0x3f8>)
 8005cba:	f7fa fa95 	bl	80001e8 <__aeabi_dsub>
 8005cbe:	4622      	mov	r2, r4
 8005cc0:	4680      	mov	r8, r0
 8005cc2:	4689      	mov	r9, r1
 8005cc4:	462b      	mov	r3, r5
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	4629      	mov	r1, r5
 8005cca:	f7fa fc45 	bl	8000558 <__aeabi_dmul>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	4640      	mov	r0, r8
 8005cd4:	4649      	mov	r1, r9
 8005cd6:	f7fa fc3f 	bl	8000558 <__aeabi_dmul>
 8005cda:	a33f      	add	r3, pc, #252	; (adr r3, 8005dd8 <__ieee754_pow+0x3e0>)
 8005cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce0:	f7fa fc3a 	bl	8000558 <__aeabi_dmul>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	4650      	mov	r0, sl
 8005cea:	4659      	mov	r1, fp
 8005cec:	f7fa fa7c 	bl	80001e8 <__aeabi_dsub>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	4680      	mov	r8, r0
 8005cf6:	4689      	mov	r9, r1
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	4639      	mov	r1, r7
 8005cfc:	f7fa fa76 	bl	80001ec <__adddf3>
 8005d00:	2000      	movs	r0, #0
 8005d02:	4632      	mov	r2, r6
 8005d04:	463b      	mov	r3, r7
 8005d06:	4604      	mov	r4, r0
 8005d08:	460d      	mov	r5, r1
 8005d0a:	f7fa fa6d 	bl	80001e8 <__aeabi_dsub>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	460b      	mov	r3, r1
 8005d12:	4640      	mov	r0, r8
 8005d14:	4649      	mov	r1, r9
 8005d16:	f7fa fa67 	bl	80001e8 <__aeabi_dsub>
 8005d1a:	9b04      	ldr	r3, [sp, #16]
 8005d1c:	9a06      	ldr	r2, [sp, #24]
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	4313      	orrs	r3, r2
 8005d22:	4682      	mov	sl, r0
 8005d24:	468b      	mov	fp, r1
 8005d26:	f040 81e7 	bne.w	80060f8 <__ieee754_pow+0x700>
 8005d2a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8005de0 <__ieee754_pow+0x3e8>
 8005d2e:	eeb0 8a47 	vmov.f32	s16, s14
 8005d32:	eef0 8a67 	vmov.f32	s17, s15
 8005d36:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005d3a:	2600      	movs	r6, #0
 8005d3c:	4632      	mov	r2, r6
 8005d3e:	463b      	mov	r3, r7
 8005d40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d44:	f7fa fa50 	bl	80001e8 <__aeabi_dsub>
 8005d48:	4622      	mov	r2, r4
 8005d4a:	462b      	mov	r3, r5
 8005d4c:	f7fa fc04 	bl	8000558 <__aeabi_dmul>
 8005d50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d54:	4680      	mov	r8, r0
 8005d56:	4689      	mov	r9, r1
 8005d58:	4650      	mov	r0, sl
 8005d5a:	4659      	mov	r1, fp
 8005d5c:	f7fa fbfc 	bl	8000558 <__aeabi_dmul>
 8005d60:	4602      	mov	r2, r0
 8005d62:	460b      	mov	r3, r1
 8005d64:	4640      	mov	r0, r8
 8005d66:	4649      	mov	r1, r9
 8005d68:	f7fa fa40 	bl	80001ec <__adddf3>
 8005d6c:	4632      	mov	r2, r6
 8005d6e:	463b      	mov	r3, r7
 8005d70:	4680      	mov	r8, r0
 8005d72:	4689      	mov	r9, r1
 8005d74:	4620      	mov	r0, r4
 8005d76:	4629      	mov	r1, r5
 8005d78:	f7fa fbee 	bl	8000558 <__aeabi_dmul>
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	4604      	mov	r4, r0
 8005d80:	460d      	mov	r5, r1
 8005d82:	4602      	mov	r2, r0
 8005d84:	4649      	mov	r1, r9
 8005d86:	4640      	mov	r0, r8
 8005d88:	f7fa fa30 	bl	80001ec <__adddf3>
 8005d8c:	4b19      	ldr	r3, [pc, #100]	; (8005df4 <__ieee754_pow+0x3fc>)
 8005d8e:	4299      	cmp	r1, r3
 8005d90:	ec45 4b19 	vmov	d9, r4, r5
 8005d94:	4606      	mov	r6, r0
 8005d96:	460f      	mov	r7, r1
 8005d98:	468b      	mov	fp, r1
 8005d9a:	f340 82f1 	ble.w	8006380 <__ieee754_pow+0x988>
 8005d9e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005da2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005da6:	4303      	orrs	r3, r0
 8005da8:	f000 81e4 	beq.w	8006174 <__ieee754_pow+0x77c>
 8005dac:	ec51 0b18 	vmov	r0, r1, d8
 8005db0:	2200      	movs	r2, #0
 8005db2:	2300      	movs	r3, #0
 8005db4:	f7fa fe42 	bl	8000a3c <__aeabi_dcmplt>
 8005db8:	3800      	subs	r0, #0
 8005dba:	bf18      	it	ne
 8005dbc:	2001      	movne	r0, #1
 8005dbe:	e72b      	b.n	8005c18 <__ieee754_pow+0x220>
 8005dc0:	60000000 	.word	0x60000000
 8005dc4:	3ff71547 	.word	0x3ff71547
 8005dc8:	f85ddf44 	.word	0xf85ddf44
 8005dcc:	3e54ae0b 	.word	0x3e54ae0b
 8005dd0:	55555555 	.word	0x55555555
 8005dd4:	3fd55555 	.word	0x3fd55555
 8005dd8:	652b82fe 	.word	0x652b82fe
 8005ddc:	3ff71547 	.word	0x3ff71547
 8005de0:	00000000 	.word	0x00000000
 8005de4:	bff00000 	.word	0xbff00000
 8005de8:	3ff00000 	.word	0x3ff00000
 8005dec:	3fd00000 	.word	0x3fd00000
 8005df0:	3fe00000 	.word	0x3fe00000
 8005df4:	408fffff 	.word	0x408fffff
 8005df8:	4bd5      	ldr	r3, [pc, #852]	; (8006150 <__ieee754_pow+0x758>)
 8005dfa:	402b      	ands	r3, r5
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	b92b      	cbnz	r3, 8005e0c <__ieee754_pow+0x414>
 8005e00:	4bd4      	ldr	r3, [pc, #848]	; (8006154 <__ieee754_pow+0x75c>)
 8005e02:	f7fa fba9 	bl	8000558 <__aeabi_dmul>
 8005e06:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005e0a:	460c      	mov	r4, r1
 8005e0c:	1523      	asrs	r3, r4, #20
 8005e0e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005e12:	4413      	add	r3, r2
 8005e14:	9305      	str	r3, [sp, #20]
 8005e16:	4bd0      	ldr	r3, [pc, #832]	; (8006158 <__ieee754_pow+0x760>)
 8005e18:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005e1c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005e20:	429c      	cmp	r4, r3
 8005e22:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005e26:	dd08      	ble.n	8005e3a <__ieee754_pow+0x442>
 8005e28:	4bcc      	ldr	r3, [pc, #816]	; (800615c <__ieee754_pow+0x764>)
 8005e2a:	429c      	cmp	r4, r3
 8005e2c:	f340 8162 	ble.w	80060f4 <__ieee754_pow+0x6fc>
 8005e30:	9b05      	ldr	r3, [sp, #20]
 8005e32:	3301      	adds	r3, #1
 8005e34:	9305      	str	r3, [sp, #20]
 8005e36:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005e3a:	2400      	movs	r4, #0
 8005e3c:	00e3      	lsls	r3, r4, #3
 8005e3e:	9307      	str	r3, [sp, #28]
 8005e40:	4bc7      	ldr	r3, [pc, #796]	; (8006160 <__ieee754_pow+0x768>)
 8005e42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005e46:	ed93 7b00 	vldr	d7, [r3]
 8005e4a:	4629      	mov	r1, r5
 8005e4c:	ec53 2b17 	vmov	r2, r3, d7
 8005e50:	eeb0 9a47 	vmov.f32	s18, s14
 8005e54:	eef0 9a67 	vmov.f32	s19, s15
 8005e58:	4682      	mov	sl, r0
 8005e5a:	f7fa f9c5 	bl	80001e8 <__aeabi_dsub>
 8005e5e:	4652      	mov	r2, sl
 8005e60:	4606      	mov	r6, r0
 8005e62:	460f      	mov	r7, r1
 8005e64:	462b      	mov	r3, r5
 8005e66:	ec51 0b19 	vmov	r0, r1, d9
 8005e6a:	f7fa f9bf 	bl	80001ec <__adddf3>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	460b      	mov	r3, r1
 8005e72:	2000      	movs	r0, #0
 8005e74:	49bb      	ldr	r1, [pc, #748]	; (8006164 <__ieee754_pow+0x76c>)
 8005e76:	f7fa fc99 	bl	80007ac <__aeabi_ddiv>
 8005e7a:	ec41 0b1a 	vmov	d10, r0, r1
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	4630      	mov	r0, r6
 8005e84:	4639      	mov	r1, r7
 8005e86:	f7fa fb67 	bl	8000558 <__aeabi_dmul>
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e90:	9302      	str	r3, [sp, #8]
 8005e92:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005e96:	46ab      	mov	fp, r5
 8005e98:	106d      	asrs	r5, r5, #1
 8005e9a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005e9e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005ea2:	ec41 0b18 	vmov	d8, r0, r1
 8005ea6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8005eaa:	2200      	movs	r2, #0
 8005eac:	4640      	mov	r0, r8
 8005eae:	4649      	mov	r1, r9
 8005eb0:	4614      	mov	r4, r2
 8005eb2:	461d      	mov	r5, r3
 8005eb4:	f7fa fb50 	bl	8000558 <__aeabi_dmul>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	460b      	mov	r3, r1
 8005ebc:	4630      	mov	r0, r6
 8005ebe:	4639      	mov	r1, r7
 8005ec0:	f7fa f992 	bl	80001e8 <__aeabi_dsub>
 8005ec4:	ec53 2b19 	vmov	r2, r3, d9
 8005ec8:	4606      	mov	r6, r0
 8005eca:	460f      	mov	r7, r1
 8005ecc:	4620      	mov	r0, r4
 8005ece:	4629      	mov	r1, r5
 8005ed0:	f7fa f98a 	bl	80001e8 <__aeabi_dsub>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4650      	mov	r0, sl
 8005eda:	4659      	mov	r1, fp
 8005edc:	f7fa f984 	bl	80001e8 <__aeabi_dsub>
 8005ee0:	4642      	mov	r2, r8
 8005ee2:	464b      	mov	r3, r9
 8005ee4:	f7fa fb38 	bl	8000558 <__aeabi_dmul>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	460b      	mov	r3, r1
 8005eec:	4630      	mov	r0, r6
 8005eee:	4639      	mov	r1, r7
 8005ef0:	f7fa f97a 	bl	80001e8 <__aeabi_dsub>
 8005ef4:	ec53 2b1a 	vmov	r2, r3, d10
 8005ef8:	f7fa fb2e 	bl	8000558 <__aeabi_dmul>
 8005efc:	ec53 2b18 	vmov	r2, r3, d8
 8005f00:	ec41 0b19 	vmov	d9, r0, r1
 8005f04:	ec51 0b18 	vmov	r0, r1, d8
 8005f08:	f7fa fb26 	bl	8000558 <__aeabi_dmul>
 8005f0c:	a37c      	add	r3, pc, #496	; (adr r3, 8006100 <__ieee754_pow+0x708>)
 8005f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f12:	4604      	mov	r4, r0
 8005f14:	460d      	mov	r5, r1
 8005f16:	f7fa fb1f 	bl	8000558 <__aeabi_dmul>
 8005f1a:	a37b      	add	r3, pc, #492	; (adr r3, 8006108 <__ieee754_pow+0x710>)
 8005f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f20:	f7fa f964 	bl	80001ec <__adddf3>
 8005f24:	4622      	mov	r2, r4
 8005f26:	462b      	mov	r3, r5
 8005f28:	f7fa fb16 	bl	8000558 <__aeabi_dmul>
 8005f2c:	a378      	add	r3, pc, #480	; (adr r3, 8006110 <__ieee754_pow+0x718>)
 8005f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f32:	f7fa f95b 	bl	80001ec <__adddf3>
 8005f36:	4622      	mov	r2, r4
 8005f38:	462b      	mov	r3, r5
 8005f3a:	f7fa fb0d 	bl	8000558 <__aeabi_dmul>
 8005f3e:	a376      	add	r3, pc, #472	; (adr r3, 8006118 <__ieee754_pow+0x720>)
 8005f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f44:	f7fa f952 	bl	80001ec <__adddf3>
 8005f48:	4622      	mov	r2, r4
 8005f4a:	462b      	mov	r3, r5
 8005f4c:	f7fa fb04 	bl	8000558 <__aeabi_dmul>
 8005f50:	a373      	add	r3, pc, #460	; (adr r3, 8006120 <__ieee754_pow+0x728>)
 8005f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f56:	f7fa f949 	bl	80001ec <__adddf3>
 8005f5a:	4622      	mov	r2, r4
 8005f5c:	462b      	mov	r3, r5
 8005f5e:	f7fa fafb 	bl	8000558 <__aeabi_dmul>
 8005f62:	a371      	add	r3, pc, #452	; (adr r3, 8006128 <__ieee754_pow+0x730>)
 8005f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f68:	f7fa f940 	bl	80001ec <__adddf3>
 8005f6c:	4622      	mov	r2, r4
 8005f6e:	4606      	mov	r6, r0
 8005f70:	460f      	mov	r7, r1
 8005f72:	462b      	mov	r3, r5
 8005f74:	4620      	mov	r0, r4
 8005f76:	4629      	mov	r1, r5
 8005f78:	f7fa faee 	bl	8000558 <__aeabi_dmul>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	460b      	mov	r3, r1
 8005f80:	4630      	mov	r0, r6
 8005f82:	4639      	mov	r1, r7
 8005f84:	f7fa fae8 	bl	8000558 <__aeabi_dmul>
 8005f88:	4642      	mov	r2, r8
 8005f8a:	4604      	mov	r4, r0
 8005f8c:	460d      	mov	r5, r1
 8005f8e:	464b      	mov	r3, r9
 8005f90:	ec51 0b18 	vmov	r0, r1, d8
 8005f94:	f7fa f92a 	bl	80001ec <__adddf3>
 8005f98:	ec53 2b19 	vmov	r2, r3, d9
 8005f9c:	f7fa fadc 	bl	8000558 <__aeabi_dmul>
 8005fa0:	4622      	mov	r2, r4
 8005fa2:	462b      	mov	r3, r5
 8005fa4:	f7fa f922 	bl	80001ec <__adddf3>
 8005fa8:	4642      	mov	r2, r8
 8005faa:	4682      	mov	sl, r0
 8005fac:	468b      	mov	fp, r1
 8005fae:	464b      	mov	r3, r9
 8005fb0:	4640      	mov	r0, r8
 8005fb2:	4649      	mov	r1, r9
 8005fb4:	f7fa fad0 	bl	8000558 <__aeabi_dmul>
 8005fb8:	4b6b      	ldr	r3, [pc, #428]	; (8006168 <__ieee754_pow+0x770>)
 8005fba:	2200      	movs	r2, #0
 8005fbc:	4606      	mov	r6, r0
 8005fbe:	460f      	mov	r7, r1
 8005fc0:	f7fa f914 	bl	80001ec <__adddf3>
 8005fc4:	4652      	mov	r2, sl
 8005fc6:	465b      	mov	r3, fp
 8005fc8:	f7fa f910 	bl	80001ec <__adddf3>
 8005fcc:	2000      	movs	r0, #0
 8005fce:	4604      	mov	r4, r0
 8005fd0:	460d      	mov	r5, r1
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	460b      	mov	r3, r1
 8005fd6:	4640      	mov	r0, r8
 8005fd8:	4649      	mov	r1, r9
 8005fda:	f7fa fabd 	bl	8000558 <__aeabi_dmul>
 8005fde:	4b62      	ldr	r3, [pc, #392]	; (8006168 <__ieee754_pow+0x770>)
 8005fe0:	4680      	mov	r8, r0
 8005fe2:	4689      	mov	r9, r1
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	4629      	mov	r1, r5
 8005fea:	f7fa f8fd 	bl	80001e8 <__aeabi_dsub>
 8005fee:	4632      	mov	r2, r6
 8005ff0:	463b      	mov	r3, r7
 8005ff2:	f7fa f8f9 	bl	80001e8 <__aeabi_dsub>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4650      	mov	r0, sl
 8005ffc:	4659      	mov	r1, fp
 8005ffe:	f7fa f8f3 	bl	80001e8 <__aeabi_dsub>
 8006002:	ec53 2b18 	vmov	r2, r3, d8
 8006006:	f7fa faa7 	bl	8000558 <__aeabi_dmul>
 800600a:	4622      	mov	r2, r4
 800600c:	4606      	mov	r6, r0
 800600e:	460f      	mov	r7, r1
 8006010:	462b      	mov	r3, r5
 8006012:	ec51 0b19 	vmov	r0, r1, d9
 8006016:	f7fa fa9f 	bl	8000558 <__aeabi_dmul>
 800601a:	4602      	mov	r2, r0
 800601c:	460b      	mov	r3, r1
 800601e:	4630      	mov	r0, r6
 8006020:	4639      	mov	r1, r7
 8006022:	f7fa f8e3 	bl	80001ec <__adddf3>
 8006026:	4606      	mov	r6, r0
 8006028:	460f      	mov	r7, r1
 800602a:	4602      	mov	r2, r0
 800602c:	460b      	mov	r3, r1
 800602e:	4640      	mov	r0, r8
 8006030:	4649      	mov	r1, r9
 8006032:	f7fa f8db 	bl	80001ec <__adddf3>
 8006036:	a33e      	add	r3, pc, #248	; (adr r3, 8006130 <__ieee754_pow+0x738>)
 8006038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800603c:	2000      	movs	r0, #0
 800603e:	4604      	mov	r4, r0
 8006040:	460d      	mov	r5, r1
 8006042:	f7fa fa89 	bl	8000558 <__aeabi_dmul>
 8006046:	4642      	mov	r2, r8
 8006048:	ec41 0b18 	vmov	d8, r0, r1
 800604c:	464b      	mov	r3, r9
 800604e:	4620      	mov	r0, r4
 8006050:	4629      	mov	r1, r5
 8006052:	f7fa f8c9 	bl	80001e8 <__aeabi_dsub>
 8006056:	4602      	mov	r2, r0
 8006058:	460b      	mov	r3, r1
 800605a:	4630      	mov	r0, r6
 800605c:	4639      	mov	r1, r7
 800605e:	f7fa f8c3 	bl	80001e8 <__aeabi_dsub>
 8006062:	a335      	add	r3, pc, #212	; (adr r3, 8006138 <__ieee754_pow+0x740>)
 8006064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006068:	f7fa fa76 	bl	8000558 <__aeabi_dmul>
 800606c:	a334      	add	r3, pc, #208	; (adr r3, 8006140 <__ieee754_pow+0x748>)
 800606e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006072:	4606      	mov	r6, r0
 8006074:	460f      	mov	r7, r1
 8006076:	4620      	mov	r0, r4
 8006078:	4629      	mov	r1, r5
 800607a:	f7fa fa6d 	bl	8000558 <__aeabi_dmul>
 800607e:	4602      	mov	r2, r0
 8006080:	460b      	mov	r3, r1
 8006082:	4630      	mov	r0, r6
 8006084:	4639      	mov	r1, r7
 8006086:	f7fa f8b1 	bl	80001ec <__adddf3>
 800608a:	9a07      	ldr	r2, [sp, #28]
 800608c:	4b37      	ldr	r3, [pc, #220]	; (800616c <__ieee754_pow+0x774>)
 800608e:	4413      	add	r3, r2
 8006090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006094:	f7fa f8aa 	bl	80001ec <__adddf3>
 8006098:	4682      	mov	sl, r0
 800609a:	9805      	ldr	r0, [sp, #20]
 800609c:	468b      	mov	fp, r1
 800609e:	f7fa f9f1 	bl	8000484 <__aeabi_i2d>
 80060a2:	9a07      	ldr	r2, [sp, #28]
 80060a4:	4b32      	ldr	r3, [pc, #200]	; (8006170 <__ieee754_pow+0x778>)
 80060a6:	4413      	add	r3, r2
 80060a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060ac:	4606      	mov	r6, r0
 80060ae:	460f      	mov	r7, r1
 80060b0:	4652      	mov	r2, sl
 80060b2:	465b      	mov	r3, fp
 80060b4:	ec51 0b18 	vmov	r0, r1, d8
 80060b8:	f7fa f898 	bl	80001ec <__adddf3>
 80060bc:	4642      	mov	r2, r8
 80060be:	464b      	mov	r3, r9
 80060c0:	f7fa f894 	bl	80001ec <__adddf3>
 80060c4:	4632      	mov	r2, r6
 80060c6:	463b      	mov	r3, r7
 80060c8:	f7fa f890 	bl	80001ec <__adddf3>
 80060cc:	2000      	movs	r0, #0
 80060ce:	4632      	mov	r2, r6
 80060d0:	463b      	mov	r3, r7
 80060d2:	4604      	mov	r4, r0
 80060d4:	460d      	mov	r5, r1
 80060d6:	f7fa f887 	bl	80001e8 <__aeabi_dsub>
 80060da:	4642      	mov	r2, r8
 80060dc:	464b      	mov	r3, r9
 80060de:	f7fa f883 	bl	80001e8 <__aeabi_dsub>
 80060e2:	ec53 2b18 	vmov	r2, r3, d8
 80060e6:	f7fa f87f 	bl	80001e8 <__aeabi_dsub>
 80060ea:	4602      	mov	r2, r0
 80060ec:	460b      	mov	r3, r1
 80060ee:	4650      	mov	r0, sl
 80060f0:	4659      	mov	r1, fp
 80060f2:	e610      	b.n	8005d16 <__ieee754_pow+0x31e>
 80060f4:	2401      	movs	r4, #1
 80060f6:	e6a1      	b.n	8005e3c <__ieee754_pow+0x444>
 80060f8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006148 <__ieee754_pow+0x750>
 80060fc:	e617      	b.n	8005d2e <__ieee754_pow+0x336>
 80060fe:	bf00      	nop
 8006100:	4a454eef 	.word	0x4a454eef
 8006104:	3fca7e28 	.word	0x3fca7e28
 8006108:	93c9db65 	.word	0x93c9db65
 800610c:	3fcd864a 	.word	0x3fcd864a
 8006110:	a91d4101 	.word	0xa91d4101
 8006114:	3fd17460 	.word	0x3fd17460
 8006118:	518f264d 	.word	0x518f264d
 800611c:	3fd55555 	.word	0x3fd55555
 8006120:	db6fabff 	.word	0xdb6fabff
 8006124:	3fdb6db6 	.word	0x3fdb6db6
 8006128:	33333303 	.word	0x33333303
 800612c:	3fe33333 	.word	0x3fe33333
 8006130:	e0000000 	.word	0xe0000000
 8006134:	3feec709 	.word	0x3feec709
 8006138:	dc3a03fd 	.word	0xdc3a03fd
 800613c:	3feec709 	.word	0x3feec709
 8006140:	145b01f5 	.word	0x145b01f5
 8006144:	be3e2fe0 	.word	0xbe3e2fe0
 8006148:	00000000 	.word	0x00000000
 800614c:	3ff00000 	.word	0x3ff00000
 8006150:	7ff00000 	.word	0x7ff00000
 8006154:	43400000 	.word	0x43400000
 8006158:	0003988e 	.word	0x0003988e
 800615c:	000bb679 	.word	0x000bb679
 8006160:	08006940 	.word	0x08006940
 8006164:	3ff00000 	.word	0x3ff00000
 8006168:	40080000 	.word	0x40080000
 800616c:	08006960 	.word	0x08006960
 8006170:	08006950 	.word	0x08006950
 8006174:	a3b5      	add	r3, pc, #724	; (adr r3, 800644c <__ieee754_pow+0xa54>)
 8006176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617a:	4640      	mov	r0, r8
 800617c:	4649      	mov	r1, r9
 800617e:	f7fa f835 	bl	80001ec <__adddf3>
 8006182:	4622      	mov	r2, r4
 8006184:	ec41 0b1a 	vmov	d10, r0, r1
 8006188:	462b      	mov	r3, r5
 800618a:	4630      	mov	r0, r6
 800618c:	4639      	mov	r1, r7
 800618e:	f7fa f82b 	bl	80001e8 <__aeabi_dsub>
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	ec51 0b1a 	vmov	r0, r1, d10
 800619a:	f7fa fc6d 	bl	8000a78 <__aeabi_dcmpgt>
 800619e:	2800      	cmp	r0, #0
 80061a0:	f47f ae04 	bne.w	8005dac <__ieee754_pow+0x3b4>
 80061a4:	4aa4      	ldr	r2, [pc, #656]	; (8006438 <__ieee754_pow+0xa40>)
 80061a6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80061aa:	4293      	cmp	r3, r2
 80061ac:	f340 8108 	ble.w	80063c0 <__ieee754_pow+0x9c8>
 80061b0:	151b      	asrs	r3, r3, #20
 80061b2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80061b6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80061ba:	fa4a f303 	asr.w	r3, sl, r3
 80061be:	445b      	add	r3, fp
 80061c0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80061c4:	4e9d      	ldr	r6, [pc, #628]	; (800643c <__ieee754_pow+0xa44>)
 80061c6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80061ca:	4116      	asrs	r6, r2
 80061cc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80061d0:	2000      	movs	r0, #0
 80061d2:	ea23 0106 	bic.w	r1, r3, r6
 80061d6:	f1c2 0214 	rsb	r2, r2, #20
 80061da:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80061de:	fa4a fa02 	asr.w	sl, sl, r2
 80061e2:	f1bb 0f00 	cmp.w	fp, #0
 80061e6:	4602      	mov	r2, r0
 80061e8:	460b      	mov	r3, r1
 80061ea:	4620      	mov	r0, r4
 80061ec:	4629      	mov	r1, r5
 80061ee:	bfb8      	it	lt
 80061f0:	f1ca 0a00 	rsblt	sl, sl, #0
 80061f4:	f7f9 fff8 	bl	80001e8 <__aeabi_dsub>
 80061f8:	ec41 0b19 	vmov	d9, r0, r1
 80061fc:	4642      	mov	r2, r8
 80061fe:	464b      	mov	r3, r9
 8006200:	ec51 0b19 	vmov	r0, r1, d9
 8006204:	f7f9 fff2 	bl	80001ec <__adddf3>
 8006208:	a37b      	add	r3, pc, #492	; (adr r3, 80063f8 <__ieee754_pow+0xa00>)
 800620a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800620e:	2000      	movs	r0, #0
 8006210:	4604      	mov	r4, r0
 8006212:	460d      	mov	r5, r1
 8006214:	f7fa f9a0 	bl	8000558 <__aeabi_dmul>
 8006218:	ec53 2b19 	vmov	r2, r3, d9
 800621c:	4606      	mov	r6, r0
 800621e:	460f      	mov	r7, r1
 8006220:	4620      	mov	r0, r4
 8006222:	4629      	mov	r1, r5
 8006224:	f7f9 ffe0 	bl	80001e8 <__aeabi_dsub>
 8006228:	4602      	mov	r2, r0
 800622a:	460b      	mov	r3, r1
 800622c:	4640      	mov	r0, r8
 800622e:	4649      	mov	r1, r9
 8006230:	f7f9 ffda 	bl	80001e8 <__aeabi_dsub>
 8006234:	a372      	add	r3, pc, #456	; (adr r3, 8006400 <__ieee754_pow+0xa08>)
 8006236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623a:	f7fa f98d 	bl	8000558 <__aeabi_dmul>
 800623e:	a372      	add	r3, pc, #456	; (adr r3, 8006408 <__ieee754_pow+0xa10>)
 8006240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006244:	4680      	mov	r8, r0
 8006246:	4689      	mov	r9, r1
 8006248:	4620      	mov	r0, r4
 800624a:	4629      	mov	r1, r5
 800624c:	f7fa f984 	bl	8000558 <__aeabi_dmul>
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	4640      	mov	r0, r8
 8006256:	4649      	mov	r1, r9
 8006258:	f7f9 ffc8 	bl	80001ec <__adddf3>
 800625c:	4604      	mov	r4, r0
 800625e:	460d      	mov	r5, r1
 8006260:	4602      	mov	r2, r0
 8006262:	460b      	mov	r3, r1
 8006264:	4630      	mov	r0, r6
 8006266:	4639      	mov	r1, r7
 8006268:	f7f9 ffc0 	bl	80001ec <__adddf3>
 800626c:	4632      	mov	r2, r6
 800626e:	463b      	mov	r3, r7
 8006270:	4680      	mov	r8, r0
 8006272:	4689      	mov	r9, r1
 8006274:	f7f9 ffb8 	bl	80001e8 <__aeabi_dsub>
 8006278:	4602      	mov	r2, r0
 800627a:	460b      	mov	r3, r1
 800627c:	4620      	mov	r0, r4
 800627e:	4629      	mov	r1, r5
 8006280:	f7f9 ffb2 	bl	80001e8 <__aeabi_dsub>
 8006284:	4642      	mov	r2, r8
 8006286:	4606      	mov	r6, r0
 8006288:	460f      	mov	r7, r1
 800628a:	464b      	mov	r3, r9
 800628c:	4640      	mov	r0, r8
 800628e:	4649      	mov	r1, r9
 8006290:	f7fa f962 	bl	8000558 <__aeabi_dmul>
 8006294:	a35e      	add	r3, pc, #376	; (adr r3, 8006410 <__ieee754_pow+0xa18>)
 8006296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800629a:	4604      	mov	r4, r0
 800629c:	460d      	mov	r5, r1
 800629e:	f7fa f95b 	bl	8000558 <__aeabi_dmul>
 80062a2:	a35d      	add	r3, pc, #372	; (adr r3, 8006418 <__ieee754_pow+0xa20>)
 80062a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a8:	f7f9 ff9e 	bl	80001e8 <__aeabi_dsub>
 80062ac:	4622      	mov	r2, r4
 80062ae:	462b      	mov	r3, r5
 80062b0:	f7fa f952 	bl	8000558 <__aeabi_dmul>
 80062b4:	a35a      	add	r3, pc, #360	; (adr r3, 8006420 <__ieee754_pow+0xa28>)
 80062b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ba:	f7f9 ff97 	bl	80001ec <__adddf3>
 80062be:	4622      	mov	r2, r4
 80062c0:	462b      	mov	r3, r5
 80062c2:	f7fa f949 	bl	8000558 <__aeabi_dmul>
 80062c6:	a358      	add	r3, pc, #352	; (adr r3, 8006428 <__ieee754_pow+0xa30>)
 80062c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062cc:	f7f9 ff8c 	bl	80001e8 <__aeabi_dsub>
 80062d0:	4622      	mov	r2, r4
 80062d2:	462b      	mov	r3, r5
 80062d4:	f7fa f940 	bl	8000558 <__aeabi_dmul>
 80062d8:	a355      	add	r3, pc, #340	; (adr r3, 8006430 <__ieee754_pow+0xa38>)
 80062da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062de:	f7f9 ff85 	bl	80001ec <__adddf3>
 80062e2:	4622      	mov	r2, r4
 80062e4:	462b      	mov	r3, r5
 80062e6:	f7fa f937 	bl	8000558 <__aeabi_dmul>
 80062ea:	4602      	mov	r2, r0
 80062ec:	460b      	mov	r3, r1
 80062ee:	4640      	mov	r0, r8
 80062f0:	4649      	mov	r1, r9
 80062f2:	f7f9 ff79 	bl	80001e8 <__aeabi_dsub>
 80062f6:	4604      	mov	r4, r0
 80062f8:	460d      	mov	r5, r1
 80062fa:	4602      	mov	r2, r0
 80062fc:	460b      	mov	r3, r1
 80062fe:	4640      	mov	r0, r8
 8006300:	4649      	mov	r1, r9
 8006302:	f7fa f929 	bl	8000558 <__aeabi_dmul>
 8006306:	2200      	movs	r2, #0
 8006308:	ec41 0b19 	vmov	d9, r0, r1
 800630c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006310:	4620      	mov	r0, r4
 8006312:	4629      	mov	r1, r5
 8006314:	f7f9 ff68 	bl	80001e8 <__aeabi_dsub>
 8006318:	4602      	mov	r2, r0
 800631a:	460b      	mov	r3, r1
 800631c:	ec51 0b19 	vmov	r0, r1, d9
 8006320:	f7fa fa44 	bl	80007ac <__aeabi_ddiv>
 8006324:	4632      	mov	r2, r6
 8006326:	4604      	mov	r4, r0
 8006328:	460d      	mov	r5, r1
 800632a:	463b      	mov	r3, r7
 800632c:	4640      	mov	r0, r8
 800632e:	4649      	mov	r1, r9
 8006330:	f7fa f912 	bl	8000558 <__aeabi_dmul>
 8006334:	4632      	mov	r2, r6
 8006336:	463b      	mov	r3, r7
 8006338:	f7f9 ff58 	bl	80001ec <__adddf3>
 800633c:	4602      	mov	r2, r0
 800633e:	460b      	mov	r3, r1
 8006340:	4620      	mov	r0, r4
 8006342:	4629      	mov	r1, r5
 8006344:	f7f9 ff50 	bl	80001e8 <__aeabi_dsub>
 8006348:	4642      	mov	r2, r8
 800634a:	464b      	mov	r3, r9
 800634c:	f7f9 ff4c 	bl	80001e8 <__aeabi_dsub>
 8006350:	460b      	mov	r3, r1
 8006352:	4602      	mov	r2, r0
 8006354:	493a      	ldr	r1, [pc, #232]	; (8006440 <__ieee754_pow+0xa48>)
 8006356:	2000      	movs	r0, #0
 8006358:	f7f9 ff46 	bl	80001e8 <__aeabi_dsub>
 800635c:	ec41 0b10 	vmov	d0, r0, r1
 8006360:	ee10 3a90 	vmov	r3, s1
 8006364:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006368:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800636c:	da2b      	bge.n	80063c6 <__ieee754_pow+0x9ce>
 800636e:	4650      	mov	r0, sl
 8006370:	f000 f966 	bl	8006640 <scalbn>
 8006374:	ec51 0b10 	vmov	r0, r1, d0
 8006378:	ec53 2b18 	vmov	r2, r3, d8
 800637c:	f7ff bbed 	b.w	8005b5a <__ieee754_pow+0x162>
 8006380:	4b30      	ldr	r3, [pc, #192]	; (8006444 <__ieee754_pow+0xa4c>)
 8006382:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006386:	429e      	cmp	r6, r3
 8006388:	f77f af0c 	ble.w	80061a4 <__ieee754_pow+0x7ac>
 800638c:	4b2e      	ldr	r3, [pc, #184]	; (8006448 <__ieee754_pow+0xa50>)
 800638e:	440b      	add	r3, r1
 8006390:	4303      	orrs	r3, r0
 8006392:	d009      	beq.n	80063a8 <__ieee754_pow+0x9b0>
 8006394:	ec51 0b18 	vmov	r0, r1, d8
 8006398:	2200      	movs	r2, #0
 800639a:	2300      	movs	r3, #0
 800639c:	f7fa fb4e 	bl	8000a3c <__aeabi_dcmplt>
 80063a0:	3800      	subs	r0, #0
 80063a2:	bf18      	it	ne
 80063a4:	2001      	movne	r0, #1
 80063a6:	e447      	b.n	8005c38 <__ieee754_pow+0x240>
 80063a8:	4622      	mov	r2, r4
 80063aa:	462b      	mov	r3, r5
 80063ac:	f7f9 ff1c 	bl	80001e8 <__aeabi_dsub>
 80063b0:	4642      	mov	r2, r8
 80063b2:	464b      	mov	r3, r9
 80063b4:	f7fa fb56 	bl	8000a64 <__aeabi_dcmpge>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	f43f aef3 	beq.w	80061a4 <__ieee754_pow+0x7ac>
 80063be:	e7e9      	b.n	8006394 <__ieee754_pow+0x99c>
 80063c0:	f04f 0a00 	mov.w	sl, #0
 80063c4:	e71a      	b.n	80061fc <__ieee754_pow+0x804>
 80063c6:	ec51 0b10 	vmov	r0, r1, d0
 80063ca:	4619      	mov	r1, r3
 80063cc:	e7d4      	b.n	8006378 <__ieee754_pow+0x980>
 80063ce:	491c      	ldr	r1, [pc, #112]	; (8006440 <__ieee754_pow+0xa48>)
 80063d0:	2000      	movs	r0, #0
 80063d2:	f7ff bb30 	b.w	8005a36 <__ieee754_pow+0x3e>
 80063d6:	2000      	movs	r0, #0
 80063d8:	2100      	movs	r1, #0
 80063da:	f7ff bb2c 	b.w	8005a36 <__ieee754_pow+0x3e>
 80063de:	4630      	mov	r0, r6
 80063e0:	4639      	mov	r1, r7
 80063e2:	f7ff bb28 	b.w	8005a36 <__ieee754_pow+0x3e>
 80063e6:	9204      	str	r2, [sp, #16]
 80063e8:	f7ff bb7a 	b.w	8005ae0 <__ieee754_pow+0xe8>
 80063ec:	2300      	movs	r3, #0
 80063ee:	f7ff bb64 	b.w	8005aba <__ieee754_pow+0xc2>
 80063f2:	bf00      	nop
 80063f4:	f3af 8000 	nop.w
 80063f8:	00000000 	.word	0x00000000
 80063fc:	3fe62e43 	.word	0x3fe62e43
 8006400:	fefa39ef 	.word	0xfefa39ef
 8006404:	3fe62e42 	.word	0x3fe62e42
 8006408:	0ca86c39 	.word	0x0ca86c39
 800640c:	be205c61 	.word	0xbe205c61
 8006410:	72bea4d0 	.word	0x72bea4d0
 8006414:	3e663769 	.word	0x3e663769
 8006418:	c5d26bf1 	.word	0xc5d26bf1
 800641c:	3ebbbd41 	.word	0x3ebbbd41
 8006420:	af25de2c 	.word	0xaf25de2c
 8006424:	3f11566a 	.word	0x3f11566a
 8006428:	16bebd93 	.word	0x16bebd93
 800642c:	3f66c16c 	.word	0x3f66c16c
 8006430:	5555553e 	.word	0x5555553e
 8006434:	3fc55555 	.word	0x3fc55555
 8006438:	3fe00000 	.word	0x3fe00000
 800643c:	000fffff 	.word	0x000fffff
 8006440:	3ff00000 	.word	0x3ff00000
 8006444:	4090cbff 	.word	0x4090cbff
 8006448:	3f6f3400 	.word	0x3f6f3400
 800644c:	652b82fe 	.word	0x652b82fe
 8006450:	3c971547 	.word	0x3c971547

08006454 <__ieee754_sqrt>:
 8006454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006458:	ec55 4b10 	vmov	r4, r5, d0
 800645c:	4e55      	ldr	r6, [pc, #340]	; (80065b4 <__ieee754_sqrt+0x160>)
 800645e:	43ae      	bics	r6, r5
 8006460:	ee10 0a10 	vmov	r0, s0
 8006464:	ee10 3a10 	vmov	r3, s0
 8006468:	462a      	mov	r2, r5
 800646a:	4629      	mov	r1, r5
 800646c:	d110      	bne.n	8006490 <__ieee754_sqrt+0x3c>
 800646e:	ee10 2a10 	vmov	r2, s0
 8006472:	462b      	mov	r3, r5
 8006474:	f7fa f870 	bl	8000558 <__aeabi_dmul>
 8006478:	4602      	mov	r2, r0
 800647a:	460b      	mov	r3, r1
 800647c:	4620      	mov	r0, r4
 800647e:	4629      	mov	r1, r5
 8006480:	f7f9 feb4 	bl	80001ec <__adddf3>
 8006484:	4604      	mov	r4, r0
 8006486:	460d      	mov	r5, r1
 8006488:	ec45 4b10 	vmov	d0, r4, r5
 800648c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006490:	2d00      	cmp	r5, #0
 8006492:	dc10      	bgt.n	80064b6 <__ieee754_sqrt+0x62>
 8006494:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006498:	4330      	orrs	r0, r6
 800649a:	d0f5      	beq.n	8006488 <__ieee754_sqrt+0x34>
 800649c:	b15d      	cbz	r5, 80064b6 <__ieee754_sqrt+0x62>
 800649e:	ee10 2a10 	vmov	r2, s0
 80064a2:	462b      	mov	r3, r5
 80064a4:	ee10 0a10 	vmov	r0, s0
 80064a8:	f7f9 fe9e 	bl	80001e8 <__aeabi_dsub>
 80064ac:	4602      	mov	r2, r0
 80064ae:	460b      	mov	r3, r1
 80064b0:	f7fa f97c 	bl	80007ac <__aeabi_ddiv>
 80064b4:	e7e6      	b.n	8006484 <__ieee754_sqrt+0x30>
 80064b6:	1512      	asrs	r2, r2, #20
 80064b8:	d074      	beq.n	80065a4 <__ieee754_sqrt+0x150>
 80064ba:	07d4      	lsls	r4, r2, #31
 80064bc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80064c0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80064c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80064c8:	bf5e      	ittt	pl
 80064ca:	0fda      	lsrpl	r2, r3, #31
 80064cc:	005b      	lslpl	r3, r3, #1
 80064ce:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80064d2:	2400      	movs	r4, #0
 80064d4:	0fda      	lsrs	r2, r3, #31
 80064d6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80064da:	107f      	asrs	r7, r7, #1
 80064dc:	005b      	lsls	r3, r3, #1
 80064de:	2516      	movs	r5, #22
 80064e0:	4620      	mov	r0, r4
 80064e2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80064e6:	1886      	adds	r6, r0, r2
 80064e8:	428e      	cmp	r6, r1
 80064ea:	bfde      	ittt	le
 80064ec:	1b89      	suble	r1, r1, r6
 80064ee:	18b0      	addle	r0, r6, r2
 80064f0:	18a4      	addle	r4, r4, r2
 80064f2:	0049      	lsls	r1, r1, #1
 80064f4:	3d01      	subs	r5, #1
 80064f6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80064fa:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80064fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006502:	d1f0      	bne.n	80064e6 <__ieee754_sqrt+0x92>
 8006504:	462a      	mov	r2, r5
 8006506:	f04f 0e20 	mov.w	lr, #32
 800650a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800650e:	4281      	cmp	r1, r0
 8006510:	eb06 0c05 	add.w	ip, r6, r5
 8006514:	dc02      	bgt.n	800651c <__ieee754_sqrt+0xc8>
 8006516:	d113      	bne.n	8006540 <__ieee754_sqrt+0xec>
 8006518:	459c      	cmp	ip, r3
 800651a:	d811      	bhi.n	8006540 <__ieee754_sqrt+0xec>
 800651c:	f1bc 0f00 	cmp.w	ip, #0
 8006520:	eb0c 0506 	add.w	r5, ip, r6
 8006524:	da43      	bge.n	80065ae <__ieee754_sqrt+0x15a>
 8006526:	2d00      	cmp	r5, #0
 8006528:	db41      	blt.n	80065ae <__ieee754_sqrt+0x15a>
 800652a:	f100 0801 	add.w	r8, r0, #1
 800652e:	1a09      	subs	r1, r1, r0
 8006530:	459c      	cmp	ip, r3
 8006532:	bf88      	it	hi
 8006534:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 8006538:	eba3 030c 	sub.w	r3, r3, ip
 800653c:	4432      	add	r2, r6
 800653e:	4640      	mov	r0, r8
 8006540:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8006544:	f1be 0e01 	subs.w	lr, lr, #1
 8006548:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800654c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006550:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006554:	d1db      	bne.n	800650e <__ieee754_sqrt+0xba>
 8006556:	430b      	orrs	r3, r1
 8006558:	d006      	beq.n	8006568 <__ieee754_sqrt+0x114>
 800655a:	1c50      	adds	r0, r2, #1
 800655c:	bf13      	iteet	ne
 800655e:	3201      	addne	r2, #1
 8006560:	3401      	addeq	r4, #1
 8006562:	4672      	moveq	r2, lr
 8006564:	f022 0201 	bicne.w	r2, r2, #1
 8006568:	1063      	asrs	r3, r4, #1
 800656a:	0852      	lsrs	r2, r2, #1
 800656c:	07e1      	lsls	r1, r4, #31
 800656e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006572:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006576:	bf48      	it	mi
 8006578:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800657c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8006580:	4614      	mov	r4, r2
 8006582:	e781      	b.n	8006488 <__ieee754_sqrt+0x34>
 8006584:	0ad9      	lsrs	r1, r3, #11
 8006586:	3815      	subs	r0, #21
 8006588:	055b      	lsls	r3, r3, #21
 800658a:	2900      	cmp	r1, #0
 800658c:	d0fa      	beq.n	8006584 <__ieee754_sqrt+0x130>
 800658e:	02cd      	lsls	r5, r1, #11
 8006590:	d50a      	bpl.n	80065a8 <__ieee754_sqrt+0x154>
 8006592:	f1c2 0420 	rsb	r4, r2, #32
 8006596:	fa23 f404 	lsr.w	r4, r3, r4
 800659a:	1e55      	subs	r5, r2, #1
 800659c:	4093      	lsls	r3, r2
 800659e:	4321      	orrs	r1, r4
 80065a0:	1b42      	subs	r2, r0, r5
 80065a2:	e78a      	b.n	80064ba <__ieee754_sqrt+0x66>
 80065a4:	4610      	mov	r0, r2
 80065a6:	e7f0      	b.n	800658a <__ieee754_sqrt+0x136>
 80065a8:	0049      	lsls	r1, r1, #1
 80065aa:	3201      	adds	r2, #1
 80065ac:	e7ef      	b.n	800658e <__ieee754_sqrt+0x13a>
 80065ae:	4680      	mov	r8, r0
 80065b0:	e7bd      	b.n	800652e <__ieee754_sqrt+0xda>
 80065b2:	bf00      	nop
 80065b4:	7ff00000 	.word	0x7ff00000

080065b8 <with_errno>:
 80065b8:	b570      	push	{r4, r5, r6, lr}
 80065ba:	4604      	mov	r4, r0
 80065bc:	460d      	mov	r5, r1
 80065be:	4616      	mov	r6, r2
 80065c0:	f7ff f922 	bl	8005808 <__errno>
 80065c4:	4629      	mov	r1, r5
 80065c6:	6006      	str	r6, [r0, #0]
 80065c8:	4620      	mov	r0, r4
 80065ca:	bd70      	pop	{r4, r5, r6, pc}

080065cc <xflow>:
 80065cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80065ce:	4614      	mov	r4, r2
 80065d0:	461d      	mov	r5, r3
 80065d2:	b108      	cbz	r0, 80065d8 <xflow+0xc>
 80065d4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80065d8:	e9cd 2300 	strd	r2, r3, [sp]
 80065dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065e0:	4620      	mov	r0, r4
 80065e2:	4629      	mov	r1, r5
 80065e4:	f7f9 ffb8 	bl	8000558 <__aeabi_dmul>
 80065e8:	2222      	movs	r2, #34	; 0x22
 80065ea:	b003      	add	sp, #12
 80065ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065f0:	f7ff bfe2 	b.w	80065b8 <with_errno>

080065f4 <__math_uflow>:
 80065f4:	b508      	push	{r3, lr}
 80065f6:	2200      	movs	r2, #0
 80065f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80065fc:	f7ff ffe6 	bl	80065cc <xflow>
 8006600:	ec41 0b10 	vmov	d0, r0, r1
 8006604:	bd08      	pop	{r3, pc}

08006606 <__math_oflow>:
 8006606:	b508      	push	{r3, lr}
 8006608:	2200      	movs	r2, #0
 800660a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800660e:	f7ff ffdd 	bl	80065cc <xflow>
 8006612:	ec41 0b10 	vmov	d0, r0, r1
 8006616:	bd08      	pop	{r3, pc}

08006618 <fabs>:
 8006618:	ec51 0b10 	vmov	r0, r1, d0
 800661c:	ee10 2a10 	vmov	r2, s0
 8006620:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006624:	ec43 2b10 	vmov	d0, r2, r3
 8006628:	4770      	bx	lr

0800662a <finite>:
 800662a:	b082      	sub	sp, #8
 800662c:	ed8d 0b00 	vstr	d0, [sp]
 8006630:	9801      	ldr	r0, [sp, #4]
 8006632:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8006636:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800663a:	0fc0      	lsrs	r0, r0, #31
 800663c:	b002      	add	sp, #8
 800663e:	4770      	bx	lr

08006640 <scalbn>:
 8006640:	b570      	push	{r4, r5, r6, lr}
 8006642:	ec55 4b10 	vmov	r4, r5, d0
 8006646:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800664a:	4606      	mov	r6, r0
 800664c:	462b      	mov	r3, r5
 800664e:	b99a      	cbnz	r2, 8006678 <scalbn+0x38>
 8006650:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006654:	4323      	orrs	r3, r4
 8006656:	d036      	beq.n	80066c6 <scalbn+0x86>
 8006658:	4b39      	ldr	r3, [pc, #228]	; (8006740 <scalbn+0x100>)
 800665a:	4629      	mov	r1, r5
 800665c:	ee10 0a10 	vmov	r0, s0
 8006660:	2200      	movs	r2, #0
 8006662:	f7f9 ff79 	bl	8000558 <__aeabi_dmul>
 8006666:	4b37      	ldr	r3, [pc, #220]	; (8006744 <scalbn+0x104>)
 8006668:	429e      	cmp	r6, r3
 800666a:	4604      	mov	r4, r0
 800666c:	460d      	mov	r5, r1
 800666e:	da10      	bge.n	8006692 <scalbn+0x52>
 8006670:	a32b      	add	r3, pc, #172	; (adr r3, 8006720 <scalbn+0xe0>)
 8006672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006676:	e03a      	b.n	80066ee <scalbn+0xae>
 8006678:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800667c:	428a      	cmp	r2, r1
 800667e:	d10c      	bne.n	800669a <scalbn+0x5a>
 8006680:	ee10 2a10 	vmov	r2, s0
 8006684:	4620      	mov	r0, r4
 8006686:	4629      	mov	r1, r5
 8006688:	f7f9 fdb0 	bl	80001ec <__adddf3>
 800668c:	4604      	mov	r4, r0
 800668e:	460d      	mov	r5, r1
 8006690:	e019      	b.n	80066c6 <scalbn+0x86>
 8006692:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006696:	460b      	mov	r3, r1
 8006698:	3a36      	subs	r2, #54	; 0x36
 800669a:	4432      	add	r2, r6
 800669c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80066a0:	428a      	cmp	r2, r1
 80066a2:	dd08      	ble.n	80066b6 <scalbn+0x76>
 80066a4:	2d00      	cmp	r5, #0
 80066a6:	a120      	add	r1, pc, #128	; (adr r1, 8006728 <scalbn+0xe8>)
 80066a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066ac:	da1c      	bge.n	80066e8 <scalbn+0xa8>
 80066ae:	a120      	add	r1, pc, #128	; (adr r1, 8006730 <scalbn+0xf0>)
 80066b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066b4:	e018      	b.n	80066e8 <scalbn+0xa8>
 80066b6:	2a00      	cmp	r2, #0
 80066b8:	dd08      	ble.n	80066cc <scalbn+0x8c>
 80066ba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80066be:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80066c2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80066c6:	ec45 4b10 	vmov	d0, r4, r5
 80066ca:	bd70      	pop	{r4, r5, r6, pc}
 80066cc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80066d0:	da19      	bge.n	8006706 <scalbn+0xc6>
 80066d2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80066d6:	429e      	cmp	r6, r3
 80066d8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80066dc:	dd0a      	ble.n	80066f4 <scalbn+0xb4>
 80066de:	a112      	add	r1, pc, #72	; (adr r1, 8006728 <scalbn+0xe8>)
 80066e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d1e2      	bne.n	80066ae <scalbn+0x6e>
 80066e8:	a30f      	add	r3, pc, #60	; (adr r3, 8006728 <scalbn+0xe8>)
 80066ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ee:	f7f9 ff33 	bl	8000558 <__aeabi_dmul>
 80066f2:	e7cb      	b.n	800668c <scalbn+0x4c>
 80066f4:	a10a      	add	r1, pc, #40	; (adr r1, 8006720 <scalbn+0xe0>)
 80066f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d0b8      	beq.n	8006670 <scalbn+0x30>
 80066fe:	a10e      	add	r1, pc, #56	; (adr r1, 8006738 <scalbn+0xf8>)
 8006700:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006704:	e7b4      	b.n	8006670 <scalbn+0x30>
 8006706:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800670a:	3236      	adds	r2, #54	; 0x36
 800670c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006710:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8006714:	4620      	mov	r0, r4
 8006716:	4b0c      	ldr	r3, [pc, #48]	; (8006748 <scalbn+0x108>)
 8006718:	2200      	movs	r2, #0
 800671a:	e7e8      	b.n	80066ee <scalbn+0xae>
 800671c:	f3af 8000 	nop.w
 8006720:	c2f8f359 	.word	0xc2f8f359
 8006724:	01a56e1f 	.word	0x01a56e1f
 8006728:	8800759c 	.word	0x8800759c
 800672c:	7e37e43c 	.word	0x7e37e43c
 8006730:	8800759c 	.word	0x8800759c
 8006734:	fe37e43c 	.word	0xfe37e43c
 8006738:	c2f8f359 	.word	0xc2f8f359
 800673c:	81a56e1f 	.word	0x81a56e1f
 8006740:	43500000 	.word	0x43500000
 8006744:	ffff3cb0 	.word	0xffff3cb0
 8006748:	3c900000 	.word	0x3c900000

0800674c <_init>:
 800674c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800674e:	bf00      	nop
 8006750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006752:	bc08      	pop	{r3}
 8006754:	469e      	mov	lr, r3
 8006756:	4770      	bx	lr

08006758 <_fini>:
 8006758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800675a:	bf00      	nop
 800675c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800675e:	bc08      	pop	{r3}
 8006760:	469e      	mov	lr, r3
 8006762:	4770      	bx	lr
