Protel Design System Design Rule Check
PCB File : D:\AD20\self\±àÂëÆ÷\±àÂëÆ÷f103\PCB1.PcbDoc
Date     : 2021/6/1
Time     : 22:47:16

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Pad U3-2(7600mil,281.575mil) on Top Layer And Pad R19-1(7645.63mil,310mil) on Top Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.559mil < 10mil) Between Pad SW4-3(8232.047mil,311.417mil) on Multi-Layer And Pad R18-2(8164.37mil,310mil) on Top Layer [Top Solder] Mask Sliver [4.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.315mil < 10mil) Between Pad U3-1(7550mil,281.575mil) on Top Layer And Pad C19-2(7500.039mil,310mil) on Top Layer [Top Solder] Mask Sliver [7.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW1-2(13140mil,293.74mil) on Multi-Layer And Pad SW1-3(13140mil,372.48mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad SW1-1(13140mil,215mil) on Multi-Layer And Pad SW1-2(13140mil,293.74mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
Rule Violations :5

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6054.134mil,278.504mil)(6195.866mil,278.504mil) on Top Overlay And Pad R23-1(6085.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.685mil < 10mil) Between Text "R23" (6112mil,305mil) on Top Overlay And Pad R23-1(6085.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6054.134mil,278.504mil)(6054.134mil,341.496mil) on Top Overlay And Pad R23-1(6085.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6054.134mil,341.496mil)(6195.866mil,341.496mil) on Top Overlay And Pad R23-1(6085.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6054.134mil,278.504mil)(6195.866mil,278.504mil) on Top Overlay And Pad R23-2(6164.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.027mil < 10mil) Between Text "R23" (6112mil,305mil) on Top Overlay And Pad R23-2(6164.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6195.866mil,278.504mil)(6195.866mil,341.496mil) on Top Overlay And Pad R23-2(6164.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6054.134mil,341.496mil)(6195.866mil,341.496mil) on Top Overlay And Pad R23-2(6164.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6564.095mil,1453.504mil)(6705.827mil,1453.504mil) on Top Overlay And Pad R22-1(6595.591mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.724mil < 10mil) Between Text "R22" (6622mil,1480mil) on Top Overlay And Pad R22-1(6595.591mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6564.095mil,1453.504mil)(6564.095mil,1516.496mil) on Top Overlay And Pad R22-1(6595.591mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6564.095mil,1516.496mil)(6705.827mil,1516.496mil) on Top Overlay And Pad R22-1(6595.591mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6564.095mil,1453.504mil)(6705.827mil,1453.504mil) on Top Overlay And Pad R22-2(6674.331mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.988mil < 10mil) Between Text "R22" (6622mil,1480mil) on Top Overlay And Pad R22-2(6674.331mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6705.827mil,1453.504mil)(6705.827mil,1516.496mil) on Top Overlay And Pad R22-2(6674.331mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6564.095mil,1516.496mil)(6705.827mil,1516.496mil) on Top Overlay And Pad R22-2(6674.331mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7839.173mil,2403.504mil)(7839.173mil,2466.496mil) on Top Overlay And Pad R21-1(7870.669mil,2435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7839.173mil,2403.504mil)(7980.906mil,2403.504mil) on Top Overlay And Pad R21-1(7870.669mil,2435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Text "R21" (7898mil,2430mil) on Top Overlay And Pad R21-1(7870.669mil,2435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7839.173mil,2466.496mil)(7980.906mil,2466.496mil) on Top Overlay And Pad R21-1(7870.669mil,2435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7839.173mil,2403.504mil)(7980.906mil,2403.504mil) on Top Overlay And Pad R21-2(7949.409mil,2435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.399mil < 10mil) Between Text "R21" (7898mil,2430mil) on Top Overlay And Pad R21-2(7949.409mil,2435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7980.906mil,2403.504mil)(7980.906mil,2466.496mil) on Top Overlay And Pad R21-2(7949.409mil,2435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7839.173mil,2466.496mil)(7980.906mil,2466.496mil) on Top Overlay And Pad R21-2(7949.409mil,2435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6954.134mil,278.504mil)(7095.866mil,278.504mil) on Top Overlay And Pad R20-1(6985.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.685mil < 10mil) Between Text "R20" (7012mil,305mil) on Top Overlay And Pad R20-1(6985.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6954.134mil,278.504mil)(6954.134mil,341.496mil) on Top Overlay And Pad R20-1(6985.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6954.134mil,341.496mil)(7095.866mil,341.496mil) on Top Overlay And Pad R20-1(6985.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6954.134mil,278.504mil)(7095.866mil,278.504mil) on Top Overlay And Pad R20-2(7064.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.027mil < 10mil) Between Text "R20" (7012mil,305mil) on Top Overlay And Pad R20-2(7064.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7095.866mil,278.504mil)(7095.866mil,341.496mil) on Top Overlay And Pad R20-2(7064.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6954.134mil,341.496mil)(7095.866mil,341.496mil) on Top Overlay And Pad R20-2(7064.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7614.134mil,278.504mil)(7755.866mil,278.504mil) on Top Overlay And Pad R19-1(7645.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Text "R19" (7673mil,305mil) on Top Overlay And Pad R19-1(7645.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7614.134mil,278.504mil)(7614.134mil,341.496mil) on Top Overlay And Pad R19-1(7645.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad R19-1(7645.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7614.134mil,341.496mil)(7755.866mil,341.496mil) on Top Overlay And Pad R19-1(7645.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7614.134mil,278.504mil)(7755.866mil,278.504mil) on Top Overlay And Pad R19-2(7724.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.693mil < 10mil) Between Text "R19" (7673mil,305mil) on Top Overlay And Pad R19-2(7724.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7755.866mil,278.504mil)(7755.866mil,341.496mil) on Top Overlay And Pad R19-2(7724.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad R19-2(7724.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7614.134mil,341.496mil)(7755.866mil,341.496mil) on Top Overlay And Pad R19-2(7724.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8054.134mil,278.504mil)(8054.134mil,341.496mil) on Top Overlay And Pad R18-1(8085.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8054.134mil,341.496mil)(8195.866mil,341.496mil) on Top Overlay And Pad R18-1(8085.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8054.134mil,278.504mil)(8195.866mil,278.504mil) on Top Overlay And Pad R18-1(8085.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Text "R18" (8113mil,305mil) on Top Overlay And Pad R18-1(8085.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8195.866mil,278.504mil)(8195.866mil,341.496mil) on Top Overlay And Pad R18-2(8164.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8054.134mil,341.496mil)(8195.866mil,341.496mil) on Top Overlay And Pad R18-2(8164.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8054.134mil,278.504mil)(8195.866mil,278.504mil) on Top Overlay And Pad R18-2(8164.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.693mil < 10mil) Between Text "R18" (8113mil,305mil) on Top Overlay And Pad R18-2(8164.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8494.134mil,278.504mil)(8494.134mil,341.496mil) on Top Overlay And Pad R17-1(8525.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8494.134mil,341.496mil)(8635.866mil,341.496mil) on Top Overlay And Pad R17-1(8525.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8494.134mil,278.504mil)(8635.866mil,278.504mil) on Top Overlay And Pad R17-1(8525.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Text "R17" (8553mil,305mil) on Top Overlay And Pad R17-1(8525.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8635.866mil,278.504mil)(8635.866mil,341.496mil) on Top Overlay And Pad R17-2(8604.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8494.134mil,341.496mil)(8635.866mil,341.496mil) on Top Overlay And Pad R17-2(8604.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8494.134mil,278.504mil)(8635.866mil,278.504mil) on Top Overlay And Pad R17-2(8604.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.693mil < 10mil) Between Text "R17" (8553mil,305mil) on Top Overlay And Pad R17-2(8604.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8274.134mil,278.504mil)(8274.134mil,341.496mil) on Top Overlay And Pad R16-1(8305.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8274.134mil,341.496mil)(8415.866mil,341.496mil) on Top Overlay And Pad R16-1(8305.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Track (8253.701mil,277.953mil)(8466.299mil,277.953mil) on Top Overlay And Pad R16-1(8305.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8274.134mil,278.504mil)(8415.866mil,278.504mil) on Top Overlay And Pad R16-1(8305.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Text "R16" (8333mil,305mil) on Top Overlay And Pad R16-1(8305.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (8360mil,400mil) on Top Overlay And Pad R16-1(8305.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8415.866mil,278.504mil)(8415.866mil,341.496mil) on Top Overlay And Pad R16-2(8384.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8274.134mil,341.496mil)(8415.866mil,341.496mil) on Top Overlay And Pad R16-2(8384.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Track (8253.701mil,277.953mil)(8466.299mil,277.953mil) on Top Overlay And Pad R16-2(8384.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8274.134mil,278.504mil)(8415.866mil,278.504mil) on Top Overlay And Pad R16-2(8384.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.693mil < 10mil) Between Text "R16" (8333mil,305mil) on Top Overlay And Pad R16-2(8384.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (8360mil,400mil) on Top Overlay And Pad R16-2(8384.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8934.134mil,278.504mil)(8934.134mil,341.496mil) on Top Overlay And Pad R15-1(8965.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8934.134mil,278.504mil)(9075.866mil,278.504mil) on Top Overlay And Pad R15-1(8965.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Text "R15" (8993mil,305mil) on Top Overlay And Pad R15-1(8965.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8934.134mil,341.496mil)(9075.866mil,341.496mil) on Top Overlay And Pad R15-1(8965.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8934.134mil,278.504mil)(9075.866mil,278.504mil) on Top Overlay And Pad R15-2(9044.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.693mil < 10mil) Between Text "R15" (8993mil,305mil) on Top Overlay And Pad R15-2(9044.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9075.866mil,278.504mil)(9075.866mil,341.496mil) on Top Overlay And Pad R15-2(9044.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8934.134mil,341.496mil)(9075.866mil,341.496mil) on Top Overlay And Pad R15-2(9044.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8714.134mil,278.504mil)(8714.134mil,341.496mil) on Top Overlay And Pad R14-1(8745.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8714.134mil,341.496mil)(8855.866mil,341.496mil) on Top Overlay And Pad R14-1(8745.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Track (8638.701mil,277.953mil)(8851.299mil,277.953mil) on Top Overlay And Pad R14-1(8745.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8714.134mil,278.504mil)(8855.866mil,278.504mil) on Top Overlay And Pad R14-1(8745.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Text "R14" (8773mil,305mil) on Top Overlay And Pad R14-1(8745.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (8745mil,400mil) on Top Overlay And Pad R14-1(8745.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8855.866mil,278.504mil)(8855.866mil,341.496mil) on Top Overlay And Pad R14-2(8824.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8714.134mil,341.496mil)(8855.866mil,341.496mil) on Top Overlay And Pad R14-2(8824.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Track (8638.701mil,277.953mil)(8851.299mil,277.953mil) on Top Overlay And Pad R14-2(8824.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8714.134mil,278.504mil)(8855.866mil,278.504mil) on Top Overlay And Pad R14-2(8824.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.693mil < 10mil) Between Text "R14" (8773mil,305mil) on Top Overlay And Pad R14-2(8824.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.68mil < 10mil) Between Arc (8745mil,400mil) on Top Overlay And Pad R14-2(8824.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9814.134mil,278.504mil)(9955.866mil,278.504mil) on Top Overlay And Pad R13-1(9845.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Text "R13" (9873mil,305mil) on Top Overlay And Pad R13-1(9845.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9814.134mil,341.496mil)(9955.866mil,341.496mil) on Top Overlay And Pad R13-1(9845.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9814.134mil,278.504mil)(9814.134mil,341.496mil) on Top Overlay And Pad R13-1(9845.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9814.134mil,278.504mil)(9955.866mil,278.504mil) on Top Overlay And Pad R13-2(9924.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.693mil < 10mil) Between Text "R13" (9873mil,305mil) on Top Overlay And Pad R13-2(9924.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9814.134mil,341.496mil)(9955.866mil,341.496mil) on Top Overlay And Pad R13-2(9924.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9955.866mil,278.504mil)(9955.866mil,341.496mil) on Top Overlay And Pad R13-2(9924.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9594.134mil,278.504mil)(9735.866mil,278.504mil) on Top Overlay And Pad R12-1(9625.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Text "R12" (9653mil,305mil) on Top Overlay And Pad R12-1(9625.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9594.134mil,341.496mil)(9735.866mil,341.496mil) on Top Overlay And Pad R12-1(9625.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9594.134mil,278.504mil)(9594.134mil,341.496mil) on Top Overlay And Pad R12-1(9625.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9594.134mil,278.504mil)(9735.866mil,278.504mil) on Top Overlay And Pad R12-2(9704.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.693mil < 10mil) Between Text "R12" (9653mil,305mil) on Top Overlay And Pad R12-2(9704.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9594.134mil,341.496mil)(9735.866mil,341.496mil) on Top Overlay And Pad R12-2(9704.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9735.866mil,278.504mil)(9735.866mil,341.496mil) on Top Overlay And Pad R12-2(9704.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.685mil < 10mil) Between Text "R11" (10094mil,305mil) on Top Overlay And Pad R11-1(10065.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10034.134mil,278.504mil)(10175.866mil,278.504mil) on Top Overlay And Pad R11-1(10065.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10034.134mil,278.504mil)(10034.134mil,341.496mil) on Top Overlay And Pad R11-1(10065.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10034.134mil,341.496mil)(10175.866mil,341.496mil) on Top Overlay And Pad R11-1(10065.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.025mil < 10mil) Between Text "R11" (10094mil,305mil) on Top Overlay And Pad R11-2(10144.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10034.134mil,278.504mil)(10175.866mil,278.504mil) on Top Overlay And Pad R11-2(10144.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10034.134mil,341.496mil)(10175.866mil,341.496mil) on Top Overlay And Pad R11-2(10144.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10175.866mil,278.504mil)(10175.866mil,341.496mil) on Top Overlay And Pad R11-2(10144.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10459.134mil,278.504mil)(10459.134mil,341.496mil) on Top Overlay And Pad R10-1(10490.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10459.134mil,278.504mil)(10600.866mil,278.504mil) on Top Overlay And Pad R10-1(10490.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Text "R10" (10518mil,305mil) on Top Overlay And Pad R10-1(10490.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10459.134mil,341.496mil)(10600.866mil,341.496mil) on Top Overlay And Pad R10-1(10490.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10459.134mil,278.504mil)(10600.866mil,278.504mil) on Top Overlay And Pad R10-2(10569.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.693mil < 10mil) Between Text "R10" (10518mil,305mil) on Top Overlay And Pad R10-2(10569.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10459.134mil,341.496mil)(10600.866mil,341.496mil) on Top Overlay And Pad R10-2(10569.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10600.866mil,278.504mil)(10600.866mil,341.496mil) on Top Overlay And Pad R10-2(10569.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3048.504mil,1461.496mil)(3190.236mil,1461.496mil) on Top Overlay And Pad R9-1(3080mil,1430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3048.504mil,1398.504mil)(3048.504mil,1461.496mil) on Top Overlay And Pad R9-1(3080mil,1430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3048.504mil,1398.504mil)(3190.236mil,1398.504mil) on Top Overlay And Pad R9-1(3080mil,1430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3048.504mil,1461.496mil)(3190.236mil,1461.496mil) on Top Overlay And Pad R9-2(3158.74mil,1430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3190.236mil,1398.504mil)(3190.236mil,1461.496mil) on Top Overlay And Pad R9-2(3158.74mil,1430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3048.504mil,1398.504mil)(3190.236mil,1398.504mil) on Top Overlay And Pad R9-2(3158.74mil,1430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10679.134mil,278.504mil)(10679.134mil,341.496mil) on Top Overlay And Pad R8-1(10710.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10679.134mil,278.504mil)(10820.866mil,278.504mil) on Top Overlay And Pad R8-1(10710.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10679.134mil,341.496mil)(10820.866mil,341.496mil) on Top Overlay And Pad R8-1(10710.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10820.866mil,278.504mil)(10820.866mil,341.496mil) on Top Overlay And Pad R8-2(10789.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10679.134mil,278.504mil)(10820.866mil,278.504mil) on Top Overlay And Pad R8-2(10789.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10679.134mil,341.496mil)(10820.866mil,341.496mil) on Top Overlay And Pad R8-2(10789.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11269.134mil,278.504mil)(11269.134mil,341.496mil) on Top Overlay And Pad R6-1(11300.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11269.134mil,341.496mil)(11410.866mil,341.496mil) on Top Overlay And Pad R6-1(11300.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11269.134mil,278.504mil)(11410.866mil,278.504mil) on Top Overlay And Pad R6-1(11300.63mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11269.134mil,341.496mil)(11410.866mil,341.496mil) on Top Overlay And Pad R6-2(11379.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11269.134mil,278.504mil)(11410.866mil,278.504mil) on Top Overlay And Pad R6-2(11379.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11410.866mil,278.504mil)(11410.866mil,341.496mil) on Top Overlay And Pad R6-2(11379.37mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11193.937mil,285mil) on Top Overlay And Pad C11-2(11175.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (11157.717mil,269.252mil)(11193.937mil,269.252mil) on Top Overlay And Pad C11-2(11175.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (11209.685mil,285mil)(11209.685mil,335mil) on Top Overlay And Pad C11-2(11175.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.545mil < 10mil) Between Text "C11" (11129mil,305mil) on Top Overlay And Pad C11-2(11175.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11193.937mil,335mil) on Top Overlay And Pad C11-2(11175.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (11157.717mil,350.748mil)(11193.937mil,350.748mil) on Top Overlay And Pad C11-2(11175.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (11070.315mil,285mil)(11070.315mil,335mil) on Top Overlay And Pad C11-1(11104.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11086.063mil,285mil) on Top Overlay And Pad C11-1(11104.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (11086.063mil,269.252mil)(11122.283mil,269.252mil) on Top Overlay And Pad C11-1(11104.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mil < 10mil) Between Text "C11" (11129mil,305mil) on Top Overlay And Pad C11-1(11104.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11086.063mil,335mil) on Top Overlay And Pad C11-1(11104.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (11086.063mil,350.748mil)(11122.283mil,350.748mil) on Top Overlay And Pad C11-1(11104.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C12" (10298mil,305mil) on Top Overlay And Pad C12-2(10345.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10327.717mil,269.252mil)(10363.937mil,269.252mil) on Top Overlay And Pad C12-2(10345.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10363.937mil,285mil) on Top Overlay And Pad C12-2(10345.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10379.685mil,285mil)(10379.685mil,335mil) on Top Overlay And Pad C12-2(10345.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10327.717mil,350.748mil)(10363.937mil,350.748mil) on Top Overlay And Pad C12-2(10345.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10363.937mil,335mil) on Top Overlay And Pad C12-2(10345.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10240.315mil,285mil)(10240.315mil,335mil) on Top Overlay And Pad C12-1(10274.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10256.063mil,285mil) on Top Overlay And Pad C12-1(10274.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10256.063mil,269.252mil)(10292.283mil,269.252mil) on Top Overlay And Pad C12-1(10274.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C12" (10298mil,305mil) on Top Overlay And Pad C12-1(10274.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10256.063mil,335mil) on Top Overlay And Pad C12-1(10274.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (10256.063mil,350.748mil)(10292.283mil,350.748mil) on Top Overlay And Pad C12-1(10274.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9462.717mil,350.748mil)(9498.937mil,350.748mil) on Top Overlay And Pad C15-2(9480.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9498.937mil,335mil) on Top Overlay And Pad C15-2(9480.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C15" (9433mil,305mil) on Top Overlay And Pad C15-2(9480.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9462.717mil,269.252mil)(9498.937mil,269.252mil) on Top Overlay And Pad C15-2(9480.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9498.937mil,285mil) on Top Overlay And Pad C15-2(9480.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9514.685mil,285mil)(9514.685mil,335mil) on Top Overlay And Pad C15-2(9480.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9375.315mil,285mil)(9375.315mil,335mil) on Top Overlay And Pad C15-1(9409.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9391.063mil,285mil) on Top Overlay And Pad C15-1(9409.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9391.063mil,269.252mil)(9427.283mil,269.252mil) on Top Overlay And Pad C15-1(9409.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9391.063mil,335mil) on Top Overlay And Pad C15-1(9409.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9391.063mil,350.748mil)(9427.283mil,350.748mil) on Top Overlay And Pad C15-1(9409.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C15" (9433mil,305mil) on Top Overlay And Pad C15-1(9409.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C16" (9213mil,305mil) on Top Overlay And Pad C16-2(9260.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9242.717mil,269.252mil)(9278.937mil,269.252mil) on Top Overlay And Pad C16-2(9260.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9278.937mil,285mil) on Top Overlay And Pad C16-2(9260.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9242.717mil,350.748mil)(9278.937mil,350.748mil) on Top Overlay And Pad C16-2(9260.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9278.937mil,335mil) on Top Overlay And Pad C16-2(9260.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9294.685mil,285mil)(9294.685mil,335mil) on Top Overlay And Pad C16-2(9260.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9155.315mil,285mil)(9155.315mil,335mil) on Top Overlay And Pad C16-1(9189.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9171.063mil,285mil) on Top Overlay And Pad C16-1(9189.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9171.063mil,269.252mil)(9207.283mil,269.252mil) on Top Overlay And Pad C16-1(9189.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C16" (9213mil,305mil) on Top Overlay And Pad C16-1(9189.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9171.063mil,335mil) on Top Overlay And Pad C16-1(9189.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (9171.063mil,350.748mil)(9207.283mil,350.748mil) on Top Overlay And Pad C16-1(9189.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7922.717mil,269.252mil)(7958.937mil,269.252mil) on Top Overlay And Pad C18-2(7940.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7958.937mil,285mil) on Top Overlay And Pad C18-2(7940.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C18" (7893mil,305mil) on Top Overlay And Pad C18-2(7940.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7974.685mil,285mil)(7974.685mil,335mil) on Top Overlay And Pad C18-2(7940.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad C18-2(7940.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7958.937mil,335mil) on Top Overlay And Pad C18-2(7940.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7922.717mil,350.748mil)(7958.937mil,350.748mil) on Top Overlay And Pad C18-2(7940.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7921.85mil,423.307mil)(7921.85mil,336.693mil) on Top Overlay And Pad C18-2(7940.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7851.063mil,269.252mil)(7887.283mil,269.252mil) on Top Overlay And Pad C18-1(7869.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7851.063mil,285mil) on Top Overlay And Pad C18-1(7869.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C18" (7893mil,305mil) on Top Overlay And Pad C18-1(7869.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7835.315mil,285mil)(7835.315mil,335mil) on Top Overlay And Pad C18-1(7869.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad C18-1(7869.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7851.063mil,335mil) on Top Overlay And Pad C18-1(7869.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7851.063mil,350.748mil)(7887.283mil,350.748mil) on Top Overlay And Pad C18-1(7869.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7482.717mil,269.252mil)(7518.937mil,269.252mil) on Top Overlay And Pad C19-2(7500.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7518.937mil,285mil) on Top Overlay And Pad C19-2(7500.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C19" (7453mil,305mil) on Top Overlay And Pad C19-2(7500.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7534.685mil,285mil)(7534.685mil,335mil) on Top Overlay And Pad C19-2(7500.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.323mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad C19-2(7500.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7518.937mil,335mil) on Top Overlay And Pad C19-2(7500.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7482.717mil,350.748mil)(7518.937mil,350.748mil) on Top Overlay And Pad C19-2(7500.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.323mil < 10mil) Between Track (7528.15mil,336.693mil)(7528.15mil,423.307mil) on Top Overlay And Pad C19-2(7500.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7411.063mil,269.252mil)(7447.283mil,269.252mil) on Top Overlay And Pad C19-1(7429.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7411.063mil,285mil) on Top Overlay And Pad C19-1(7429.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C19" (7453mil,305mil) on Top Overlay And Pad C19-1(7429.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7395.315mil,285mil)(7395.315mil,335mil) on Top Overlay And Pad C19-1(7429.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7411.063mil,335mil) on Top Overlay And Pad C19-1(7429.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7411.063mil,350.748mil)(7447.283mil,350.748mil) on Top Overlay And Pad C19-1(7429.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7272.717mil,269.252mil)(7308.937mil,269.252mil) on Top Overlay And Pad C21-2(7290.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7308.937mil,285mil) on Top Overlay And Pad C21-2(7290.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C21" (7243mil,305mil) on Top Overlay And Pad C21-2(7290.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7324.685mil,285mil)(7324.685mil,335mil) on Top Overlay And Pad C21-2(7290.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7308.937mil,335mil) on Top Overlay And Pad C21-2(7290.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7272.717mil,350.748mil)(7308.937mil,350.748mil) on Top Overlay And Pad C21-2(7290.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7201.063mil,285mil) on Top Overlay And Pad C21-1(7219.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7185.315mil,285mil)(7185.315mil,335mil) on Top Overlay And Pad C21-1(7219.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7201.063mil,335mil) on Top Overlay And Pad C21-1(7219.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7201.063mil,269.252mil)(7237.283mil,269.252mil) on Top Overlay And Pad C21-1(7219.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C21" (7243mil,305mil) on Top Overlay And Pad C21-1(7219.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7201.063mil,350.748mil)(7237.283mil,350.748mil) on Top Overlay And Pad C21-1(7219.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C24" (6572mil,305mil) on Top Overlay And Pad C24-2(6620.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6602.717mil,269.252mil)(6638.937mil,269.252mil) on Top Overlay And Pad C24-2(6620.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6638.937mil,285mil) on Top Overlay And Pad C24-2(6620.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6654.685mil,285mil)(6654.685mil,335mil) on Top Overlay And Pad C24-2(6620.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6638.937mil,335mil) on Top Overlay And Pad C24-2(6620.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6602.717mil,350.748mil)(6638.937mil,350.748mil) on Top Overlay And Pad C24-2(6620.039mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6531.063mil,269.252mil)(6567.283mil,269.252mil) on Top Overlay And Pad C24-1(6549.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (6531.063mil,285mil) on Top Overlay And Pad C24-1(6549.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C24" (6572mil,305mil) on Top Overlay And Pad C24-1(6549.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6515.315mil,285mil)(6515.315mil,335mil) on Top Overlay And Pad C24-1(6549.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (6531.063mil,335mil) on Top Overlay And Pad C24-1(6549.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6531.063mil,350.748mil)(6567.283mil,350.748mil) on Top Overlay And Pad C24-1(6549.961mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (12300.118mil,78.11mil)(12300.118mil,341.89mil) on Top Overlay And Pad U2-4(12359.173mil,210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (12189.882mil,78.11mil)(12189.882mil,341.89mil) on Top Overlay And Pad U2-3(12130.827mil,119.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (12189.882mil,78.11mil)(12189.882mil,341.89mil) on Top Overlay And Pad U2-2(12130.827mil,210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (12189.882mil,78.11mil)(12189.882mil,341.89mil) on Top Overlay And Pad U2-1(12130.827mil,300.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (2567.008mil,1994.094mil)(2602.441mil,1994.094mil) on Top Overlay And Pad Y1-1(2630mil,2044.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (2657.559mil,1994.094mil)(2692.992mil,1994.094mil) on Top Overlay And Pad Y1-1(2630mil,2044.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (2567.008mil,2255.905mil)(2602.441mil,2255.905mil) on Top Overlay And Pad Y1-2(2630mil,2205.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (2657.559mil,2255.905mil)(2692.992mil,2255.905mil) on Top Overlay And Pad Y1-2(2630mil,2205.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.09mil < 10mil) Between Arc (2756.886mil,2342.984mil) on Top Overlay And Pad U1-1(2775mil,2322.172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6146.654mil,83.504mil)(6195.866mil,83.504mil) on Top Overlay And Pad C13-2(6164.37mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.693mil < 10mil) Between Text "C13" (6113mil,110mil) on Top Overlay And Pad C13-2(6164.37mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6195.866mil,83.504mil)(6195.866mil,146.496mil) on Top Overlay And Pad C13-2(6164.37mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6146.654mil,146.496mil)(6195.866mil,146.496mil) on Top Overlay And Pad C13-2(6164.37mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6054.134mil,83.504mil)(6103.347mil,83.504mil) on Top Overlay And Pad C13-1(6085.63mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.685mil < 10mil) Between Text "C13" (6113mil,110mil) on Top Overlay And Pad C13-1(6085.63mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6054.134mil,83.504mil)(6054.134mil,146.496mil) on Top Overlay And Pad C13-1(6085.63mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6054.134mil,146.496mil)(6103.347mil,146.496mil) on Top Overlay And Pad C13-1(6085.63mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6274.134mil,83.504mil)(6415.866mil,83.504mil) on Top Overlay And Pad R3-2(6384.37mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6415.866mil,83.504mil)(6415.866mil,146.496mil) on Top Overlay And Pad R3-2(6384.37mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6274.134mil,146.496mil)(6415.866mil,146.496mil) on Top Overlay And Pad R3-2(6384.37mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6274.134mil,83.504mil)(6415.866mil,83.504mil) on Top Overlay And Pad R3-1(6305.63mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6274.134mil,83.504mil)(6274.134mil,146.496mil) on Top Overlay And Pad R3-1(6305.63mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6274.134mil,146.496mil)(6415.866mil,146.496mil) on Top Overlay And Pad R3-1(6305.63mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6562.717mil,74.252mil)(6614.685mil,74.252mil) on Top Overlay And Pad R4-2(6580.039mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.543mil < 10mil) Between Text "R4" (6537mil,110mil) on Top Overlay And Pad R4-2(6580.039mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6562.717mil,155.748mil)(6614.685mil,155.748mil) on Top Overlay And Pad R4-2(6580.039mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6614.685mil,74.252mil)(6614.685mil,155.748mil) on Top Overlay And Pad R4-2(6580.039mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6475.315mil,74.252mil)(6527.283mil,74.252mil) on Top Overlay And Pad R4-1(6509.961mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.205mil < 10mil) Between Text "R4" (6537mil,110mil) on Top Overlay And Pad R4-1(6509.961mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6475.315mil,74.252mil)(6475.315mil,155.748mil) on Top Overlay And Pad R4-1(6509.961mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6475.315mil,155.748mil)(6527.283mil,155.748mil) on Top Overlay And Pad R4-1(6509.961mil,115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12116.654mil,463.504mil)(12165.866mil,463.504mil) on Top Overlay And Pad C1-2(12134.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12165.866mil,463.504mil)(12165.866mil,526.496mil) on Top Overlay And Pad C1-2(12134.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12116.654mil,526.496mil)(12165.866mil,526.496mil) on Top Overlay And Pad C1-2(12134.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12024.134mil,463.504mil)(12073.347mil,463.504mil) on Top Overlay And Pad C1-1(12055.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12024.134mil,463.504mil)(12024.134mil,526.496mil) on Top Overlay And Pad C1-1(12055.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12024.134mil,526.496mil)(12073.347mil,526.496mil) on Top Overlay And Pad C1-1(12055.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11521.654mil,463.504mil)(11570.866mil,463.504mil) on Top Overlay And Pad C2-2(11539.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11521.654mil,526.496mil)(11570.866mil,526.496mil) on Top Overlay And Pad C2-2(11539.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11570.866mil,463.504mil)(11570.866mil,526.496mil) on Top Overlay And Pad C2-2(11539.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11429.134mil,463.504mil)(11478.347mil,463.504mil) on Top Overlay And Pad C2-1(11460.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11429.134mil,463.504mil)(11429.134mil,526.496mil) on Top Overlay And Pad C2-1(11460.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11429.134mil,526.496mil)(11478.347mil,526.496mil) on Top Overlay And Pad C2-1(11460.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11721.654mil,463.504mil)(11770.866mil,463.504mil) on Top Overlay And Pad C3-2(11739.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11721.654mil,526.496mil)(11770.866mil,526.496mil) on Top Overlay And Pad C3-2(11739.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11770.866mil,463.504mil)(11770.866mil,526.496mil) on Top Overlay And Pad C3-2(11739.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11629.134mil,463.504mil)(11678.347mil,463.504mil) on Top Overlay And Pad C3-1(11660.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11629.134mil,463.504mil)(11629.134mil,526.496mil) on Top Overlay And Pad C3-1(11660.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11629.134mil,526.496mil)(11678.347mil,526.496mil) on Top Overlay And Pad C3-1(11660.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11921.654mil,463.504mil)(11970.866mil,463.504mil) on Top Overlay And Pad C4-2(11939.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11970.866mil,463.504mil)(11970.866mil,526.496mil) on Top Overlay And Pad C4-2(11939.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11921.654mil,526.496mil)(11970.866mil,526.496mil) on Top Overlay And Pad C4-2(11939.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11829.134mil,463.504mil)(11878.347mil,463.504mil) on Top Overlay And Pad C4-1(11860.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11829.134mil,463.504mil)(11829.134mil,526.496mil) on Top Overlay And Pad C4-1(11860.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11829.134mil,526.496mil)(11878.347mil,526.496mil) on Top Overlay And Pad C4-1(11860.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10331.654mil,463.504mil)(10380.866mil,463.504mil) on Top Overlay And Pad C5-2(10349.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10331.654mil,526.496mil)(10380.866mil,526.496mil) on Top Overlay And Pad C5-2(10349.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10380.866mil,463.504mil)(10380.866mil,526.496mil) on Top Overlay And Pad C5-2(10349.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10239.134mil,463.504mil)(10288.347mil,463.504mil) on Top Overlay And Pad C5-1(10270.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10239.134mil,463.504mil)(10239.134mil,526.496mil) on Top Overlay And Pad C5-1(10270.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10239.134mil,526.496mil)(10288.347mil,526.496mil) on Top Overlay And Pad C5-1(10270.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10531.654mil,463.504mil)(10580.866mil,463.504mil) on Top Overlay And Pad C6-2(10549.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10531.654mil,526.496mil)(10580.866mil,526.496mil) on Top Overlay And Pad C6-2(10549.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10580.866mil,463.504mil)(10580.866mil,526.496mil) on Top Overlay And Pad C6-2(10549.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10439.134mil,463.504mil)(10488.347mil,463.504mil) on Top Overlay And Pad C6-1(10470.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10439.134mil,463.504mil)(10439.134mil,526.496mil) on Top Overlay And Pad C6-1(10470.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10439.134mil,526.496mil)(10488.347mil,526.496mil) on Top Overlay And Pad C6-1(10470.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10726.654mil,463.504mil)(10775.866mil,463.504mil) on Top Overlay And Pad C7-2(10744.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10726.654mil,526.496mil)(10775.866mil,526.496mil) on Top Overlay And Pad C7-2(10744.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10775.866mil,463.504mil)(10775.866mil,526.496mil) on Top Overlay And Pad C7-2(10744.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10634.134mil,463.504mil)(10683.347mil,463.504mil) on Top Overlay And Pad C7-1(10665.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10634.134mil,463.504mil)(10634.134mil,526.496mil) on Top Overlay And Pad C7-1(10665.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10634.134mil,526.496mil)(10683.347mil,526.496mil) on Top Overlay And Pad C7-1(10665.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10926.654mil,463.504mil)(10975.866mil,463.504mil) on Top Overlay And Pad C8-2(10944.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10926.654mil,526.496mil)(10975.866mil,526.496mil) on Top Overlay And Pad C8-2(10944.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10975.866mil,463.504mil)(10975.866mil,526.496mil) on Top Overlay And Pad C8-2(10944.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10834.134mil,463.504mil)(10883.347mil,463.504mil) on Top Overlay And Pad C8-1(10865.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10834.134mil,463.504mil)(10834.134mil,526.496mil) on Top Overlay And Pad C8-1(10865.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10834.134mil,526.496mil)(10883.347mil,526.496mil) on Top Overlay And Pad C8-1(10865.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8968.504mil,476.654mil)(8968.504mil,525.866mil) on Top Overlay And Pad C14-2(9000mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8968.504mil,525.866mil)(9031.496mil,525.866mil) on Top Overlay And Pad C14-2(9000mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9031.496mil,476.654mil)(9031.496mil,525.866mil) on Top Overlay And Pad C14-2(9000mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8968.504mil,384.134mil)(8968.504mil,433.347mil) on Top Overlay And Pad C14-1(9000mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8968.504mil,384.134mil)(9031.496mil,384.134mil) on Top Overlay And Pad C14-1(9000mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9031.496mil,384.134mil)(9031.496mil,433.347mil) on Top Overlay And Pad C14-1(9000mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7978.504mil,476.654mil)(7978.504mil,525.866mil) on Top Overlay And Pad C17-2(8010mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8041.496mil,476.654mil)(8041.496mil,525.866mil) on Top Overlay And Pad C17-2(8010mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7978.504mil,525.866mil)(8041.496mil,525.866mil) on Top Overlay And Pad C17-2(8010mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7978.504mil,384.134mil)(8041.496mil,384.134mil) on Top Overlay And Pad C17-1(8010mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7978.504mil,384.134mil)(7978.504mil,433.347mil) on Top Overlay And Pad C17-1(8010mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (8041.496mil,384.134mil)(8041.496mil,433.347mil) on Top Overlay And Pad C17-1(8010mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7361.496mil,476.654mil)(7361.496mil,525.866mil) on Top Overlay And Pad C20-2(7330mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7298.504mil,476.654mil)(7298.504mil,525.866mil) on Top Overlay And Pad C20-2(7330mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7298.504mil,525.866mil)(7361.496mil,525.866mil) on Top Overlay And Pad C20-2(7330mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7298.504mil,384.134mil)(7361.496mil,384.134mil) on Top Overlay And Pad C20-1(7330mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7361.496mil,384.134mil)(7361.496mil,433.347mil) on Top Overlay And Pad C20-1(7330mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7298.504mil,384.134mil)(7298.504mil,433.347mil) on Top Overlay And Pad C20-1(7330mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6838.504mil,476.654mil)(6838.504mil,525.866mil) on Top Overlay And Pad C22-2(6870mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6901.496mil,476.654mil)(6901.496mil,525.866mil) on Top Overlay And Pad C22-2(6870mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6838.504mil,525.866mil)(6901.496mil,525.866mil) on Top Overlay And Pad C22-2(6870mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6838.504mil,384.134mil)(6901.496mil,384.134mil) on Top Overlay And Pad C22-1(6870mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6838.504mil,384.134mil)(6838.504mil,433.347mil) on Top Overlay And Pad C22-1(6870mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (6901.496mil,384.134mil)(6901.496mil,433.347mil) on Top Overlay And Pad C22-1(6870mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7131.496mil,476.654mil)(7131.496mil,525.866mil) on Top Overlay And Pad C23-2(7100mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7068.504mil,476.654mil)(7068.504mil,525.866mil) on Top Overlay And Pad C23-2(7100mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7068.504mil,525.866mil)(7131.496mil,525.866mil) on Top Overlay And Pad C23-2(7100mil,494.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7068.504mil,384.134mil)(7131.496mil,384.134mil) on Top Overlay And Pad C23-1(7100mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7068.504mil,384.134mil)(7068.504mil,433.347mil) on Top Overlay And Pad C23-1(7100mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7131.496mil,384.134mil)(7131.496mil,433.347mil) on Top Overlay And Pad C23-1(7100mil,415.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11052.165mil,429.567mil)(11186.024mil,429.567mil) on Top Overlay And Pad D1-2(11162.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.399mil < 10mil) Between Track (11186.024mil,429.567mil)(11197.835mil,441.378mil) on Top Overlay And Pad D1-2(11162.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11197.835mil,441.378mil)(11197.835mil,488.622mil) on Top Overlay And Pad D1-2(11162.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11052.165mil,500.433mil)(11186.024mil,500.433mil) on Top Overlay And Pad D1-2(11162.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.399mil < 10mil) Between Track (11186.024mil,500.433mil)(11197.835mil,488.622mil) on Top Overlay And Pad D1-2(11162.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11052.165mil,429.567mil)(11052.165mil,500.433mil) on Top Overlay And Pad D1-1(11087.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11052.165mil,429.567mil)(11186.024mil,429.567mil) on Top Overlay And Pad D1-1(11087.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D1" (11107mil,472mil) on Top Overlay And Pad D1-1(11087.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11052.165mil,500.433mil)(11186.024mil,500.433mil) on Top Overlay And Pad D1-1(11087.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9407.165mil,429.567mil)(9541.024mil,429.567mil) on Top Overlay And Pad D2-2(9517.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.399mil < 10mil) Between Track (9541.024mil,429.567mil)(9552.835mil,441.378mil) on Top Overlay And Pad D2-2(9517.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9407.165mil,500.433mil)(9541.024mil,500.433mil) on Top Overlay And Pad D2-2(9517.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.399mil < 10mil) Between Track (9541.024mil,500.433mil)(9552.835mil,488.622mil) on Top Overlay And Pad D2-2(9517.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9552.835mil,441.378mil)(9552.835mil,488.622mil) on Top Overlay And Pad D2-2(9517.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9407.165mil,429.567mil)(9407.165mil,500.433mil) on Top Overlay And Pad D2-1(9442.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9407.165mil,429.567mil)(9541.024mil,429.567mil) on Top Overlay And Pad D2-1(9442.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D2" (9460mil,472mil) on Top Overlay And Pad D2-1(9442.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9407.165mil,500.433mil)(9541.024mil,500.433mil) on Top Overlay And Pad D2-1(9442.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9632.165mil,429.567mil)(9766.024mil,429.567mil) on Top Overlay And Pad D3-2(9742.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.399mil < 10mil) Between Track (9766.024mil,429.567mil)(9777.835mil,441.378mil) on Top Overlay And Pad D3-2(9742.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9632.165mil,500.433mil)(9766.024mil,500.433mil) on Top Overlay And Pad D3-2(9742.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.399mil < 10mil) Between Track (9766.024mil,500.433mil)(9777.835mil,488.622mil) on Top Overlay And Pad D3-2(9742.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9777.835mil,441.378mil)(9777.835mil,488.622mil) on Top Overlay And Pad D3-2(9742.402mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9632.165mil,429.567mil)(9632.165mil,500.433mil) on Top Overlay And Pad D3-1(9667.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9632.165mil,429.567mil)(9766.024mil,429.567mil) on Top Overlay And Pad D3-1(9667.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D3" (9685mil,472mil) on Top Overlay And Pad D3-1(9667.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9632.165mil,500.433mil)(9766.024mil,500.433mil) on Top Overlay And Pad D3-1(9667.598mil,465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (13281.693mil,335.512mil)(13368.307mil,335.512mil) on Top Overlay And Pad F1-1(13325mil,370.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (13368.307mil,335.512mil)(13368.307mil,524.488mil) on Top Overlay And Pad F1-1(13325mil,370.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (13281.693mil,335.512mil)(13281.693mil,524.488mil) on Top Overlay And Pad F1-1(13325mil,370.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (13368.307mil,335.512mil)(13368.307mil,524.488mil) on Top Overlay And Pad F1-2(13325mil,489.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (13281.693mil,335.512mil)(13281.693mil,524.488mil) on Top Overlay And Pad F1-2(13325mil,489.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (13281.693mil,524.488mil)(13368.307mil,524.488mil) on Top Overlay And Pad F1-2(13325mil,489.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12225.945mil,463.504mil)(12344.055mil,463.504mil) on Top Overlay And Pad L1-1(12245.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12225.945mil,526.496mil)(12344.055mil,526.496mil) on Top Overlay And Pad L1-1(12245.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12225.945mil,463.504mil)(12344.055mil,463.504mil) on Top Overlay And Pad L1-2(12324.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12225.945mil,526.496mil)(12344.055mil,526.496mil) on Top Overlay And Pad L1-2(12324.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11255.945mil,463.504mil)(11374.055mil,463.504mil) on Top Overlay And Pad L2-1(11275.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11255.945mil,526.496mil)(11374.055mil,526.496mil) on Top Overlay And Pad L2-1(11275.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11255.945mil,463.504mil)(11374.055mil,463.504mil) on Top Overlay And Pad L2-2(11354.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (11255.945mil,526.496mil)(11374.055mil,526.496mil) on Top Overlay And Pad L2-2(11354.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12594.134mil,463.504mil)(12735.866mil,463.504mil) on Top Overlay And Pad R1-2(12704.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12735.866mil,463.504mil)(12735.866mil,526.496mil) on Top Overlay And Pad R1-2(12704.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12594.134mil,526.496mil)(12735.866mil,526.496mil) on Top Overlay And Pad R1-2(12704.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12594.134mil,463.504mil)(12735.866mil,463.504mil) on Top Overlay And Pad R1-1(12625.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12594.134mil,463.504mil)(12594.134mil,526.496mil) on Top Overlay And Pad R1-1(12625.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12594.134mil,526.496mil)(12735.866mil,526.496mil) on Top Overlay And Pad R1-1(12625.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12399.134mil,463.504mil)(12540.866mil,463.504mil) on Top Overlay And Pad R2-2(12509.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12540.866mil,463.504mil)(12540.866mil,526.496mil) on Top Overlay And Pad R2-2(12509.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12399.134mil,526.496mil)(12540.866mil,526.496mil) on Top Overlay And Pad R2-2(12509.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12399.134mil,463.504mil)(12540.866mil,463.504mil) on Top Overlay And Pad R2-1(12430.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12399.134mil,463.504mil)(12399.134mil,526.496mil) on Top Overlay And Pad R2-1(12430.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (12399.134mil,526.496mil)(12540.866mil,526.496mil) on Top Overlay And Pad R2-1(12430.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10044.134mil,463.504mil)(10185.866mil,463.504mil) on Top Overlay And Pad R5-2(10154.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10044.134mil,526.496mil)(10185.866mil,526.496mil) on Top Overlay And Pad R5-2(10154.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10185.866mil,463.504mil)(10185.866mil,526.496mil) on Top Overlay And Pad R5-2(10154.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10044.134mil,463.504mil)(10185.866mil,463.504mil) on Top Overlay And Pad R5-1(10075.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10044.134mil,463.504mil)(10044.134mil,526.496mil) on Top Overlay And Pad R5-1(10075.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (10044.134mil,526.496mil)(10185.866mil,526.496mil) on Top Overlay And Pad R5-1(10075.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9184.134mil,463.504mil)(9325.866mil,463.504mil) on Top Overlay And Pad R7-2(9294.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9184.134mil,526.496mil)(9325.866mil,526.496mil) on Top Overlay And Pad R7-2(9294.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9325.866mil,463.504mil)(9325.866mil,526.496mil) on Top Overlay And Pad R7-2(9294.37mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9184.134mil,463.504mil)(9325.866mil,463.504mil) on Top Overlay And Pad R7-1(9215.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9184.134mil,463.504mil)(9184.134mil,526.496mil) on Top Overlay And Pad R7-1(9215.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (9184.134mil,526.496mil)(9325.866mil,526.496mil) on Top Overlay And Pad R7-1(9215.63mil,495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.977mil < 10mil) Between Arc (7547.835mil,218.583mil) on Top Overlay And Pad U3-1(7550mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (7518.937mil,285mil) on Top Overlay And Pad U3-1(7550mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7534.685mil,285mil)(7534.685mil,335mil) on Top Overlay And Pad U3-1(7550mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad U3-1(7550mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7614.134mil,278.504mil)(7755.866mil,278.504mil) on Top Overlay And Pad U3-2(7600mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7614.134mil,278.504mil)(7614.134mil,341.496mil) on Top Overlay And Pad U3-2(7600mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad U3-2(7600mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7614.134mil,278.504mil)(7755.866mil,278.504mil) on Top Overlay And Pad U3-3(7650mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad U3-3(7650mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7614.134mil,278.504mil)(7755.866mil,278.504mil) on Top Overlay And Pad U3-4(7700mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R19" (7673mil,305mil) on Top Overlay And Pad U3-4(7700mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad U3-4(7700mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7614.134mil,278.504mil)(7755.866mil,278.504mil) on Top Overlay And Pad U3-5(7750mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7755.866mil,278.504mil)(7755.866mil,341.496mil) on Top Overlay And Pad U3-5(7750mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad U3-5(7750mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad U3-6(7800mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7851.063mil,269.252mil)(7887.283mil,269.252mil) on Top Overlay And Pad U3-7(7850mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (7851.063mil,285mil) on Top Overlay And Pad U3-7(7850mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7835.315mil,285mil)(7835.315mil,335mil) on Top Overlay And Pad U3-7(7850mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad U3-7(7850mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7851.063mil,269.252mil)(7887.283mil,269.252mil) on Top Overlay And Pad U3-8(7900mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.95mil < 10mil) Between Track (7922.717mil,269.252mil)(7958.937mil,269.252mil) on Top Overlay And Pad U3-8(7900mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C18" (7893mil,305mil) on Top Overlay And Pad U3-8(7900mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,336.693mil)(7921.85mil,336.693mil) on Top Overlay And Pad U3-8(7900mil,281.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,423.307mil)(7921.85mil,423.307mil) on Top Overlay And Pad U3-9(7900mil,478.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,423.307mil)(7921.85mil,423.307mil) on Top Overlay And Pad U3-10(7850mil,478.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,423.307mil)(7921.85mil,423.307mil) on Top Overlay And Pad U3-11(7800mil,478.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,423.307mil)(7921.85mil,423.307mil) on Top Overlay And Pad U3-12(7750mil,478.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,423.307mil)(7921.85mil,423.307mil) on Top Overlay And Pad U3-13(7700mil,478.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,423.307mil)(7921.85mil,423.307mil) on Top Overlay And Pad U3-14(7650mil,478.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,423.307mil)(7921.85mil,423.307mil) on Top Overlay And Pad U3-15(7600mil,478.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.84mil < 10mil) Between Track (7528.15mil,423.307mil)(7921.85mil,423.307mil) on Top Overlay And Pad U3-16(7550mil,478.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.84mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (6387.559mil,1345.906mil)(6422.992mil,1345.906mil) on Top Overlay And Pad Y2-2(6360mil,1295.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (6297.008mil,1345.906mil)(6332.441mil,1345.906mil) on Top Overlay And Pad Y2-2(6360mil,1295.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (6387.559mil,1084.094mil)(6422.992mil,1084.094mil) on Top Overlay And Pad Y2-1(6360mil,1134.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (6297.008mil,1084.094mil)(6332.441mil,1084.094mil) on Top Overlay And Pad Y2-1(6360mil,1134.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Text "JP6" (7087mil,2520mil) on Top Overlay And Pad JP6-4(7050mil,2525mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.911mil < 10mil) Between Text "JP6" (7087mil,2520mil) on Top Overlay And Pad JP6-3(7150mil,2525mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Text "JP7" (7657mil,2075mil) on Top Overlay And Pad JP7-4(7620mil,2080mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.03mil < 10mil) Between Text "JP7" (7657mil,2075mil) on Top Overlay And Pad JP7-3(7720mil,2080mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.192mil < 10mil) Between Text "SW1" (13128mil,289mil) on Top Overlay And Pad SW1-2(13140mil,293.74mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (8622.953mil,356.693mil)(8622.953mil,447.244mil) on Top Overlay And Pad SW3-1(8617.047mil,488.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (8658.386mil,522.047mil)(8843.425mil,522.047mil) on Top Overlay And Pad SW3-1(8617.047mil,488.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8635.866mil,278.504mil)(8635.866mil,341.496mil) on Top Overlay And Pad SW3-3(8617.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8494.134mil,341.496mil)(8635.866mil,341.496mil) on Top Overlay And Pad SW3-3(8617.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.473mil < 10mil) Between Track (8638.701mil,277.953mil)(8851.299mil,277.953mil) on Top Overlay And Pad SW3-3(8617.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8494.134mil,278.504mil)(8635.866mil,278.504mil) on Top Overlay And Pad SW3-3(8617.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.662mil < 10mil) Between Text "R17" (8553mil,305mil) on Top Overlay And Pad SW3-3(8617.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.263mil < 10mil) Between Track (8622.953mil,356.693mil)(8622.953mil,447.244mil) on Top Overlay And Pad SW3-3(8617.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.371mil < 10mil) Between Track (8867.047mil,352.756mil)(8867.047mil,447.244mil) on Top Overlay And Pad SW3-1(8872.953mil,488.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.371mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.227mil < 10mil) Between Track (8658.386mil,522.047mil)(8843.425mil,522.047mil) on Top Overlay And Pad SW3-1(8872.953mil,488.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8855.866mil,278.504mil)(8855.866mil,341.496mil) on Top Overlay And Pad SW3-3(8872.953mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8714.134mil,341.496mil)(8855.866mil,341.496mil) on Top Overlay And Pad SW3-3(8872.953mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.473mil < 10mil) Between Track (8638.701mil,277.953mil)(8851.299mil,277.953mil) on Top Overlay And Pad SW3-3(8872.953mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8714.134mil,278.504mil)(8855.866mil,278.504mil) on Top Overlay And Pad SW3-3(8872.953mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.371mil < 10mil) Between Track (8867.047mil,352.756mil)(8867.047mil,447.244mil) on Top Overlay And Pad SW3-3(8872.953mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.371mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (8237.953mil,356.693mil)(8237.953mil,447.244mil) on Top Overlay And Pad SW4-1(8232.047mil,488.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (8273.386mil,522.047mil)(8458.425mil,522.047mil) on Top Overlay And Pad SW4-1(8232.047mil,488.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8195.866mil,278.504mil)(8195.866mil,341.496mil) on Top Overlay And Pad SW4-3(8232.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.685mil < 10mil) Between Track (8274.134mil,278.504mil)(8274.134mil,341.496mil) on Top Overlay And Pad SW4-3(8232.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.665mil < 10mil) Between Track (8054.134mil,341.496mil)(8195.866mil,341.496mil) on Top Overlay And Pad SW4-3(8232.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.473mil < 10mil) Between Track (8253.701mil,277.953mil)(8466.299mil,277.953mil) on Top Overlay And Pad SW4-3(8232.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.263mil < 10mil) Between Track (8237.953mil,356.693mil)(8237.953mil,447.244mil) on Top Overlay And Pad SW4-3(8232.047mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.371mil < 10mil) Between Track (8482.047mil,352.756mil)(8482.047mil,447.244mil) on Top Overlay And Pad SW4-1(8487.953mil,488.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.371mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.227mil < 10mil) Between Track (8273.386mil,522.047mil)(8458.425mil,522.047mil) on Top Overlay And Pad SW4-1(8487.953mil,488.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8494.134mil,278.504mil)(8494.134mil,341.496mil) on Top Overlay And Pad SW4-3(8487.953mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8494.134mil,341.496mil)(8635.866mil,341.496mil) on Top Overlay And Pad SW4-3(8487.953mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.473mil < 10mil) Between Track (8253.701mil,277.953mil)(8466.299mil,277.953mil) on Top Overlay And Pad SW4-3(8487.953mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8494.134mil,278.504mil)(8635.866mil,278.504mil) on Top Overlay And Pad SW4-3(8487.953mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.371mil < 10mil) Between Track (8482.047mil,352.756mil)(8482.047mil,447.244mil) on Top Overlay And Pad SW4-3(8487.953mil,311.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.371mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.21mil < 10mil) Between Track (8914.21mil,1572.8mil)(8914.21mil,1642.8mil) on Top Overlay And Pad JP8-1(8875mil,1605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.21mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.21mil < 10mil) Between Track (8914.21mil,1542.8mil)(8914.21mil,1942.8mil) on Top Overlay And Pad JP8-1(8875mil,1605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.21mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.069mil < 10mil) Between Track (8914.21mil,1642.8mil)(8934.21mil,1642.8mil) on Top Overlay And Pad JP8-1(8875mil,1605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.469mil < 10mil) Between Track (8914.21mil,1572.8mil)(8934.21mil,1572.8mil) on Top Overlay And Pad JP8-1(8875mil,1605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.79mil < 10mil) Between Track (8834.21mil,1542.8mil)(8834.21mil,1942.8mil) on Top Overlay And Pad JP8-1(8875mil,1605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.79mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.196mil < 10mil) Between Track (8914.21mil,1672.8mil)(8914.21mil,1732.8mil) on Top Overlay And Pad JP8-2(8875mil,1703.43mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.196mil < 10mil) Between Track (8914.21mil,1542.8mil)(8914.21mil,1942.8mil) on Top Overlay And Pad JP8-2(8875mil,1703.43mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.776mil < 10mil) Between Track (8834.21mil,1542.8mil)(8834.21mil,1942.8mil) on Top Overlay And Pad JP8-2(8875mil,1703.43mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.776mil]
Rule Violations :493

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (8773mil,305mil) on Top Overlay And Arc (8745mil,400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (8333mil,305mil) on Top Overlay And Arc (8360mil,400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room Sheet1 (Bounding Region = (7045mil, 1060mil, 13425mil, 1460mil) (InComponentClass('Sheet1'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01