
Line Following.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a44  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c0  08007b58  08007b58  00017b58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f18  08007f18  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  08007f18  08007f18  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007f18  08007f18  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f18  08007f18  00017f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f1c  08007f1c  00017f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08007f20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000004c  200001e8  08008108  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000234  08008108  00020234  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009e85  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ce7  00000000  00000000  0002a096  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b08  00000000  00000000  0002bd80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a20  00000000  00000000  0002c888  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015865  00000000  00000000  0002d2a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006dd9  00000000  00000000  00042b0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006dd64  00000000  00000000  000498e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b764a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e24  00000000  00000000  000b76c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08007b3c 	.word	0x08007b3c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08007b3c 	.word	0x08007b3c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000be4:	f1a2 0201 	sub.w	r2, r2, #1
 8000be8:	d1ed      	bne.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6a1a      	ldr	r2, [r3, #32]
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	431a      	orrs	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	621a      	str	r2, [r3, #32]
}
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr

08001130 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	683a      	ldr	r2, [r7, #0]
 800113e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr

0800114a <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
 8001152:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	683a      	ldr	r2, [r7, #0]
 8001158:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr

08001164 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	0a1b      	lsrs	r3, r3, #8
 8001172:	b29a      	uxth	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	611a      	str	r2, [r3, #16]
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr

08001182 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001182:	b480      	push	{r7}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
 800118a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	0a1b      	lsrs	r3, r3, #8
 8001190:	b29a      	uxth	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	615a      	str	r2, [r3, #20]
}
 8001196:	bf00      	nop
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr

080011a0 <MotorL_EnablePWM>:
 */
#include "MotorControl.h"


void MotorL_EnablePWM(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM1,LL_TIM_CHANNEL_CH1);
 80011a4:	2101      	movs	r1, #1
 80011a6:	4802      	ldr	r0, [pc, #8]	; (80011b0 <MotorL_EnablePWM+0x10>)
 80011a8:	f7ff ffb2 	bl	8001110 <LL_TIM_CC_EnableChannel>
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40012c00 	.word	0x40012c00

080011b4 <MotorR_EnablePWM>:
	LL_TIM_CC_DisableChannel(TIM1,LL_TIM_CHANNEL_CH1);
}


void MotorR_EnablePWM(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM1,LL_TIM_CHANNEL_CH3);
 80011b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011bc:	4802      	ldr	r0, [pc, #8]	; (80011c8 <MotorR_EnablePWM+0x14>)
 80011be:	f7ff ffa7 	bl	8001110 <LL_TIM_CC_EnableChannel>
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40012c00 	.word	0x40012c00

080011cc <MotorL_SetPWM>:
{
	LL_TIM_CC_EnableChannel(TIM1,LL_TIM_CHANNEL_CH1);
}

void MotorL_SetPWM(int32_t PWMVal) // PWM Val between 0-7200
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	if(PWMVal >= 7200)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 80011da:	db03      	blt.n	80011e4 <MotorL_SetPWM+0x18>
	{
		PWMVal = 7200;
 80011dc:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	e005      	b.n	80011f0 <MotorL_SetPWM+0x24>
	}
	else if(PWMVal <= -7200)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f513 5fe1 	cmn.w	r3, #7200	; 0x1c20
 80011ea:	dc01      	bgt.n	80011f0 <MotorL_SetPWM+0x24>
	{
		PWMVal = -7200;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	; (800122c <MotorL_SetPWM+0x60>)
 80011ee:	607b      	str	r3, [r7, #4]
	}
	if(PWMVal >= 0)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	db0a      	blt.n	800120c <MotorL_SetPWM+0x40>
	{
		LL_TIM_OC_SetCompareCH1(TIM1, (uint16_t)PWMVal);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	4619      	mov	r1, r3
 80011fc:	480c      	ldr	r0, [pc, #48]	; (8001230 <MotorL_SetPWM+0x64>)
 80011fe:	f7ff ff97 	bl	8001130 <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_15);
 8001202:	490c      	ldr	r1, [pc, #48]	; (8001234 <MotorL_SetPWM+0x68>)
 8001204:	480c      	ldr	r0, [pc, #48]	; (8001238 <MotorL_SetPWM+0x6c>)
 8001206:	f7ff ffbc 	bl	8001182 <LL_GPIO_ResetOutputPin>
	} else
	{
		LL_TIM_OC_SetCompareCH1(TIM1,7200 + PWMVal);
		LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_15);
	}
}
 800120a:	e00a      	b.n	8001222 <MotorL_SetPWM+0x56>
		LL_TIM_OC_SetCompareCH1(TIM1,7200 + PWMVal);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8001212:	4619      	mov	r1, r3
 8001214:	4806      	ldr	r0, [pc, #24]	; (8001230 <MotorL_SetPWM+0x64>)
 8001216:	f7ff ff8b 	bl	8001130 <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_15);
 800121a:	4906      	ldr	r1, [pc, #24]	; (8001234 <MotorL_SetPWM+0x68>)
 800121c:	4806      	ldr	r0, [pc, #24]	; (8001238 <MotorL_SetPWM+0x6c>)
 800121e:	f7ff ffa1 	bl	8001164 <LL_GPIO_SetOutputPin>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	ffffe3e0 	.word	0xffffe3e0
 8001230:	40012c00 	.word	0x40012c00
 8001234:	04800080 	.word	0x04800080
 8001238:	40010c00 	.word	0x40010c00

0800123c <MotorR_SetPWM>:
void MotorR_SetPWM(int32_t PWMVal) // PWM Val between 0-7200
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	if(PWMVal >= 7200)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 800124a:	db03      	blt.n	8001254 <MotorR_SetPWM+0x18>
	{
		PWMVal = 7200;
 800124c:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	e005      	b.n	8001260 <MotorR_SetPWM+0x24>
	}
	else if(PWMVal <= -7200)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f513 5fe1 	cmn.w	r3, #7200	; 0x1c20
 800125a:	dc01      	bgt.n	8001260 <MotorR_SetPWM+0x24>
	{
		PWMVal = -7200;
 800125c:	4b0f      	ldr	r3, [pc, #60]	; (800129c <MotorR_SetPWM+0x60>)
 800125e:	607b      	str	r3, [r7, #4]
	}
	if(PWMVal >= 0)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2b00      	cmp	r3, #0
 8001264:	db0a      	blt.n	800127c <MotorR_SetPWM+0x40>
	{
		LL_TIM_OC_SetCompareCH3(TIM1, (uint16_t)PWMVal);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	b29b      	uxth	r3, r3
 800126a:	4619      	mov	r1, r3
 800126c:	480c      	ldr	r0, [pc, #48]	; (80012a0 <MotorR_SetPWM+0x64>)
 800126e:	f7ff ff6c 	bl	800114a <LL_TIM_OC_SetCompareCH3>
		LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_9);
 8001272:	490c      	ldr	r1, [pc, #48]	; (80012a4 <MotorR_SetPWM+0x68>)
 8001274:	480c      	ldr	r0, [pc, #48]	; (80012a8 <MotorR_SetPWM+0x6c>)
 8001276:	f7ff ff84 	bl	8001182 <LL_GPIO_ResetOutputPin>
	} else
	{
		LL_TIM_OC_SetCompareCH3(TIM1, 7200 + PWMVal);
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_9);
	}
}
 800127a:	e00a      	b.n	8001292 <MotorR_SetPWM+0x56>
		LL_TIM_OC_SetCompareCH3(TIM1, 7200 + PWMVal);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8001282:	4619      	mov	r1, r3
 8001284:	4806      	ldr	r0, [pc, #24]	; (80012a0 <MotorR_SetPWM+0x64>)
 8001286:	f7ff ff60 	bl	800114a <LL_TIM_OC_SetCompareCH3>
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_9);
 800128a:	4906      	ldr	r1, [pc, #24]	; (80012a4 <MotorR_SetPWM+0x68>)
 800128c:	4806      	ldr	r0, [pc, #24]	; (80012a8 <MotorR_SetPWM+0x6c>)
 800128e:	f7ff ff69 	bl	8001164 <LL_GPIO_SetOutputPin>
}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	ffffe3e0 	.word	0xffffe3e0
 80012a0:	40012c00 	.word	0x40012c00
 80012a4:	04020002 	.word	0x04020002
 80012a8:	40010800 	.word	0x40010800

080012ac <Servo_SetAngle>:
{
	LL_TIM_OC_SetCompareCH1(TIM1, 7200);
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_9);
}
void Servo_SetAngle(float ServoAngle)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]

	if (ServoAngle > 90) ServoAngle = 90;
 80012b4:	4916      	ldr	r1, [pc, #88]	; (8001310 <Servo_SetAngle+0x64>)
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff ff00 	bl	80010bc <__aeabi_fcmpgt>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d002      	beq.n	80012c8 <Servo_SetAngle+0x1c>
 80012c2:	4b13      	ldr	r3, [pc, #76]	; (8001310 <Servo_SetAngle+0x64>)
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	e008      	b.n	80012da <Servo_SetAngle+0x2e>
	else if (ServoAngle < -90) ServoAngle = -90;
 80012c8:	4912      	ldr	r1, [pc, #72]	; (8001314 <Servo_SetAngle+0x68>)
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fed8 	bl	8001080 <__aeabi_fcmplt>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <Servo_SetAngle+0x2e>
 80012d6:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <Servo_SetAngle+0x68>)
 80012d8:	607b      	str	r3, [r7, #4]
//	uint16_t ServoCPR = 540 + ServoAngle*2;
	LL_TIM_OC_SetCompareCH1(TIM4, 4600 + ServoAngle*50/3);
 80012da:	490f      	ldr	r1, [pc, #60]	; (8001318 <Servo_SetAngle+0x6c>)
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff fd31 	bl	8000d44 <__aeabi_fmul>
 80012e2:	4603      	mov	r3, r0
 80012e4:	490d      	ldr	r1, [pc, #52]	; (800131c <Servo_SetAngle+0x70>)
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff fde0 	bl	8000eac <__aeabi_fdiv>
 80012ec:	4603      	mov	r3, r0
 80012ee:	490c      	ldr	r1, [pc, #48]	; (8001320 <Servo_SetAngle+0x74>)
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fc1f 	bl	8000b34 <__addsf3>
 80012f6:	4603      	mov	r3, r0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff fee9 	bl	80010d0 <__aeabi_f2uiz>
 80012fe:	4603      	mov	r3, r0
 8001300:	4619      	mov	r1, r3
 8001302:	4808      	ldr	r0, [pc, #32]	; (8001324 <Servo_SetAngle+0x78>)
 8001304:	f7ff ff14 	bl	8001130 <LL_TIM_OC_SetCompareCH1>
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	42b40000 	.word	0x42b40000
 8001314:	c2b40000 	.word	0xc2b40000
 8001318:	42480000 	.word	0x42480000
 800131c:	40400000 	.word	0x40400000
 8001320:	458fc000 	.word	0x458fc000
 8001324:	40000800 	.word	0x40000800

08001328 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f003 0307 	and.w	r3, r3, #7
 8001336:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001338:	4b0c      	ldr	r3, [pc, #48]	; (800136c <__NVIC_SetPriorityGrouping+0x44>)
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800133e:	68ba      	ldr	r2, [r7, #8]
 8001340:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001344:	4013      	ands	r3, r2
 8001346:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001350:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800135a:	4a04      	ldr	r2, [pc, #16]	; (800136c <__NVIC_SetPriorityGrouping+0x44>)
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	60d3      	str	r3, [r2, #12]
}
 8001360:	bf00      	nop
 8001362:	3714      	adds	r7, #20
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001374:	4b04      	ldr	r3, [pc, #16]	; (8001388 <__NVIC_GetPriorityGrouping+0x18>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	0a1b      	lsrs	r3, r3, #8
 800137a:	f003 0307 	and.w	r3, r3, #7
}
 800137e:	4618      	mov	r0, r3
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	e000ed00 	.word	0xe000ed00

0800138c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139a:	2b00      	cmp	r3, #0
 800139c:	db0b      	blt.n	80013b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	f003 021f 	and.w	r2, r3, #31
 80013a4:	4906      	ldr	r1, [pc, #24]	; (80013c0 <__NVIC_EnableIRQ+0x34>)
 80013a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013aa:	095b      	lsrs	r3, r3, #5
 80013ac:	2001      	movs	r0, #1
 80013ae:	fa00 f202 	lsl.w	r2, r0, r2
 80013b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr
 80013c0:	e000e100 	.word	0xe000e100

080013c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	6039      	str	r1, [r7, #0]
 80013ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	db0a      	blt.n	80013ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	490c      	ldr	r1, [pc, #48]	; (8001410 <__NVIC_SetPriority+0x4c>)
 80013de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e2:	0112      	lsls	r2, r2, #4
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	440b      	add	r3, r1
 80013e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013ec:	e00a      	b.n	8001404 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	4908      	ldr	r1, [pc, #32]	; (8001414 <__NVIC_SetPriority+0x50>)
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	f003 030f 	and.w	r3, r3, #15
 80013fa:	3b04      	subs	r3, #4
 80013fc:	0112      	lsls	r2, r2, #4
 80013fe:	b2d2      	uxtb	r2, r2
 8001400:	440b      	add	r3, r1
 8001402:	761a      	strb	r2, [r3, #24]
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000e100 	.word	0xe000e100
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001418:	b480      	push	{r7}
 800141a:	b089      	sub	sp, #36	; 0x24
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	f1c3 0307 	rsb	r3, r3, #7
 8001432:	2b04      	cmp	r3, #4
 8001434:	bf28      	it	cs
 8001436:	2304      	movcs	r3, #4
 8001438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	3304      	adds	r3, #4
 800143e:	2b06      	cmp	r3, #6
 8001440:	d902      	bls.n	8001448 <NVIC_EncodePriority+0x30>
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	3b03      	subs	r3, #3
 8001446:	e000      	b.n	800144a <NVIC_EncodePriority+0x32>
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800144c:	f04f 32ff 	mov.w	r2, #4294967295
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43da      	mvns	r2, r3
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	401a      	ands	r2, r3
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001460:	f04f 31ff 	mov.w	r1, #4294967295
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	fa01 f303 	lsl.w	r3, r1, r3
 800146a:	43d9      	mvns	r1, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001470:	4313      	orrs	r3, r2
         );
}
 8001472:	4618      	mov	r0, r3
 8001474:	3724      	adds	r7, #36	; 0x24
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr

0800147c <LL_ADC_REG_SetSequencerRanks>:
  *         
  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800147c:	b490      	push	{r4, r7}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	332c      	adds	r3, #44	; 0x2c
 800148c:	4619      	mov	r1, r3
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001494:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001498:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149a:	697a      	ldr	r2, [r7, #20]
 800149c:	fa92 f2a2 	rbit	r2, r2
 80014a0:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	fab2 f282 	clz	r2, r2
 80014a8:	b2d2      	uxtb	r2, r2
 80014aa:	40d3      	lsrs	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	440b      	add	r3, r1
 80014b0:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 80014b2:	6822      	ldr	r2, [r4, #0]
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	f003 031f 	and.w	r3, r3, #31
 80014ba:	211f      	movs	r1, #31
 80014bc:	fa01 f303 	lsl.w	r3, r1, r3
 80014c0:	43db      	mvns	r3, r3
 80014c2:	401a      	ands	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	f003 011f 	and.w	r1, r3, #31
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	f003 031f 	and.w	r3, r3, #31
 80014d0:	fa01 f303 	lsl.w	r3, r1, r3
 80014d4:	4313      	orrs	r3, r2
 80014d6:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80014d8:	bf00      	nop
 80014da:	3718      	adds	r7, #24
 80014dc:	46bd      	mov	sp, r7
 80014de:	bc90      	pop	{r4, r7}
 80014e0:	4770      	bx	lr

080014e2 <LL_ADC_REG_SetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 80014e2:	b480      	push	{r7}
 80014e4:	b083      	sub	sp, #12
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
 80014ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_DMA, DMATransfer);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	431a      	orrs	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	609a      	str	r2, [r3, #8]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr

08001506 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_71CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_239CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001506:	b490      	push	{r4, r7}
 8001508:	b08a      	sub	sp, #40	; 0x28
 800150a:	af00      	add	r7, sp, #0
 800150c:	60f8      	str	r0, [r7, #12]
 800150e:	60b9      	str	r1, [r7, #8]
 8001510:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	330c      	adds	r3, #12
 8001516:	4619      	mov	r1, r3
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800151e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001522:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	fa92 f2a2 	rbit	r2, r2
 800152a:	613a      	str	r2, [r7, #16]
  return result;
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	fab2 f282 	clz	r2, r2
 8001532:	b2d2      	uxtb	r2, r2
 8001534:	40d3      	lsrs	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 800153c:	6822      	ldr	r2, [r4, #0]
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8001544:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8001548:	61f9      	str	r1, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154a:	69f9      	ldr	r1, [r7, #28]
 800154c:	fa91 f1a1 	rbit	r1, r1
 8001550:	61b9      	str	r1, [r7, #24]
  return result;
 8001552:	69b9      	ldr	r1, [r7, #24]
 8001554:	fab1 f181 	clz	r1, r1
 8001558:	b2c9      	uxtb	r1, r1
 800155a:	40cb      	lsrs	r3, r1
 800155c:	2107      	movs	r1, #7
 800155e:	fa01 f303 	lsl.w	r3, r1, r3
 8001562:	43db      	mvns	r3, r3
 8001564:	401a      	ands	r2, r3
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 800156c:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8001570:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001572:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001574:	fa91 f1a1 	rbit	r1, r1
 8001578:	6239      	str	r1, [r7, #32]
  return result;
 800157a:	6a39      	ldr	r1, [r7, #32]
 800157c:	fab1 f181 	clz	r1, r1
 8001580:	b2c9      	uxtb	r1, r1
 8001582:	40cb      	lsrs	r3, r1
 8001584:	6879      	ldr	r1, [r7, #4]
 8001586:	fa01 f303 	lsl.w	r3, r1, r3
 800158a:	4313      	orrs	r3, r2
 800158c:	6023      	str	r3, [r4, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 800158e:	bf00      	nop
 8001590:	3728      	adds	r7, #40	; 0x28
 8001592:	46bd      	mov	sp, r7
 8001594:	bc90      	pop	{r4, r7}
 8001596:	4770      	bx	lr

08001598 <LL_ADC_Enable>:
  * @rmtoll CR2      ADON           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	f043 0201 	orr.w	r2, r3, #1
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	609a      	str	r2, [r3, #8]
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr

080015b6 <LL_ADC_StartCalibration>:
  * @rmtoll CR2      CAL            LL_ADC_StartCalibration
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
 80015b6:	b480      	push	{r7}
 80015b8:	b083      	sub	sp, #12
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_CAL);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f043 0204 	orr.w	r2, r3, #4
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	609a      	str	r2, [r3, #8]
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr

080015d4 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR2      CAL            LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_CAL) == (ADC_CR2_CAL));
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f003 0304 	and.w	r3, r3, #4
 80015e4:	2b04      	cmp	r3, #4
 80015e6:	bf0c      	ite	eq
 80015e8:	2301      	moveq	r3, #1
 80015ea:	2300      	movne	r3, #0
 80015ec:	b2db      	uxtb	r3, r3
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr

080015f8 <LL_ADC_REG_StartConversionSWStart>:
  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	609a      	str	r2, [r3, #8]
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	bc80      	pop	{r7}
 8001614:	4770      	bx	lr
	...

08001618 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	3b01      	subs	r3, #1
 8001626:	4a0a      	ldr	r2, [pc, #40]	; (8001650 <LL_DMA_EnableChannel+0x38>)
 8001628:	5cd3      	ldrb	r3, [r2, r3]
 800162a:	461a      	mov	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4413      	add	r3, r2
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	683a      	ldr	r2, [r7, #0]
 8001634:	3a01      	subs	r2, #1
 8001636:	4906      	ldr	r1, [pc, #24]	; (8001650 <LL_DMA_EnableChannel+0x38>)
 8001638:	5c8a      	ldrb	r2, [r1, r2]
 800163a:	4611      	mov	r1, r2
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	440a      	add	r2, r1
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	6013      	str	r3, [r2, #0]
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr
 8001650:	08007bf4 	.word	0x08007bf4

08001654 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	60f8      	str	r0, [r7, #12]
 800165c:	60b9      	str	r1, [r7, #8]
 800165e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	3b01      	subs	r3, #1
 8001664:	4a0c      	ldr	r2, [pc, #48]	; (8001698 <LL_DMA_SetDataTransferDirection+0x44>)
 8001666:	5cd3      	ldrb	r3, [r2, r3]
 8001668:	461a      	mov	r2, r3
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	4413      	add	r3, r2
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001674:	f023 0310 	bic.w	r3, r3, #16
 8001678:	68ba      	ldr	r2, [r7, #8]
 800167a:	3a01      	subs	r2, #1
 800167c:	4906      	ldr	r1, [pc, #24]	; (8001698 <LL_DMA_SetDataTransferDirection+0x44>)
 800167e:	5c8a      	ldrb	r2, [r1, r2]
 8001680:	4611      	mov	r1, r2
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	440a      	add	r2, r1
 8001686:	4611      	mov	r1, r2
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	4313      	orrs	r3, r2
 800168c:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 800168e:	bf00      	nop
 8001690:	3714      	adds	r7, #20
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr
 8001698:	08007bf4 	.word	0x08007bf4

0800169c <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	4a0b      	ldr	r2, [pc, #44]	; (80016dc <LL_DMA_SetMode+0x40>)
 80016ae:	5cd3      	ldrb	r3, [r2, r3]
 80016b0:	461a      	mov	r2, r3
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	4413      	add	r3, r2
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f023 0220 	bic.w	r2, r3, #32
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	3b01      	subs	r3, #1
 80016c0:	4906      	ldr	r1, [pc, #24]	; (80016dc <LL_DMA_SetMode+0x40>)
 80016c2:	5ccb      	ldrb	r3, [r1, r3]
 80016c4:	4619      	mov	r1, r3
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	440b      	add	r3, r1
 80016ca:	4619      	mov	r1, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	600b      	str	r3, [r1, #0]
             Mode);
}
 80016d2:	bf00      	nop
 80016d4:	3714      	adds	r7, #20
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr
 80016dc:	08007bf4 	.word	0x08007bf4

080016e0 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	4a0b      	ldr	r2, [pc, #44]	; (8001720 <LL_DMA_SetPeriphIncMode+0x40>)
 80016f2:	5cd3      	ldrb	r3, [r2, r3]
 80016f4:	461a      	mov	r2, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	4413      	add	r3, r2
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	3b01      	subs	r3, #1
 8001704:	4906      	ldr	r1, [pc, #24]	; (8001720 <LL_DMA_SetPeriphIncMode+0x40>)
 8001706:	5ccb      	ldrb	r3, [r1, r3]
 8001708:	4619      	mov	r1, r3
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	440b      	add	r3, r1
 800170e:	4619      	mov	r1, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4313      	orrs	r3, r2
 8001714:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8001716:	bf00      	nop
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr
 8001720:	08007bf4 	.word	0x08007bf4

08001724 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	3b01      	subs	r3, #1
 8001734:	4a0b      	ldr	r2, [pc, #44]	; (8001764 <LL_DMA_SetMemoryIncMode+0x40>)
 8001736:	5cd3      	ldrb	r3, [r2, r3]
 8001738:	461a      	mov	r2, r3
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	4413      	add	r3, r2
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	3b01      	subs	r3, #1
 8001748:	4906      	ldr	r1, [pc, #24]	; (8001764 <LL_DMA_SetMemoryIncMode+0x40>)
 800174a:	5ccb      	ldrb	r3, [r1, r3]
 800174c:	4619      	mov	r1, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	440b      	add	r3, r1
 8001752:	4619      	mov	r1, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4313      	orrs	r3, r2
 8001758:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 800175a:	bf00      	nop
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr
 8001764:	08007bf4 	.word	0x08007bf4

08001768 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	3b01      	subs	r3, #1
 8001778:	4a0b      	ldr	r2, [pc, #44]	; (80017a8 <LL_DMA_SetPeriphSize+0x40>)
 800177a:	5cd3      	ldrb	r3, [r2, r3]
 800177c:	461a      	mov	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	4413      	add	r3, r2
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	3b01      	subs	r3, #1
 800178c:	4906      	ldr	r1, [pc, #24]	; (80017a8 <LL_DMA_SetPeriphSize+0x40>)
 800178e:	5ccb      	ldrb	r3, [r1, r3]
 8001790:	4619      	mov	r1, r3
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	440b      	add	r3, r1
 8001796:	4619      	mov	r1, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4313      	orrs	r3, r2
 800179c:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 800179e:	bf00      	nop
 80017a0:	3714      	adds	r7, #20
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr
 80017a8:	08007bf4 	.word	0x08007bf4

080017ac <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	3b01      	subs	r3, #1
 80017bc:	4a0b      	ldr	r2, [pc, #44]	; (80017ec <LL_DMA_SetMemorySize+0x40>)
 80017be:	5cd3      	ldrb	r3, [r2, r3]
 80017c0:	461a      	mov	r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	4413      	add	r3, r2
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	4906      	ldr	r1, [pc, #24]	; (80017ec <LL_DMA_SetMemorySize+0x40>)
 80017d2:	5ccb      	ldrb	r3, [r1, r3]
 80017d4:	4619      	mov	r1, r3
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	440b      	add	r3, r1
 80017da:	4619      	mov	r1, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	4313      	orrs	r3, r2
 80017e0:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 80017e2:	bf00      	nop
 80017e4:	3714      	adds	r7, #20
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	08007bf4 	.word	0x08007bf4

080017f0 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	3b01      	subs	r3, #1
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <LL_DMA_SetChannelPriorityLevel+0x40>)
 8001802:	5cd3      	ldrb	r3, [r2, r3]
 8001804:	461a      	mov	r2, r3
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	4413      	add	r3, r2
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	3b01      	subs	r3, #1
 8001814:	4906      	ldr	r1, [pc, #24]	; (8001830 <LL_DMA_SetChannelPriorityLevel+0x40>)
 8001816:	5ccb      	ldrb	r3, [r1, r3]
 8001818:	4619      	mov	r1, r3
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	440b      	add	r3, r1
 800181e:	4619      	mov	r1, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4313      	orrs	r3, r2
 8001824:	600b      	str	r3, [r1, #0]
             Priority);
}
 8001826:	bf00      	nop
 8001828:	3714      	adds	r7, #20
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr
 8001830:	08007bf4 	.word	0x08007bf4

08001834 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	3b01      	subs	r3, #1
 8001844:	4a0b      	ldr	r2, [pc, #44]	; (8001874 <LL_DMA_SetDataLength+0x40>)
 8001846:	5cd3      	ldrb	r3, [r2, r3]
 8001848:	461a      	mov	r2, r3
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	4413      	add	r3, r2
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	0c1b      	lsrs	r3, r3, #16
 8001852:	041b      	lsls	r3, r3, #16
 8001854:	68ba      	ldr	r2, [r7, #8]
 8001856:	3a01      	subs	r2, #1
 8001858:	4906      	ldr	r1, [pc, #24]	; (8001874 <LL_DMA_SetDataLength+0x40>)
 800185a:	5c8a      	ldrb	r2, [r1, r2]
 800185c:	4611      	mov	r1, r2
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	440a      	add	r2, r1
 8001862:	4611      	mov	r1, r2
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	4313      	orrs	r3, r2
 8001868:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 800186a:	bf00      	nop
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr
 8001874:	08007bf4 	.word	0x08007bf4

08001878 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	3b01      	subs	r3, #1
 8001888:	4a06      	ldr	r2, [pc, #24]	; (80018a4 <LL_DMA_SetMemoryAddress+0x2c>)
 800188a:	5cd3      	ldrb	r3, [r2, r3]
 800188c:	461a      	mov	r2, r3
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	4413      	add	r3, r2
 8001892:	461a      	mov	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	60d3      	str	r3, [r2, #12]
}
 8001898:	bf00      	nop
 800189a:	3714      	adds	r7, #20
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	08007bf4 	.word	0x08007bf4

080018a8 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	3b01      	subs	r3, #1
 80018b8:	4a06      	ldr	r2, [pc, #24]	; (80018d4 <LL_DMA_SetPeriphAddress+0x2c>)
 80018ba:	5cd3      	ldrb	r3, [r2, r3]
 80018bc:	461a      	mov	r2, r3
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	4413      	add	r3, r2
 80018c2:	461a      	mov	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6093      	str	r3, [r2, #8]
}
 80018c8:	bf00      	nop
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	08007bf4 	.word	0x08007bf4

080018d8 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f043 0201 	orr.w	r2, r3, #1
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	601a      	str	r2, [r3, #0]
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr

080018f6 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	601a      	str	r2, [r3, #0]
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	601a      	str	r2, [r3, #0]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr

08001932 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	431a      	orrs	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	60da      	str	r2, [r3, #12]
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr

08001956 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	f023 0201 	bic.w	r2, r3, #1
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	60da      	str	r2, [r3, #12]
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr

08001974 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001978:	4b04      	ldr	r3, [pc, #16]	; (800198c <LL_RCC_HSE_Enable+0x18>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a03      	ldr	r2, [pc, #12]	; (800198c <LL_RCC_HSE_Enable+0x18>)
 800197e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001982:	6013      	str	r3, [r2, #0]
}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr
 800198c:	40021000 	.word	0x40021000

08001990 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001994:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <LL_RCC_HSE_IsReady+0x20>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80019a0:	bf0c      	ite	eq
 80019a2:	2301      	moveq	r3, #1
 80019a4:	2300      	movne	r3, #0
 80019a6:	b2db      	uxtb	r3, r3
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr
 80019b0:	40021000 	.word	0x40021000

080019b4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80019bc:	4b06      	ldr	r3, [pc, #24]	; (80019d8 <LL_RCC_SetSysClkSource+0x24>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f023 0203 	bic.w	r2, r3, #3
 80019c4:	4904      	ldr	r1, [pc, #16]	; (80019d8 <LL_RCC_SetSysClkSource+0x24>)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	604b      	str	r3, [r1, #4]
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	40021000 	.word	0x40021000

080019dc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80019e0:	4b03      	ldr	r3, [pc, #12]	; (80019f0 <LL_RCC_GetSysClkSource+0x14>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f003 030c 	and.w	r3, r3, #12
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr
 80019f0:	40021000 	.word	0x40021000

080019f4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <LL_RCC_SetAHBPrescaler+0x24>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a04:	4904      	ldr	r1, [pc, #16]	; (8001a18 <LL_RCC_SetAHBPrescaler+0x24>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	604b      	str	r3, [r1, #4]
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	40021000 	.word	0x40021000

08001a1c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001a24:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a2c:	4904      	ldr	r1, [pc, #16]	; (8001a40 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	604b      	str	r3, [r1, #4]
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bc80      	pop	{r7}
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	40021000 	.word	0x40021000

08001a44 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a54:	4904      	ldr	r1, [pc, #16]	; (8001a68 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	604b      	str	r3, [r1, #4]
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	40021000 	.word	0x40021000

08001a6c <LL_RCC_SetADCClockSource>:
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
 8001a74:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <LL_RCC_SetADCClockSource+0x24>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001a7c:	4904      	ldr	r1, [pc, #16]	; (8001a90 <LL_RCC_SetADCClockSource+0x24>)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	604b      	str	r3, [r1, #4]
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	40021000 	.word	0x40021000

08001a94 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001a98:	4b04      	ldr	r3, [pc, #16]	; (8001aac <LL_RCC_PLL_Enable+0x18>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a03      	ldr	r2, [pc, #12]	; (8001aac <LL_RCC_PLL_Enable+0x18>)
 8001a9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aa2:	6013      	str	r3, [r2, #0]
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr
 8001aac:	40021000 	.word	0x40021000

08001ab0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001ab4:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <LL_RCC_PLL_IsReady+0x20>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001abc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001ac0:	bf0c      	ite	eq
 8001ac2:	2301      	moveq	r3, #1
 8001ac4:	2300      	movne	r3, #0
 8001ac6:	b2db      	uxtb	r3, r3
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr
 8001ad0:	40021000 	.word	0x40021000

08001ad4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	430b      	orrs	r3, r1
 8001af0:	4903      	ldr	r1, [pc, #12]	; (8001b00 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8001af2:	4313      	orrs	r3, r2
 8001af4:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr
 8001b00:	40021000 	.word	0x40021000

08001b04 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8001b0c:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b0e:	695a      	ldr	r2, [r3, #20]
 8001b10:	4907      	ldr	r1, [pc, #28]	; (8001b30 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b1a:	695a      	ldr	r2, [r3, #20]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b22:	68fb      	ldr	r3, [r7, #12]
}
 8001b24:	bf00      	nop
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40021000 	.word	0x40021000

08001b34 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001b3c:	4b08      	ldr	r3, [pc, #32]	; (8001b60 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b3e:	69da      	ldr	r2, [r3, #28]
 8001b40:	4907      	ldr	r1, [pc, #28]	; (8001b60 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001b48:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b4a:	69da      	ldr	r2, [r3, #28]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b52:	68fb      	ldr	r3, [r7, #12]
}
 8001b54:	bf00      	nop
 8001b56:	3714      	adds	r7, #20
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bc80      	pop	{r7}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	40021000 	.word	0x40021000

08001b64 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001b6c:	4b08      	ldr	r3, [pc, #32]	; (8001b90 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001b6e:	699a      	ldr	r2, [r3, #24]
 8001b70:	4907      	ldr	r1, [pc, #28]	; (8001b90 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001b78:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001b7a:	699a      	ldr	r2, [r3, #24]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b82:	68fb      	ldr	r3, [r7, #12]
}
 8001b84:	bf00      	nop
 8001b86:	3714      	adds	r7, #20
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	40021000 	.word	0x40021000

08001b94 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001b9c:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <LL_FLASH_SetLatency+0x24>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f023 0207 	bic.w	r2, r3, #7
 8001ba4:	4904      	ldr	r1, [pc, #16]	; (8001bb8 <LL_FLASH_SetLatency+0x24>)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	600b      	str	r3, [r1, #0]
}
 8001bac:	bf00      	nop
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40022000 	.word	0x40022000

08001bbc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001bc0:	4b03      	ldr	r3, [pc, #12]	; (8001bd0 <LL_FLASH_GetLatency+0x14>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0307 	and.w	r3, r3, #7
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr
 8001bd0:	40022000 	.word	0x40022000

08001bd4 <LL_TIM_EnableCounter>:
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f043 0201 	orr.w	r2, r3, #1
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	601a      	str	r2, [r3, #0]
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bc80      	pop	{r7}
 8001bf0:	4770      	bx	lr

08001bf2 <LL_TIM_DisableARRPreload>:
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	601a      	str	r2, [r3, #0]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr

08001c10 <LL_TIM_SetCounter>:
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001c20:	bf00      	nop
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bc80      	pop	{r7}
 8001c28:	4770      	bx	lr
	...

08001c2c <LL_TIM_OC_DisableFast>:
{
 8001c2c:	b4b0      	push	{r4, r5, r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d01c      	beq.n	8001c76 <LL_TIM_OC_DisableFast+0x4a>
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	d017      	beq.n	8001c72 <LL_TIM_OC_DisableFast+0x46>
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	2b10      	cmp	r3, #16
 8001c46:	d012      	beq.n	8001c6e <LL_TIM_OC_DisableFast+0x42>
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	2b40      	cmp	r3, #64	; 0x40
 8001c4c:	d00d      	beq.n	8001c6a <LL_TIM_OC_DisableFast+0x3e>
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c54:	d007      	beq.n	8001c66 <LL_TIM_OC_DisableFast+0x3a>
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c5c:	d101      	bne.n	8001c62 <LL_TIM_OC_DisableFast+0x36>
 8001c5e:	2305      	movs	r3, #5
 8001c60:	e00a      	b.n	8001c78 <LL_TIM_OC_DisableFast+0x4c>
 8001c62:	2306      	movs	r3, #6
 8001c64:	e008      	b.n	8001c78 <LL_TIM_OC_DisableFast+0x4c>
 8001c66:	2304      	movs	r3, #4
 8001c68:	e006      	b.n	8001c78 <LL_TIM_OC_DisableFast+0x4c>
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e004      	b.n	8001c78 <LL_TIM_OC_DisableFast+0x4c>
 8001c6e:	2302      	movs	r3, #2
 8001c70:	e002      	b.n	8001c78 <LL_TIM_OC_DisableFast+0x4c>
 8001c72:	2301      	movs	r3, #1
 8001c74:	e000      	b.n	8001c78 <LL_TIM_OC_DisableFast+0x4c>
 8001c76:	2300      	movs	r3, #0
 8001c78:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	3318      	adds	r3, #24
 8001c7e:	461a      	mov	r2, r3
 8001c80:	4629      	mov	r1, r5
 8001c82:	4b09      	ldr	r3, [pc, #36]	; (8001ca8 <LL_TIM_OC_DisableFast+0x7c>)
 8001c84:	5c5b      	ldrb	r3, [r3, r1]
 8001c86:	4413      	add	r3, r2
 8001c88:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001c8a:	6822      	ldr	r2, [r4, #0]
 8001c8c:	4629      	mov	r1, r5
 8001c8e:	4b07      	ldr	r3, [pc, #28]	; (8001cac <LL_TIM_OC_DisableFast+0x80>)
 8001c90:	5c5b      	ldrb	r3, [r3, r1]
 8001c92:	4619      	mov	r1, r3
 8001c94:	2304      	movs	r3, #4
 8001c96:	408b      	lsls	r3, r1
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	6023      	str	r3, [r4, #0]
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bcb0      	pop	{r4, r5, r7}
 8001ca6:	4770      	bx	lr
 8001ca8:	08007bfc 	.word	0x08007bfc
 8001cac:	08007c04 	.word	0x08007c04

08001cb0 <LL_TIM_OC_EnablePreload>:
{
 8001cb0:	b4b0      	push	{r4, r5, r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d01c      	beq.n	8001cfa <LL_TIM_OC_EnablePreload+0x4a>
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	2b04      	cmp	r3, #4
 8001cc4:	d017      	beq.n	8001cf6 <LL_TIM_OC_EnablePreload+0x46>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	2b10      	cmp	r3, #16
 8001cca:	d012      	beq.n	8001cf2 <LL_TIM_OC_EnablePreload+0x42>
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	2b40      	cmp	r3, #64	; 0x40
 8001cd0:	d00d      	beq.n	8001cee <LL_TIM_OC_EnablePreload+0x3e>
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cd8:	d007      	beq.n	8001cea <LL_TIM_OC_EnablePreload+0x3a>
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ce0:	d101      	bne.n	8001ce6 <LL_TIM_OC_EnablePreload+0x36>
 8001ce2:	2305      	movs	r3, #5
 8001ce4:	e00a      	b.n	8001cfc <LL_TIM_OC_EnablePreload+0x4c>
 8001ce6:	2306      	movs	r3, #6
 8001ce8:	e008      	b.n	8001cfc <LL_TIM_OC_EnablePreload+0x4c>
 8001cea:	2304      	movs	r3, #4
 8001cec:	e006      	b.n	8001cfc <LL_TIM_OC_EnablePreload+0x4c>
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e004      	b.n	8001cfc <LL_TIM_OC_EnablePreload+0x4c>
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	e002      	b.n	8001cfc <LL_TIM_OC_EnablePreload+0x4c>
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <LL_TIM_OC_EnablePreload+0x4c>
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	3318      	adds	r3, #24
 8001d02:	461a      	mov	r2, r3
 8001d04:	4629      	mov	r1, r5
 8001d06:	4b09      	ldr	r3, [pc, #36]	; (8001d2c <LL_TIM_OC_EnablePreload+0x7c>)
 8001d08:	5c5b      	ldrb	r3, [r3, r1]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001d0e:	6822      	ldr	r2, [r4, #0]
 8001d10:	4629      	mov	r1, r5
 8001d12:	4b07      	ldr	r3, [pc, #28]	; (8001d30 <LL_TIM_OC_EnablePreload+0x80>)
 8001d14:	5c5b      	ldrb	r3, [r3, r1]
 8001d16:	4619      	mov	r1, r3
 8001d18:	2308      	movs	r3, #8
 8001d1a:	408b      	lsls	r3, r1
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	6023      	str	r3, [r4, #0]
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bcb0      	pop	{r4, r5, r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	08007bfc 	.word	0x08007bfc
 8001d30:	08007c04 	.word	0x08007c04

08001d34 <LL_TIM_OC_DisablePreload>:
{
 8001d34:	b4b0      	push	{r4, r5, r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d01c      	beq.n	8001d7e <LL_TIM_OC_DisablePreload+0x4a>
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d017      	beq.n	8001d7a <LL_TIM_OC_DisablePreload+0x46>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	2b10      	cmp	r3, #16
 8001d4e:	d012      	beq.n	8001d76 <LL_TIM_OC_DisablePreload+0x42>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	2b40      	cmp	r3, #64	; 0x40
 8001d54:	d00d      	beq.n	8001d72 <LL_TIM_OC_DisablePreload+0x3e>
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d5c:	d007      	beq.n	8001d6e <LL_TIM_OC_DisablePreload+0x3a>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d64:	d101      	bne.n	8001d6a <LL_TIM_OC_DisablePreload+0x36>
 8001d66:	2305      	movs	r3, #5
 8001d68:	e00a      	b.n	8001d80 <LL_TIM_OC_DisablePreload+0x4c>
 8001d6a:	2306      	movs	r3, #6
 8001d6c:	e008      	b.n	8001d80 <LL_TIM_OC_DisablePreload+0x4c>
 8001d6e:	2304      	movs	r3, #4
 8001d70:	e006      	b.n	8001d80 <LL_TIM_OC_DisablePreload+0x4c>
 8001d72:	2303      	movs	r3, #3
 8001d74:	e004      	b.n	8001d80 <LL_TIM_OC_DisablePreload+0x4c>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e002      	b.n	8001d80 <LL_TIM_OC_DisablePreload+0x4c>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e000      	b.n	8001d80 <LL_TIM_OC_DisablePreload+0x4c>
 8001d7e:	2300      	movs	r3, #0
 8001d80:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	3318      	adds	r3, #24
 8001d86:	461a      	mov	r2, r3
 8001d88:	4629      	mov	r1, r5
 8001d8a:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <LL_TIM_OC_DisablePreload+0x7c>)
 8001d8c:	5c5b      	ldrb	r3, [r3, r1]
 8001d8e:	4413      	add	r3, r2
 8001d90:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001d92:	6822      	ldr	r2, [r4, #0]
 8001d94:	4629      	mov	r1, r5
 8001d96:	4b07      	ldr	r3, [pc, #28]	; (8001db4 <LL_TIM_OC_DisablePreload+0x80>)
 8001d98:	5c5b      	ldrb	r3, [r3, r1]
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	2308      	movs	r3, #8
 8001d9e:	408b      	lsls	r3, r1
 8001da0:	43db      	mvns	r3, r3
 8001da2:	4013      	ands	r3, r2
 8001da4:	6023      	str	r3, [r4, #0]
}
 8001da6:	bf00      	nop
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bcb0      	pop	{r4, r5, r7}
 8001dae:	4770      	bx	lr
 8001db0:	08007bfc 	.word	0x08007bfc
 8001db4:	08007c04 	.word	0x08007c04

08001db8 <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 8001db8:	b4b0      	push	{r4, r5, r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d01c      	beq.n	8001e04 <LL_TIM_IC_SetActiveInput+0x4c>
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d017      	beq.n	8001e00 <LL_TIM_IC_SetActiveInput+0x48>
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	2b10      	cmp	r3, #16
 8001dd4:	d012      	beq.n	8001dfc <LL_TIM_IC_SetActiveInput+0x44>
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	2b40      	cmp	r3, #64	; 0x40
 8001dda:	d00d      	beq.n	8001df8 <LL_TIM_IC_SetActiveInput+0x40>
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001de2:	d007      	beq.n	8001df4 <LL_TIM_IC_SetActiveInput+0x3c>
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dea:	d101      	bne.n	8001df0 <LL_TIM_IC_SetActiveInput+0x38>
 8001dec:	2305      	movs	r3, #5
 8001dee:	e00a      	b.n	8001e06 <LL_TIM_IC_SetActiveInput+0x4e>
 8001df0:	2306      	movs	r3, #6
 8001df2:	e008      	b.n	8001e06 <LL_TIM_IC_SetActiveInput+0x4e>
 8001df4:	2304      	movs	r3, #4
 8001df6:	e006      	b.n	8001e06 <LL_TIM_IC_SetActiveInput+0x4e>
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e004      	b.n	8001e06 <LL_TIM_IC_SetActiveInput+0x4e>
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	e002      	b.n	8001e06 <LL_TIM_IC_SetActiveInput+0x4e>
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <LL_TIM_IC_SetActiveInput+0x4e>
 8001e04:	2300      	movs	r3, #0
 8001e06:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	3318      	adds	r3, #24
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	4629      	mov	r1, r5
 8001e10:	4b0c      	ldr	r3, [pc, #48]	; (8001e44 <LL_TIM_IC_SetActiveInput+0x8c>)
 8001e12:	5c5b      	ldrb	r3, [r3, r1]
 8001e14:	4413      	add	r3, r2
 8001e16:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001e18:	6822      	ldr	r2, [r4, #0]
 8001e1a:	4629      	mov	r1, r5
 8001e1c:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <LL_TIM_IC_SetActiveInput+0x90>)
 8001e1e:	5c5b      	ldrb	r3, [r3, r1]
 8001e20:	4619      	mov	r1, r3
 8001e22:	2303      	movs	r3, #3
 8001e24:	408b      	lsls	r3, r1
 8001e26:	43db      	mvns	r3, r3
 8001e28:	401a      	ands	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	0c1b      	lsrs	r3, r3, #16
 8001e2e:	4628      	mov	r0, r5
 8001e30:	4905      	ldr	r1, [pc, #20]	; (8001e48 <LL_TIM_IC_SetActiveInput+0x90>)
 8001e32:	5c09      	ldrb	r1, [r1, r0]
 8001e34:	408b      	lsls	r3, r1
 8001e36:	4313      	orrs	r3, r2
 8001e38:	6023      	str	r3, [r4, #0]
}
 8001e3a:	bf00      	nop
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bcb0      	pop	{r4, r5, r7}
 8001e42:	4770      	bx	lr
 8001e44:	08007bfc 	.word	0x08007bfc
 8001e48:	08007c0c 	.word	0x08007c0c

08001e4c <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 8001e4c:	b4b0      	push	{r4, r5, r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d01c      	beq.n	8001e98 <LL_TIM_IC_SetPrescaler+0x4c>
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	2b04      	cmp	r3, #4
 8001e62:	d017      	beq.n	8001e94 <LL_TIM_IC_SetPrescaler+0x48>
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	2b10      	cmp	r3, #16
 8001e68:	d012      	beq.n	8001e90 <LL_TIM_IC_SetPrescaler+0x44>
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	2b40      	cmp	r3, #64	; 0x40
 8001e6e:	d00d      	beq.n	8001e8c <LL_TIM_IC_SetPrescaler+0x40>
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e76:	d007      	beq.n	8001e88 <LL_TIM_IC_SetPrescaler+0x3c>
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e7e:	d101      	bne.n	8001e84 <LL_TIM_IC_SetPrescaler+0x38>
 8001e80:	2305      	movs	r3, #5
 8001e82:	e00a      	b.n	8001e9a <LL_TIM_IC_SetPrescaler+0x4e>
 8001e84:	2306      	movs	r3, #6
 8001e86:	e008      	b.n	8001e9a <LL_TIM_IC_SetPrescaler+0x4e>
 8001e88:	2304      	movs	r3, #4
 8001e8a:	e006      	b.n	8001e9a <LL_TIM_IC_SetPrescaler+0x4e>
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e004      	b.n	8001e9a <LL_TIM_IC_SetPrescaler+0x4e>
 8001e90:	2302      	movs	r3, #2
 8001e92:	e002      	b.n	8001e9a <LL_TIM_IC_SetPrescaler+0x4e>
 8001e94:	2301      	movs	r3, #1
 8001e96:	e000      	b.n	8001e9a <LL_TIM_IC_SetPrescaler+0x4e>
 8001e98:	2300      	movs	r3, #0
 8001e9a:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	3318      	adds	r3, #24
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4629      	mov	r1, r5
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <LL_TIM_IC_SetPrescaler+0x8c>)
 8001ea6:	5c5b      	ldrb	r3, [r3, r1]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001eac:	6822      	ldr	r2, [r4, #0]
 8001eae:	4629      	mov	r1, r5
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	; (8001edc <LL_TIM_IC_SetPrescaler+0x90>)
 8001eb2:	5c5b      	ldrb	r3, [r3, r1]
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	230c      	movs	r3, #12
 8001eb8:	408b      	lsls	r3, r1
 8001eba:	43db      	mvns	r3, r3
 8001ebc:	401a      	ands	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	0c1b      	lsrs	r3, r3, #16
 8001ec2:	4628      	mov	r0, r5
 8001ec4:	4905      	ldr	r1, [pc, #20]	; (8001edc <LL_TIM_IC_SetPrescaler+0x90>)
 8001ec6:	5c09      	ldrb	r1, [r1, r0]
 8001ec8:	408b      	lsls	r3, r1
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	6023      	str	r3, [r4, #0]
}
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bcb0      	pop	{r4, r5, r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	08007bfc 	.word	0x08007bfc
 8001edc:	08007c0c 	.word	0x08007c0c

08001ee0 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 8001ee0:	b4b0      	push	{r4, r5, r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d01c      	beq.n	8001f2c <LL_TIM_IC_SetFilter+0x4c>
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	2b04      	cmp	r3, #4
 8001ef6:	d017      	beq.n	8001f28 <LL_TIM_IC_SetFilter+0x48>
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	2b10      	cmp	r3, #16
 8001efc:	d012      	beq.n	8001f24 <LL_TIM_IC_SetFilter+0x44>
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	2b40      	cmp	r3, #64	; 0x40
 8001f02:	d00d      	beq.n	8001f20 <LL_TIM_IC_SetFilter+0x40>
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f0a:	d007      	beq.n	8001f1c <LL_TIM_IC_SetFilter+0x3c>
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f12:	d101      	bne.n	8001f18 <LL_TIM_IC_SetFilter+0x38>
 8001f14:	2305      	movs	r3, #5
 8001f16:	e00a      	b.n	8001f2e <LL_TIM_IC_SetFilter+0x4e>
 8001f18:	2306      	movs	r3, #6
 8001f1a:	e008      	b.n	8001f2e <LL_TIM_IC_SetFilter+0x4e>
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	e006      	b.n	8001f2e <LL_TIM_IC_SetFilter+0x4e>
 8001f20:	2303      	movs	r3, #3
 8001f22:	e004      	b.n	8001f2e <LL_TIM_IC_SetFilter+0x4e>
 8001f24:	2302      	movs	r3, #2
 8001f26:	e002      	b.n	8001f2e <LL_TIM_IC_SetFilter+0x4e>
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e000      	b.n	8001f2e <LL_TIM_IC_SetFilter+0x4e>
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	3318      	adds	r3, #24
 8001f34:	461a      	mov	r2, r3
 8001f36:	4629      	mov	r1, r5
 8001f38:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <LL_TIM_IC_SetFilter+0x8c>)
 8001f3a:	5c5b      	ldrb	r3, [r3, r1]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001f40:	6822      	ldr	r2, [r4, #0]
 8001f42:	4629      	mov	r1, r5
 8001f44:	4b0a      	ldr	r3, [pc, #40]	; (8001f70 <LL_TIM_IC_SetFilter+0x90>)
 8001f46:	5c5b      	ldrb	r3, [r3, r1]
 8001f48:	4619      	mov	r1, r3
 8001f4a:	23f0      	movs	r3, #240	; 0xf0
 8001f4c:	408b      	lsls	r3, r1
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	401a      	ands	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	0c1b      	lsrs	r3, r3, #16
 8001f56:	4628      	mov	r0, r5
 8001f58:	4905      	ldr	r1, [pc, #20]	; (8001f70 <LL_TIM_IC_SetFilter+0x90>)
 8001f5a:	5c09      	ldrb	r1, [r1, r0]
 8001f5c:	408b      	lsls	r3, r1
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	6023      	str	r3, [r4, #0]
}
 8001f62:	bf00      	nop
 8001f64:	3714      	adds	r7, #20
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bcb0      	pop	{r4, r5, r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	08007bfc 	.word	0x08007bfc
 8001f70:	08007c0c 	.word	0x08007c0c

08001f74 <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_RISING
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 8001f74:	b490      	push	{r4, r7}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d01c      	beq.n	8001fc0 <LL_TIM_IC_SetPolarity+0x4c>
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	2b04      	cmp	r3, #4
 8001f8a:	d017      	beq.n	8001fbc <LL_TIM_IC_SetPolarity+0x48>
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	2b10      	cmp	r3, #16
 8001f90:	d012      	beq.n	8001fb8 <LL_TIM_IC_SetPolarity+0x44>
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	2b40      	cmp	r3, #64	; 0x40
 8001f96:	d00d      	beq.n	8001fb4 <LL_TIM_IC_SetPolarity+0x40>
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f9e:	d007      	beq.n	8001fb0 <LL_TIM_IC_SetPolarity+0x3c>
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fa6:	d101      	bne.n	8001fac <LL_TIM_IC_SetPolarity+0x38>
 8001fa8:	2305      	movs	r3, #5
 8001faa:	e00a      	b.n	8001fc2 <LL_TIM_IC_SetPolarity+0x4e>
 8001fac:	2306      	movs	r3, #6
 8001fae:	e008      	b.n	8001fc2 <LL_TIM_IC_SetPolarity+0x4e>
 8001fb0:	2304      	movs	r3, #4
 8001fb2:	e006      	b.n	8001fc2 <LL_TIM_IC_SetPolarity+0x4e>
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e004      	b.n	8001fc2 <LL_TIM_IC_SetPolarity+0x4e>
 8001fb8:	2302      	movs	r3, #2
 8001fba:	e002      	b.n	8001fc2 <LL_TIM_IC_SetPolarity+0x4e>
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e000      	b.n	8001fc2 <LL_TIM_IC_SetPolarity+0x4e>
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	461c      	mov	r4, r3
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6a1a      	ldr	r2, [r3, #32]
 8001fc8:	4621      	mov	r1, r4
 8001fca:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <LL_TIM_IC_SetPolarity+0x80>)
 8001fcc:	5c5b      	ldrb	r3, [r3, r1]
 8001fce:	4619      	mov	r1, r3
 8001fd0:	230a      	movs	r3, #10
 8001fd2:	408b      	lsls	r3, r1
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	401a      	ands	r2, r3
 8001fd8:	4621      	mov	r1, r4
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <LL_TIM_IC_SetPolarity+0x80>)
 8001fdc:	5c5b      	ldrb	r3, [r3, r1]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	408b      	lsls	r3, r1
 8001fe4:	431a      	orrs	r2, r3
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 8001fea:	bf00      	nop
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc90      	pop	{r4, r7}
 8001ff2:	4770      	bx	lr
 8001ff4:	08007c14 	.word	0x08007c14

08001ff8 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800200a:	f023 0307 	bic.w	r3, r3, #7
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	431a      	orrs	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	609a      	str	r2, [r3, #8]
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	bc80      	pop	{r7}
 800201e:	4770      	bx	lr

08002020 <LL_TIM_SetEncoderMode>:
  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f023 0207 	bic.w	r2, r3, #7
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	431a      	orrs	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	609a      	str	r2, [r3, #8]
}
 800203a:	bf00      	nop
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr

08002044 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	431a      	orrs	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	605a      	str	r2, [r3, #4]
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	bc80      	pop	{r7}
 8002066:	4770      	bx	lr

08002068 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	609a      	str	r2, [r3, #8]
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	bc80      	pop	{r7}
 8002084:	4770      	bx	lr

08002086 <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 8002086:	b480      	push	{r7}
 8002088:	b083      	sub	sp, #12
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002092:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	645a      	str	r2, [r3, #68]	; 0x44
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr

080020a4 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f06f 0201 	mvn.w	r2, #1
 80020b2:	611a      	str	r2, [r3, #16]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bc80      	pop	{r7}
 80020bc:	4770      	bx	lr

080020be <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 80020be:	b480      	push	{r7}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	f06f 0202 	mvn.w	r2, #2
 80020cc:	611a      	str	r2, [r3, #16]
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr

080020d8 <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f06f 0204 	mvn.w	r2, #4
 80020e6:	611a      	str	r2, [r3, #16]
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bc80      	pop	{r7}
 80020f0:	4770      	bx	lr

080020f2 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	f043 0201 	orr.w	r2, r3, #1
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	60da      	str	r2, [r3, #12]
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <LL_TIM_EnableIT_CC1>:
  * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f043 0202 	orr.w	r2, r3, #2
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	60da      	str	r2, [r3, #12]
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr

0800212e <LL_TIM_EnableIT_CC2>:
  * @rmtoll DIER         CC2IE         LL_TIM_EnableIT_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)
{
 800212e:	b480      	push	{r7}
 8002130:	b083      	sub	sp, #12
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC2IE);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	f043 0204 	orr.w	r2, r3, #4
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	60da      	str	r2, [r3, #12]
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	bc80      	pop	{r7}
 800214a:	4770      	bx	lr

0800214c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	60da      	str	r2, [r3, #12]
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr

0800216a <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800216a:	b480      	push	{r7}
 800216c:	b083      	sub	sp, #12
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	691b      	ldr	r3, [r3, #16]
 8002176:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	615a      	str	r2, [r3, #20]
}
 800218a:	bf00      	nop
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr

08002194 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021a4:	2b40      	cmp	r3, #64	; 0x40
 80021a6:	bf0c      	ite	eq
 80021a8:	2301      	moveq	r3, #1
 80021aa:	2300      	movne	r3, #0
 80021ac:	b2db      	uxtb	r3, r3
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bc80      	pop	{r7}
 80021b6:	4770      	bx	lr

080021b8 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80021c4:	78fa      	ldrb	r2, [r7, #3]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	605a      	str	r2, [r3, #4]
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr

080021d4 <LL_GPIO_SetPinMode>:
{
 80021d4:	b490      	push	{r4, r7}
 80021d6:	b088      	sub	sp, #32
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	461a      	mov	r2, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	0e1b      	lsrs	r3, r3, #24
 80021e8:	4413      	add	r3, r2
 80021ea:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80021ec:	6822      	ldr	r2, [r4, #0]
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	fa93 f3a3 	rbit	r3, r3
 80021f8:	613b      	str	r3, [r7, #16]
  return result;
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	fab3 f383 	clz	r3, r3
 8002200:	b2db      	uxtb	r3, r3
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	210f      	movs	r1, #15
 8002206:	fa01 f303 	lsl.w	r3, r1, r3
 800220a:	43db      	mvns	r3, r3
 800220c:	401a      	ands	r2, r3
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	fa93 f3a3 	rbit	r3, r3
 8002218:	61bb      	str	r3, [r7, #24]
  return result;
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	fab3 f383 	clz	r3, r3
 8002220:	b2db      	uxtb	r3, r3
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	fa01 f303 	lsl.w	r3, r1, r3
 800222a:	4313      	orrs	r3, r2
 800222c:	6023      	str	r3, [r4, #0]
}
 800222e:	bf00      	nop
 8002230:	3720      	adds	r7, #32
 8002232:	46bd      	mov	sp, r7
 8002234:	bc90      	pop	{r4, r7}
 8002236:	4770      	bx	lr

08002238 <LL_GPIO_ResetOutputPin>:
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	0a1b      	lsrs	r3, r3, #8
 8002246:	b29a      	uxth	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	615a      	str	r2, [r3, #20]
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	bc80      	pop	{r7}
 8002254:	4770      	bx	lr
	...

08002258 <LL_GPIO_AF_EnableRemap_I2C1>:
  * @rmtoll MAPR          I2C1_REMAP           LL_GPIO_AF_EnableRemap_I2C1
  * @note  ENABLE: Remap     (SCL/PB8, SDA/PB9)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_EnableRemap_I2C1(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  SET_BIT(AFIO->MAPR, AFIO_MAPR_I2C1_REMAP | AFIO_MAPR_SWJ_CFG);
 800225c:	4b05      	ldr	r3, [pc, #20]	; (8002274 <LL_GPIO_AF_EnableRemap_I2C1+0x1c>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	4a04      	ldr	r2, [pc, #16]	; (8002274 <LL_GPIO_AF_EnableRemap_I2C1+0x1c>)
 8002262:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002266:	f043 0302 	orr.w	r3, r3, #2
 800226a:	6053      	str	r3, [r2, #4]
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	40010000 	.word	0x40010000

08002278 <LL_GPIO_AF_EnableRemap_USART1>:
  * @rmtoll MAPR          USART1_REMAP           LL_GPIO_AF_EnableRemap_USART1
  * @note  ENABLE: Remap     (TX/PB6, RX/PB7)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_EnableRemap_USART1(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  SET_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP | AFIO_MAPR_SWJ_CFG);
 800227c:	4b05      	ldr	r3, [pc, #20]	; (8002294 <LL_GPIO_AF_EnableRemap_USART1+0x1c>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	4a04      	ldr	r2, [pc, #16]	; (8002294 <LL_GPIO_AF_EnableRemap_USART1+0x1c>)
 8002282:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002286:	f043 0304 	orr.w	r3, r3, #4
 800228a:	6053      	str	r3, [r2, #4]
}
 800228c:	bf00      	nop
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr
 8002294:	40010000 	.word	0x40010000

08002298 <LL_GPIO_AF_EnableRemap_TIM2>:
  * @rmtoll MAPR          TIM2_REMAP           LL_GPIO_AF_EnableRemap_TIM2
  * @note  ENABLE: Full remap       (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM2(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, (AFIO_MAPR_TIM2_REMAP | AFIO_MAPR_SWJ_CFG), (AFIO_MAPR_TIM2_REMAP_FULLREMAP | AFIO_MAPR_SWJ_CFG));
 800229c:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <LL_GPIO_AF_EnableRemap_TIM2+0x1c>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	4a04      	ldr	r2, [pc, #16]	; (80022b4 <LL_GPIO_AF_EnableRemap_TIM2+0x1c>)
 80022a2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80022a6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80022aa:	6053      	str	r3, [r2, #4]
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr
 80022b4:	40010000 	.word	0x40010000

080022b8 <LL_GPIO_AF_RemapPartial_TIM3>:
  * @note  PARTIAL: Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1)
  * @note  TIM3_ETR on PE0 is not re-mapped.
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_RemapPartial_TIM3(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, (AFIO_MAPR_TIM3_REMAP | AFIO_MAPR_SWJ_CFG), (AFIO_MAPR_TIM3_REMAP_PARTIALREMAP | AFIO_MAPR_SWJ_CFG));
 80022bc:	4b07      	ldr	r3, [pc, #28]	; (80022dc <LL_GPIO_AF_RemapPartial_TIM3+0x24>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80022c4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80022c8:	4a04      	ldr	r2, [pc, #16]	; (80022dc <LL_GPIO_AF_RemapPartial_TIM3+0x24>)
 80022ca:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80022ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022d2:	6053      	str	r3, [r2, #4]
}
 80022d4:	bf00      	nop
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bc80      	pop	{r7}
 80022da:	4770      	bx	lr
 80022dc:	40010000 	.word	0x40010000

080022e0 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG);
 80022e4:	4b07      	ldr	r3, [pc, #28]	; (8002304 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	4a06      	ldr	r2, [pc, #24]	; (8002304 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 80022ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80022ee:	6053      	str	r3, [r2, #4]
  SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 80022f0:	4b04      	ldr	r3, [pc, #16]	; (8002304 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	4a03      	ldr	r2, [pc, #12]	; (8002304 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 80022f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80022fa:	6053      	str	r3, [r2, #4]
}
 80022fc:	bf00      	nop
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr
 8002304:	40010000 	.word	0x40010000

08002308 <LL_GPIO_AF_SetEXTISource>:
  *         @arg @ref LL_GPIO_AF_EXTI_LINE14
  *         @arg @ref LL_GPIO_AF_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  MODIFY_REG(AFIO->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8002312:	4a13      	ldr	r2, [pc, #76]	; (8002360 <LL_GPIO_AF_SetEXTISource+0x58>)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	b2db      	uxtb	r3, r3
 8002318:	3302      	adds	r3, #2
 800231a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	0c1b      	lsrs	r3, r3, #16
 8002322:	43db      	mvns	r3, r3
 8002324:	ea02 0103 	and.w	r1, r2, r3
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	0c1b      	lsrs	r3, r3, #16
 800232c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	fa93 f3a3 	rbit	r3, r3
 8002334:	60bb      	str	r3, [r7, #8]
  return result;
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	fab3 f383 	clz	r3, r3
 800233c:	b2db      	uxtb	r3, r3
 800233e:	461a      	mov	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	fa03 f202 	lsl.w	r2, r3, r2
 8002346:	4806      	ldr	r0, [pc, #24]	; (8002360 <LL_GPIO_AF_SetEXTISource+0x58>)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	b2db      	uxtb	r3, r3
 800234c:	430a      	orrs	r2, r1
 800234e:	3302      	adds	r3, #2
 8002350:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8002354:	bf00      	nop
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	bc80      	pop	{r7}
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	40010000 	.word	0x40010000

08002364 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
	while (LL_USART_IsActiveFlag_TC(USART1)==0)
 800236c:	bf00      	nop
 800236e:	4808      	ldr	r0, [pc, #32]	; (8002390 <__io_putchar+0x2c>)
 8002370:	f7ff ff10 	bl	8002194 <LL_USART_IsActiveFlag_TC>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f9      	beq.n	800236e <__io_putchar+0xa>
	{}
	LL_USART_TransmitData8(USART1,(uint8_t)ch);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	b2db      	uxtb	r3, r3
 800237e:	4619      	mov	r1, r3
 8002380:	4803      	ldr	r0, [pc, #12]	; (8002390 <__io_putchar+0x2c>)
 8002382:	f7ff ff19 	bl	80021b8 <LL_USART_TransmitData8>

  	return ch;
 8002386:	687b      	ldr	r3, [r7, #4]
}
 8002388:	4618      	mov	r0, r3
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40013800 	.word	0x40013800
 8002394:	00000000 	.word	0x00000000

08002398 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002398:	b590      	push	{r4, r7, lr}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 800239e:	2001      	movs	r0, #1
 80023a0:	f7ff fbe0 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80023a4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80023a8:	f7ff fbc4 	bl	8001b34 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ac:	2003      	movs	r0, #3
 80023ae:	f7fe ffbb 	bl	8001328 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  NVIC_SetPriority(MemoryManagement_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 80023b2:	f7fe ffdd 	bl	8001370 <__NVIC_GetPriorityGrouping>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2200      	movs	r2, #0
 80023ba:	2101      	movs	r1, #1
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff f82b 	bl	8001418 <NVIC_EncodePriority>
 80023c2:	4603      	mov	r3, r0
 80023c4:	4619      	mov	r1, r3
 80023c6:	f06f 000b 	mvn.w	r0, #11
 80023ca:	f7fe fffb 	bl	80013c4 <__NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  NVIC_SetPriority(BusFault_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 80023ce:	f7fe ffcf 	bl	8001370 <__NVIC_GetPriorityGrouping>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2200      	movs	r2, #0
 80023d6:	2101      	movs	r1, #1
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff f81d 	bl	8001418 <NVIC_EncodePriority>
 80023de:	4603      	mov	r3, r0
 80023e0:	4619      	mov	r1, r3
 80023e2:	f06f 000a 	mvn.w	r0, #10
 80023e6:	f7fe ffed 	bl	80013c4 <__NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  NVIC_SetPriority(UsageFault_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 80023ea:	f7fe ffc1 	bl	8001370 <__NVIC_GetPriorityGrouping>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2200      	movs	r2, #0
 80023f2:	2101      	movs	r1, #1
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff f80f 	bl	8001418 <NVIC_EncodePriority>
 80023fa:	4603      	mov	r3, r0
 80023fc:	4619      	mov	r1, r3
 80023fe:	f06f 0009 	mvn.w	r0, #9
 8002402:	f7fe ffdf 	bl	80013c4 <__NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  NVIC_SetPriority(SVCall_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8002406:	f7fe ffb3 	bl	8001370 <__NVIC_GetPriorityGrouping>
 800240a:	4603      	mov	r3, r0
 800240c:	2200      	movs	r2, #0
 800240e:	2101      	movs	r1, #1
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff f801 	bl	8001418 <NVIC_EncodePriority>
 8002416:	4603      	mov	r3, r0
 8002418:	4619      	mov	r1, r3
 800241a:	f06f 0004 	mvn.w	r0, #4
 800241e:	f7fe ffd1 	bl	80013c4 <__NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  NVIC_SetPriority(DebugMonitor_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8002422:	f7fe ffa5 	bl	8001370 <__NVIC_GetPriorityGrouping>
 8002426:	4603      	mov	r3, r0
 8002428:	2200      	movs	r2, #0
 800242a:	2101      	movs	r1, #1
 800242c:	4618      	mov	r0, r3
 800242e:	f7fe fff3 	bl	8001418 <NVIC_EncodePriority>
 8002432:	4603      	mov	r3, r0
 8002434:	4619      	mov	r1, r3
 8002436:	f06f 0003 	mvn.w	r0, #3
 800243a:	f7fe ffc3 	bl	80013c4 <__NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  NVIC_SetPriority(PendSV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 800243e:	f7fe ff97 	bl	8001370 <__NVIC_GetPriorityGrouping>
 8002442:	4603      	mov	r3, r0
 8002444:	2200      	movs	r2, #0
 8002446:	2101      	movs	r1, #1
 8002448:	4618      	mov	r0, r3
 800244a:	f7fe ffe5 	bl	8001418 <NVIC_EncodePriority>
 800244e:	4603      	mov	r3, r0
 8002450:	4619      	mov	r1, r3
 8002452:	f06f 0001 	mvn.w	r0, #1
 8002456:	f7fe ffb5 	bl	80013c4 <__NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 800245a:	f7fe ff89 	bl	8001370 <__NVIC_GetPriorityGrouping>
 800245e:	4603      	mov	r3, r0
 8002460:	2200      	movs	r2, #0
 8002462:	2101      	movs	r1, #1
 8002464:	4618      	mov	r0, r3
 8002466:	f7fe ffd7 	bl	8001418 <NVIC_EncodePriority>
 800246a:	4603      	mov	r3, r0
 800246c:	4619      	mov	r1, r3
 800246e:	f04f 30ff 	mov.w	r0, #4294967295
 8002472:	f7fe ffa7 	bl	80013c4 <__NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 8002476:	f7ff ff33 	bl	80022e0 <LL_GPIO_AF_Remap_SWJ_NOJTAG>

  /* USER CODE BEGIN Init */
  setvbuf(stdin, NULL, _IONBF, 0);
 800247a:	4bad      	ldr	r3, [pc, #692]	; (8002730 <main+0x398>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6858      	ldr	r0, [r3, #4]
 8002480:	2300      	movs	r3, #0
 8002482:	2202      	movs	r2, #2
 8002484:	2100      	movs	r1, #0
 8002486:	f003 fbb1 	bl	8005bec <setvbuf>
  setvbuf(stdout, NULL, _IONBF, 0);
 800248a:	4ba9      	ldr	r3, [pc, #676]	; (8002730 <main+0x398>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6898      	ldr	r0, [r3, #8]
 8002490:	2300      	movs	r3, #0
 8002492:	2202      	movs	r2, #2
 8002494:	2100      	movs	r1, #0
 8002496:	f003 fba9 	bl	8005bec <setvbuf>
  setvbuf(stderr, NULL, _IONBF, 0);
 800249a:	4ba5      	ldr	r3, [pc, #660]	; (8002730 <main+0x398>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68d8      	ldr	r0, [r3, #12]
 80024a0:	2300      	movs	r3, #0
 80024a2:	2202      	movs	r2, #2
 80024a4:	2100      	movs	r1, #0
 80024a6:	f003 fba1 	bl	8005bec <setvbuf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024aa:	f000 fda7 	bl	8002ffc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024ae:	f001 fa5d 	bl	800396c <MX_GPIO_Init>
  MX_DMA_Init();
 80024b2:	f001 fa43 	bl	800393c <MX_DMA_Init>
  MX_TIM1_Init();
 80024b6:	f000 ff53 	bl	8003360 <MX_TIM1_Init>
  MX_ADC1_Init();
 80024ba:	f000 fde1 	bl	8003080 <MX_ADC1_Init>
  MX_I2C1_Init();
 80024be:	f000 fef5 	bl	80032ac <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80024c2:	f001 f9d1 	bl	8003868 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80024c6:	f001 f801 	bl	80034cc <MX_TIM2_Init>
  MX_TIM3_Init();
 80024ca:	f001 f8af 	bl	800362c <MX_TIM3_Init>
  MX_TIM4_Init();
 80024ce:	f001 f93d 	bl	800374c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  MotorL_EnablePWM();
 80024d2:	f7fe fe65 	bl	80011a0 <MotorL_EnablePWM>
  MotorR_EnablePWM();
 80024d6:	f7fe fe6d 	bl	80011b4 <MotorR_EnablePWM>
  MotorL_SetPWM(0);
 80024da:	2000      	movs	r0, #0
 80024dc:	f7fe fe76 	bl	80011cc <MotorL_SetPWM>
  MotorR_SetPWM(0);
 80024e0:	2000      	movs	r0, #0
 80024e2:	f7fe feab 	bl	800123c <MotorR_SetPWM>
  Servo_SetAngle(0);
 80024e6:	f04f 0000 	mov.w	r0, #0
 80024ea:	f7fe fedf 	bl	80012ac <Servo_SetAngle>
//  OC2_IT_Setmillis(2.5);
  float ServoAngle = 0.00;
 80024ee:	f04f 0300 	mov.w	r3, #0
 80024f2:	607b      	str	r3, [r7, #4]

//  uint32_t Count = LL_TIM_GetCounter(TIM2);

  while (1)
  {
	  LineDetect = 0;
 80024f4:	4b8f      	ldr	r3, [pc, #572]	; (8002734 <main+0x39c>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	701a      	strb	r2, [r3, #0]
	  Sensor_Convert_A2D();
 80024fa:	f001 fb05 	bl	8003b08 <Sensor_Convert_A2D>
//	  Sensor_Print_Thres();
//	  Sensor_PrintValue();
//	  Sensor_Print_LineDetect();

	  if(GetThreshold_Flag == 1)
 80024fe:	4b8e      	ldr	r3, [pc, #568]	; (8002738 <main+0x3a0>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d104      	bne.n	8002510 <main+0x178>
	  {
		  GetThreshold_Flag = 0;
 8002506:	4b8c      	ldr	r3, [pc, #560]	; (8002738 <main+0x3a0>)
 8002508:	2200      	movs	r2, #0
 800250a:	701a      	strb	r2, [r3, #0]
		  Sensor_Print_LineDetect();
 800250c:	f001 fb2e 	bl	8003b6c <Sensor_Print_LineDetect>
	  }

	  if(BTN2_Flag == 1)
 8002510:	4b8a      	ldr	r3, [pc, #552]	; (800273c <main+0x3a4>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d11f      	bne.n	8002558 <main+0x1c0>
	  {
		  BTN2_Flag = 0;
 8002518:	4b88      	ldr	r3, [pc, #544]	; (800273c <main+0x3a4>)
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]
		  ServoAngle = ServoAngle - BTN_Servo_Step;
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f7fd ff82 	bl	8000428 <__aeabi_f2d>
 8002524:	a37e      	add	r3, pc, #504	; (adr r3, 8002720 <main+0x388>)
 8002526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252a:	f7fd fe1d 	bl	8000168 <__aeabi_dsub>
 800252e:	4603      	mov	r3, r0
 8002530:	460c      	mov	r4, r1
 8002532:	4618      	mov	r0, r3
 8002534:	4621      	mov	r1, r4
 8002536:	f7fe faa7 	bl	8000a88 <__aeabi_d2f>
 800253a:	4603      	mov	r3, r0
 800253c:	607b      	str	r3, [r7, #4]
		  Servo_SetAngle(ServoAngle);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7fe feb4 	bl	80012ac <Servo_SetAngle>
		  printf("Servo Angle: %g  \n", ServoAngle);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f7fd ff6f 	bl	8000428 <__aeabi_f2d>
 800254a:	4603      	mov	r3, r0
 800254c:	460c      	mov	r4, r1
 800254e:	461a      	mov	r2, r3
 8002550:	4623      	mov	r3, r4
 8002552:	487b      	ldr	r0, [pc, #492]	; (8002740 <main+0x3a8>)
 8002554:	f003 fb32 	bl	8005bbc <iprintf>
	  }

	  if(BTN3_Flag == 1)
 8002558:	4b7a      	ldr	r3, [pc, #488]	; (8002744 <main+0x3ac>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d11f      	bne.n	80025a0 <main+0x208>
	  {
		  BTN3_Flag = 0;
 8002560:	4b78      	ldr	r3, [pc, #480]	; (8002744 <main+0x3ac>)
 8002562:	2200      	movs	r2, #0
 8002564:	701a      	strb	r2, [r3, #0]
		  ServoAngle = ServoAngle + BTN_Servo_Step;
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7fd ff5e 	bl	8000428 <__aeabi_f2d>
 800256c:	a36c      	add	r3, pc, #432	; (adr r3, 8002720 <main+0x388>)
 800256e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002572:	f7fd fdfb 	bl	800016c <__adddf3>
 8002576:	4603      	mov	r3, r0
 8002578:	460c      	mov	r4, r1
 800257a:	4618      	mov	r0, r3
 800257c:	4621      	mov	r1, r4
 800257e:	f7fe fa83 	bl	8000a88 <__aeabi_d2f>
 8002582:	4603      	mov	r3, r0
 8002584:	607b      	str	r3, [r7, #4]
		  Servo_SetAngle(ServoAngle);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f7fe fe90 	bl	80012ac <Servo_SetAngle>
		  printf("Servo Angle: %g \n", ServoAngle);
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7fd ff4b 	bl	8000428 <__aeabi_f2d>
 8002592:	4603      	mov	r3, r0
 8002594:	460c      	mov	r4, r1
 8002596:	461a      	mov	r2, r3
 8002598:	4623      	mov	r3, r4
 800259a:	486b      	ldr	r0, [pc, #428]	; (8002748 <main+0x3b0>)
 800259c:	f003 fb0e 	bl	8005bbc <iprintf>
	  }

	  if(LineDetect == 0b00011000 || LineDetect == 0b00011100 || LineDetect == 0b00111000)
 80025a0:	4b64      	ldr	r3, [pc, #400]	; (8002734 <main+0x39c>)
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	2b18      	cmp	r3, #24
 80025a6:	d007      	beq.n	80025b8 <main+0x220>
 80025a8:	4b62      	ldr	r3, [pc, #392]	; (8002734 <main+0x39c>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	2b1c      	cmp	r3, #28
 80025ae:	d003      	beq.n	80025b8 <main+0x220>
 80025b0:	4b60      	ldr	r3, [pc, #384]	; (8002734 <main+0x39c>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	2b38      	cmp	r3, #56	; 0x38
 80025b6:	d112      	bne.n	80025de <main+0x246>
	  {
		  CarState = DiThang;
 80025b8:	4b64      	ldr	r3, [pc, #400]	; (800274c <main+0x3b4>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	701a      	strb	r2, [r3, #0]
		  MotorL_SetPWM(MaxSpeed);
 80025be:	4b64      	ldr	r3, [pc, #400]	; (8002750 <main+0x3b8>)
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fe fe02 	bl	80011cc <MotorL_SetPWM>
		  MotorR_SetPWM(MaxSpeed);
 80025c8:	4b61      	ldr	r3, [pc, #388]	; (8002750 <main+0x3b8>)
 80025ca:	881b      	ldrh	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fe fe35 	bl	800123c <MotorR_SetPWM>
		  Servo_SetAngle(0);
 80025d2:	f04f 0000 	mov.w	r0, #0
 80025d6:	f7fe fe69 	bl	80012ac <Servo_SetAngle>
		  continue;
 80025da:	f000 bceb 	b.w	8002fb4 <main+0xc1c>
//		  MotorL_Brake();
//		  MotorR_Brake();
//		  MotorL_DisablePWM();
//		  MotorR_DisablePWM();
//	  }
	  if(CarState == DiThang)
 80025de:	4b5b      	ldr	r3, [pc, #364]	; (800274c <main+0x3b4>)
 80025e0:	f993 3000 	ldrsb.w	r3, [r3]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d136      	bne.n	8002656 <main+0x2be>
	  {
		  if( LineDetect == 0b10000000 || LineDetect == 0b11000000
 80025e8:	4b52      	ldr	r3, [pc, #328]	; (8002734 <main+0x39c>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b80      	cmp	r3, #128	; 0x80
 80025ee:	d013      	beq.n	8002618 <main+0x280>
 80025f0:	4b50      	ldr	r3, [pc, #320]	; (8002734 <main+0x39c>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2bc0      	cmp	r3, #192	; 0xc0
 80025f6:	d00f      	beq.n	8002618 <main+0x280>
			  || LineDetect == 0b11100000 || LineDetect == 0b01110000 || LineDetect == 0b00110000
 80025f8:	4b4e      	ldr	r3, [pc, #312]	; (8002734 <main+0x39c>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	2be0      	cmp	r3, #224	; 0xe0
 80025fe:	d00b      	beq.n	8002618 <main+0x280>
 8002600:	4b4c      	ldr	r3, [pc, #304]	; (8002734 <main+0x39c>)
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	2b70      	cmp	r3, #112	; 0x70
 8002606:	d007      	beq.n	8002618 <main+0x280>
 8002608:	4b4a      	ldr	r3, [pc, #296]	; (8002734 <main+0x39c>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	2b30      	cmp	r3, #48	; 0x30
 800260e:	d003      	beq.n	8002618 <main+0x280>
			  || LineDetect == 0b00010000)
 8002610:	4b48      	ldr	r3, [pc, #288]	; (8002734 <main+0x39c>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	2b10      	cmp	r3, #16
 8002616:	d103      	bne.n	8002620 <main+0x288>
		  {
			  CarState = LechPhai;
 8002618:	4b4c      	ldr	r3, [pc, #304]	; (800274c <main+0x3b4>)
 800261a:	2201      	movs	r2, #1
 800261c:	701a      	strb	r2, [r3, #0]
 800261e:	e01a      	b.n	8002656 <main+0x2be>
		  }
		  else if ( LineDetect == 0b00000001 || LineDetect == 0b00000011 ||
 8002620:	4b44      	ldr	r3, [pc, #272]	; (8002734 <main+0x39c>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d013      	beq.n	8002650 <main+0x2b8>
 8002628:	4b42      	ldr	r3, [pc, #264]	; (8002734 <main+0x39c>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b03      	cmp	r3, #3
 800262e:	d00f      	beq.n	8002650 <main+0x2b8>
				  LineDetect == 0b00000111 || LineDetect == 0b00001110 || LineDetect == 0b00001100 ||
 8002630:	4b40      	ldr	r3, [pc, #256]	; (8002734 <main+0x39c>)
 8002632:	781b      	ldrb	r3, [r3, #0]
		  else if ( LineDetect == 0b00000001 || LineDetect == 0b00000011 ||
 8002634:	2b07      	cmp	r3, #7
 8002636:	d00b      	beq.n	8002650 <main+0x2b8>
				  LineDetect == 0b00000111 || LineDetect == 0b00001110 || LineDetect == 0b00001100 ||
 8002638:	4b3e      	ldr	r3, [pc, #248]	; (8002734 <main+0x39c>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	2b0e      	cmp	r3, #14
 800263e:	d007      	beq.n	8002650 <main+0x2b8>
 8002640:	4b3c      	ldr	r3, [pc, #240]	; (8002734 <main+0x39c>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	2b0c      	cmp	r3, #12
 8002646:	d003      	beq.n	8002650 <main+0x2b8>
				  LineDetect == 0b00001000 )
 8002648:	4b3a      	ldr	r3, [pc, #232]	; (8002734 <main+0x39c>)
 800264a:	781b      	ldrb	r3, [r3, #0]
				  LineDetect == 0b00000111 || LineDetect == 0b00001110 || LineDetect == 0b00001100 ||
 800264c:	2b08      	cmp	r3, #8
 800264e:	d102      	bne.n	8002656 <main+0x2be>
		  {
			  CarState = LechTrai;
 8002650:	4b3e      	ldr	r3, [pc, #248]	; (800274c <main+0x3b4>)
 8002652:	22ff      	movs	r2, #255	; 0xff
 8002654:	701a      	strb	r2, [r3, #0]
		  }
	  }


	  if( LineDetect == 0b01111111 ||LineDetect == 0b00111111 ||LineDetect == 0b00011111 || LineDetect == 0b00001111 )
 8002656:	4b37      	ldr	r3, [pc, #220]	; (8002734 <main+0x39c>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	2b7f      	cmp	r3, #127	; 0x7f
 800265c:	d00b      	beq.n	8002676 <main+0x2de>
 800265e:	4b35      	ldr	r3, [pc, #212]	; (8002734 <main+0x39c>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	2b3f      	cmp	r3, #63	; 0x3f
 8002664:	d007      	beq.n	8002676 <main+0x2de>
 8002666:	4b33      	ldr	r3, [pc, #204]	; (8002734 <main+0x39c>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b1f      	cmp	r3, #31
 800266c:	d003      	beq.n	8002676 <main+0x2de>
 800266e:	4b31      	ldr	r3, [pc, #196]	; (8002734 <main+0x39c>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2b0f      	cmp	r3, #15
 8002674:	d103      	bne.n	800267e <main+0x2e6>
	  {
		  ChuyenLaneFlag = ChuyenLanePhai;
 8002676:	4b37      	ldr	r3, [pc, #220]	; (8002754 <main+0x3bc>)
 8002678:	2201      	movs	r2, #1
 800267a:	701a      	strb	r2, [r3, #0]
 800267c:	e012      	b.n	80026a4 <main+0x30c>
	  }
	  else if(LineDetect == 0b11110000 || LineDetect == 0b11111000 || LineDetect == 0b11111100 || LineDetect == 0b11111110)
 800267e:	4b2d      	ldr	r3, [pc, #180]	; (8002734 <main+0x39c>)
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	2bf0      	cmp	r3, #240	; 0xf0
 8002684:	d00b      	beq.n	800269e <main+0x306>
 8002686:	4b2b      	ldr	r3, [pc, #172]	; (8002734 <main+0x39c>)
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	2bf8      	cmp	r3, #248	; 0xf8
 800268c:	d007      	beq.n	800269e <main+0x306>
 800268e:	4b29      	ldr	r3, [pc, #164]	; (8002734 <main+0x39c>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	2bfc      	cmp	r3, #252	; 0xfc
 8002694:	d003      	beq.n	800269e <main+0x306>
 8002696:	4b27      	ldr	r3, [pc, #156]	; (8002734 <main+0x39c>)
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	2bfe      	cmp	r3, #254	; 0xfe
 800269c:	d102      	bne.n	80026a4 <main+0x30c>
	  {
		  ChuyenLaneFlag = ChuyenLaneTrai;
 800269e:	4b2d      	ldr	r3, [pc, #180]	; (8002754 <main+0x3bc>)
 80026a0:	22ff      	movs	r2, #255	; 0xff
 80026a2:	701a      	strb	r2, [r3, #0]
	  }

	  if(LineDetect == 0)
 80026a4:	4b23      	ldr	r3, [pc, #140]	; (8002734 <main+0x39c>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f040 80b7 	bne.w	800281c <main+0x484>
	  {
		  if (ChuyenLaneFlag == ChuyenLaneTrai)
 80026ae:	4b29      	ldr	r3, [pc, #164]	; (8002754 <main+0x3bc>)
 80026b0:	f993 3000 	ldrsb.w	r3, [r3]
 80026b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b8:	d152      	bne.n	8002760 <main+0x3c8>
		  {
			  ChuyenLaneFlag = 0;
 80026ba:	4b26      	ldr	r3, [pc, #152]	; (8002754 <main+0x3bc>)
 80026bc:	2200      	movs	r2, #0
 80026be:	701a      	strb	r2, [r3, #0]
			  MotorR_SetPWM(MaxSpeed * 0.75);
 80026c0:	4b23      	ldr	r3, [pc, #140]	; (8002750 <main+0x3b8>)
 80026c2:	881b      	ldrh	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fd fe9d 	bl	8000404 <__aeabi_i2d>
 80026ca:	f04f 0200 	mov.w	r2, #0
 80026ce:	4b22      	ldr	r3, [pc, #136]	; (8002758 <main+0x3c0>)
 80026d0:	f7fd ff02 	bl	80004d8 <__aeabi_dmul>
 80026d4:	4603      	mov	r3, r0
 80026d6:	460c      	mov	r4, r1
 80026d8:	4618      	mov	r0, r3
 80026da:	4621      	mov	r1, r4
 80026dc:	f7fe f9ac 	bl	8000a38 <__aeabi_d2iz>
 80026e0:	4603      	mov	r3, r0
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fe fdaa 	bl	800123c <MotorR_SetPWM>
			  MotorL_SetPWM(MaxSpeed * 0.4);
 80026e8:	4b19      	ldr	r3, [pc, #100]	; (8002750 <main+0x3b8>)
 80026ea:	881b      	ldrh	r3, [r3, #0]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7fd fe89 	bl	8000404 <__aeabi_i2d>
 80026f2:	a30d      	add	r3, pc, #52	; (adr r3, 8002728 <main+0x390>)
 80026f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f8:	f7fd feee 	bl	80004d8 <__aeabi_dmul>
 80026fc:	4603      	mov	r3, r0
 80026fe:	460c      	mov	r4, r1
 8002700:	4618      	mov	r0, r3
 8002702:	4621      	mov	r1, r4
 8002704:	f7fe f998 	bl	8000a38 <__aeabi_d2iz>
 8002708:	4603      	mov	r3, r0
 800270a:	4618      	mov	r0, r3
 800270c:	f7fe fd5e 	bl	80011cc <MotorL_SetPWM>
			  Servo_SetAngle(-54);
 8002710:	4812      	ldr	r0, [pc, #72]	; (800275c <main+0x3c4>)
 8002712:	f7fe fdcb 	bl	80012ac <Servo_SetAngle>
			  CarState = LechPhai;
 8002716:	4b0d      	ldr	r3, [pc, #52]	; (800274c <main+0x3b4>)
 8002718:	2201      	movs	r2, #1
 800271a:	701a      	strb	r2, [r3, #0]
			  continue;
 800271c:	f000 bc4a 	b.w	8002fb4 <main+0xc1c>
 8002720:	33333333 	.word	0x33333333
 8002724:	3fe33333 	.word	0x3fe33333
 8002728:	9999999a 	.word	0x9999999a
 800272c:	3fd99999 	.word	0x3fd99999
 8002730:	20000018 	.word	0x20000018
 8002734:	20000206 	.word	0x20000206
 8002738:	20000204 	.word	0x20000204
 800273c:	20000212 	.word	0x20000212
 8002740:	08007b58 	.word	0x08007b58
 8002744:	20000213 	.word	0x20000213
 8002748:	08007b6c 	.word	0x08007b6c
 800274c:	20000207 	.word	0x20000207
 8002750:	20000010 	.word	0x20000010
 8002754:	20000208 	.word	0x20000208
 8002758:	3fe80000 	.word	0x3fe80000
 800275c:	c2580000 	.word	0xc2580000

		  } else if (ChuyenLaneFlag == ChuyenLanePhai)
 8002760:	4bc5      	ldr	r3, [pc, #788]	; (8002a78 <main+0x6e0>)
 8002762:	f993 3000 	ldrsb.w	r3, [r3]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d131      	bne.n	80027ce <main+0x436>
		  {
			  ChuyenLaneFlag = 0;
 800276a:	4bc3      	ldr	r3, [pc, #780]	; (8002a78 <main+0x6e0>)
 800276c:	2200      	movs	r2, #0
 800276e:	701a      	strb	r2, [r3, #0]
			  MotorL_SetPWM(MaxSpeed * 0.75);
 8002770:	4bc2      	ldr	r3, [pc, #776]	; (8002a7c <main+0x6e4>)
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	4618      	mov	r0, r3
 8002776:	f7fd fe45 	bl	8000404 <__aeabi_i2d>
 800277a:	f04f 0200 	mov.w	r2, #0
 800277e:	4bc0      	ldr	r3, [pc, #768]	; (8002a80 <main+0x6e8>)
 8002780:	f7fd feaa 	bl	80004d8 <__aeabi_dmul>
 8002784:	4603      	mov	r3, r0
 8002786:	460c      	mov	r4, r1
 8002788:	4618      	mov	r0, r3
 800278a:	4621      	mov	r1, r4
 800278c:	f7fe f954 	bl	8000a38 <__aeabi_d2iz>
 8002790:	4603      	mov	r3, r0
 8002792:	4618      	mov	r0, r3
 8002794:	f7fe fd1a 	bl	80011cc <MotorL_SetPWM>
			  MotorR_SetPWM(MaxSpeed * 0.4);
 8002798:	4bb8      	ldr	r3, [pc, #736]	; (8002a7c <main+0x6e4>)
 800279a:	881b      	ldrh	r3, [r3, #0]
 800279c:	4618      	mov	r0, r3
 800279e:	f7fd fe31 	bl	8000404 <__aeabi_i2d>
 80027a2:	a3a3      	add	r3, pc, #652	; (adr r3, 8002a30 <main+0x698>)
 80027a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a8:	f7fd fe96 	bl	80004d8 <__aeabi_dmul>
 80027ac:	4603      	mov	r3, r0
 80027ae:	460c      	mov	r4, r1
 80027b0:	4618      	mov	r0, r3
 80027b2:	4621      	mov	r1, r4
 80027b4:	f7fe f940 	bl	8000a38 <__aeabi_d2iz>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fe fd3e 	bl	800123c <MotorR_SetPWM>
			  Servo_SetAngle(54);
 80027c0:	48b0      	ldr	r0, [pc, #704]	; (8002a84 <main+0x6ec>)
 80027c2:	f7fe fd73 	bl	80012ac <Servo_SetAngle>
			  CarState = LechTrai;
 80027c6:	4bb0      	ldr	r3, [pc, #704]	; (8002a88 <main+0x6f0>)
 80027c8:	22ff      	movs	r2, #255	; 0xff
 80027ca:	701a      	strb	r2, [r3, #0]
			  continue;
 80027cc:	e3f2      	b.n	8002fb4 <main+0xc1c>
		  } else if(FullWhiteFlag == 1)
 80027ce:	4baf      	ldr	r3, [pc, #700]	; (8002a8c <main+0x6f4>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d122      	bne.n	800281c <main+0x484>
		  {
			  FullWhiteFlag = 0;
 80027d6:	4bad      	ldr	r3, [pc, #692]	; (8002a8c <main+0x6f4>)
 80027d8:	2200      	movs	r2, #0
 80027da:	701a      	strb	r2, [r3, #0]
			  CarState = LechPhai;
 80027dc:	4baa      	ldr	r3, [pc, #680]	; (8002a88 <main+0x6f0>)
 80027de:	2201      	movs	r2, #1
 80027e0:	701a      	strb	r2, [r3, #0]
			  MotorR_SetPWM(MaxSpeed * 0.8);
 80027e2:	4ba6      	ldr	r3, [pc, #664]	; (8002a7c <main+0x6e4>)
 80027e4:	881b      	ldrh	r3, [r3, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7fd fe0c 	bl	8000404 <__aeabi_i2d>
 80027ec:	a392      	add	r3, pc, #584	; (adr r3, 8002a38 <main+0x6a0>)
 80027ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f2:	f7fd fe71 	bl	80004d8 <__aeabi_dmul>
 80027f6:	4603      	mov	r3, r0
 80027f8:	460c      	mov	r4, r1
 80027fa:	4618      	mov	r0, r3
 80027fc:	4621      	mov	r1, r4
 80027fe:	f7fe f91b 	bl	8000a38 <__aeabi_d2iz>
 8002802:	4603      	mov	r3, r0
 8002804:	4618      	mov	r0, r3
 8002806:	f7fe fd19 	bl	800123c <MotorR_SetPWM>
			  MotorL_SetPWM(MaxSpeed * 1);
 800280a:	4b9c      	ldr	r3, [pc, #624]	; (8002a7c <main+0x6e4>)
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f7fe fcdc 	bl	80011cc <MotorL_SetPWM>
			  Servo_SetAngle(30);
 8002814:	489e      	ldr	r0, [pc, #632]	; (8002a90 <main+0x6f8>)
 8002816:	f7fe fd49 	bl	80012ac <Servo_SetAngle>
			  continue;
 800281a:	e3cb      	b.n	8002fb4 <main+0xc1c>
		  }

	  };
	  if (CarState == LechTrai)
 800281c:	4b9a      	ldr	r3, [pc, #616]	; (8002a88 <main+0x6f0>)
 800281e:	f993 3000 	ldrsb.w	r3, [r3]
 8002822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002826:	f040 81d4 	bne.w	8002bd2 <main+0x83a>
	  {
		  switch (LineDetect)
 800282a:	4b9a      	ldr	r3, [pc, #616]	; (8002a94 <main+0x6fc>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b08      	cmp	r3, #8
 8002830:	f000 81b1 	beq.w	8002b96 <main+0x7fe>
 8002834:	2b08      	cmp	r3, #8
 8002836:	dc0f      	bgt.n	8002858 <main+0x4c0>
 8002838:	2b01      	cmp	r3, #1
 800283a:	f000 80cd 	beq.w	80029d8 <main+0x640>
 800283e:	2b01      	cmp	r3, #1
 8002840:	dc03      	bgt.n	800284a <main+0x4b2>
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 809c 	beq.w	8002980 <main+0x5e8>
//			  case 0b00011100:
//				  MotorR_SetPWM(MaxSpeed * 0.95);
//				  MotorL_SetPWM(MaxSpeed * 1);
//				  Servo_SetAngle(4);
		  }
		  continue;
 8002848:	e3b4      	b.n	8002fb4 <main+0xc1c>
		  switch (LineDetect)
 800284a:	2b03      	cmp	r3, #3
 800284c:	f000 812e 	beq.w	8002aac <main+0x714>
 8002850:	2b07      	cmp	r3, #7
 8002852:	f000 8148 	beq.w	8002ae6 <main+0x74e>
		  continue;
 8002856:	e3ad      	b.n	8002fb4 <main+0xc1c>
		  switch (LineDetect)
 8002858:	2b80      	cmp	r3, #128	; 0x80
 800285a:	d039      	beq.n	80028d0 <main+0x538>
 800285c:	2b80      	cmp	r3, #128	; 0x80
 800285e:	dc06      	bgt.n	800286e <main+0x4d6>
 8002860:	2b0c      	cmp	r3, #12
 8002862:	f000 817a 	beq.w	8002b5a <main+0x7c2>
 8002866:	2b0e      	cmp	r3, #14
 8002868:	f000 815a 	beq.w	8002b20 <main+0x788>
		  continue;
 800286c:	e3a2      	b.n	8002fb4 <main+0xc1c>
		  switch (LineDetect)
 800286e:	2b81      	cmp	r3, #129	; 0x81
 8002870:	d05a      	beq.n	8002928 <main+0x590>
 8002872:	2bc0      	cmp	r3, #192	; 0xc0
 8002874:	d000      	beq.n	8002878 <main+0x4e0>
		  continue;
 8002876:	e39d      	b.n	8002fb4 <main+0xc1c>
	  	  	  		MotorR_SetPWM(MaxSpeed * 0.65);
 8002878:	4b80      	ldr	r3, [pc, #512]	; (8002a7c <main+0x6e4>)
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	4618      	mov	r0, r3
 800287e:	f7fd fdc1 	bl	8000404 <__aeabi_i2d>
 8002882:	a36f      	add	r3, pc, #444	; (adr r3, 8002a40 <main+0x6a8>)
 8002884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002888:	f7fd fe26 	bl	80004d8 <__aeabi_dmul>
 800288c:	4603      	mov	r3, r0
 800288e:	460c      	mov	r4, r1
 8002890:	4618      	mov	r0, r3
 8002892:	4621      	mov	r1, r4
 8002894:	f7fe f8d0 	bl	8000a38 <__aeabi_d2iz>
 8002898:	4603      	mov	r3, r0
 800289a:	4618      	mov	r0, r3
 800289c:	f7fe fcce 	bl	800123c <MotorR_SetPWM>
	  	  	  	  	MotorL_SetPWM(MaxSpeed * 0.85);
 80028a0:	4b76      	ldr	r3, [pc, #472]	; (8002a7c <main+0x6e4>)
 80028a2:	881b      	ldrh	r3, [r3, #0]
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fd fdad 	bl	8000404 <__aeabi_i2d>
 80028aa:	a367      	add	r3, pc, #412	; (adr r3, 8002a48 <main+0x6b0>)
 80028ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b0:	f7fd fe12 	bl	80004d8 <__aeabi_dmul>
 80028b4:	4603      	mov	r3, r0
 80028b6:	460c      	mov	r4, r1
 80028b8:	4618      	mov	r0, r3
 80028ba:	4621      	mov	r1, r4
 80028bc:	f7fe f8bc 	bl	8000a38 <__aeabi_d2iz>
 80028c0:	4603      	mov	r3, r0
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7fe fc82 	bl	80011cc <MotorL_SetPWM>
	  	  	  		Servo_SetAngle(70);// 9
 80028c8:	4873      	ldr	r0, [pc, #460]	; (8002a98 <main+0x700>)
 80028ca:	f7fe fcef 	bl	80012ac <Servo_SetAngle>
	  	  	  	  	break;
 80028ce:	e17f      	b.n	8002bd0 <main+0x838>
	  	  	  		MotorR_SetPWM(MaxSpeed * 0.70);
 80028d0:	4b6a      	ldr	r3, [pc, #424]	; (8002a7c <main+0x6e4>)
 80028d2:	881b      	ldrh	r3, [r3, #0]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7fd fd95 	bl	8000404 <__aeabi_i2d>
 80028da:	a35d      	add	r3, pc, #372	; (adr r3, 8002a50 <main+0x6b8>)
 80028dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e0:	f7fd fdfa 	bl	80004d8 <__aeabi_dmul>
 80028e4:	4603      	mov	r3, r0
 80028e6:	460c      	mov	r4, r1
 80028e8:	4618      	mov	r0, r3
 80028ea:	4621      	mov	r1, r4
 80028ec:	f7fe f8a4 	bl	8000a38 <__aeabi_d2iz>
 80028f0:	4603      	mov	r3, r0
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fe fca2 	bl	800123c <MotorR_SetPWM>
	  	  	  	  	MotorL_SetPWM(MaxSpeed * 0.85);
 80028f8:	4b60      	ldr	r3, [pc, #384]	; (8002a7c <main+0x6e4>)
 80028fa:	881b      	ldrh	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fd fd81 	bl	8000404 <__aeabi_i2d>
 8002902:	a351      	add	r3, pc, #324	; (adr r3, 8002a48 <main+0x6b0>)
 8002904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002908:	f7fd fde6 	bl	80004d8 <__aeabi_dmul>
 800290c:	4603      	mov	r3, r0
 800290e:	460c      	mov	r4, r1
 8002910:	4618      	mov	r0, r3
 8002912:	4621      	mov	r1, r4
 8002914:	f7fe f890 	bl	8000a38 <__aeabi_d2iz>
 8002918:	4603      	mov	r3, r0
 800291a:	4618      	mov	r0, r3
 800291c:	f7fe fc56 	bl	80011cc <MotorL_SetPWM>
	  	  	  		Servo_SetAngle(67);// 54
 8002920:	485e      	ldr	r0, [pc, #376]	; (8002a9c <main+0x704>)
 8002922:	f7fe fcc3 	bl	80012ac <Servo_SetAngle>
	  	  	  	  	break;
 8002926:	e153      	b.n	8002bd0 <main+0x838>
					MotorR_SetPWM(MaxSpeed * 0.78);
 8002928:	4b54      	ldr	r3, [pc, #336]	; (8002a7c <main+0x6e4>)
 800292a:	881b      	ldrh	r3, [r3, #0]
 800292c:	4618      	mov	r0, r3
 800292e:	f7fd fd69 	bl	8000404 <__aeabi_i2d>
 8002932:	a349      	add	r3, pc, #292	; (adr r3, 8002a58 <main+0x6c0>)
 8002934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002938:	f7fd fdce 	bl	80004d8 <__aeabi_dmul>
 800293c:	4603      	mov	r3, r0
 800293e:	460c      	mov	r4, r1
 8002940:	4618      	mov	r0, r3
 8002942:	4621      	mov	r1, r4
 8002944:	f7fe f878 	bl	8000a38 <__aeabi_d2iz>
 8002948:	4603      	mov	r3, r0
 800294a:	4618      	mov	r0, r3
 800294c:	f7fe fc76 	bl	800123c <MotorR_SetPWM>
					MotorL_SetPWM(MaxSpeed * 0.9);
 8002950:	4b4a      	ldr	r3, [pc, #296]	; (8002a7c <main+0x6e4>)
 8002952:	881b      	ldrh	r3, [r3, #0]
 8002954:	4618      	mov	r0, r3
 8002956:	f7fd fd55 	bl	8000404 <__aeabi_i2d>
 800295a:	a341      	add	r3, pc, #260	; (adr r3, 8002a60 <main+0x6c8>)
 800295c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002960:	f7fd fdba 	bl	80004d8 <__aeabi_dmul>
 8002964:	4603      	mov	r3, r0
 8002966:	460c      	mov	r4, r1
 8002968:	4618      	mov	r0, r3
 800296a:	4621      	mov	r1, r4
 800296c:	f7fe f864 	bl	8000a38 <__aeabi_d2iz>
 8002970:	4603      	mov	r3, r0
 8002972:	4618      	mov	r0, r3
 8002974:	f7fe fc2a 	bl	80011cc <MotorL_SetPWM>
					Servo_SetAngle(57);
 8002978:	4849      	ldr	r0, [pc, #292]	; (8002aa0 <main+0x708>)
 800297a:	f7fe fc97 	bl	80012ac <Servo_SetAngle>
					break;
 800297e:	e127      	b.n	8002bd0 <main+0x838>
	  	  	  		MotorR_SetPWM(MaxSpeed * 0.85);
 8002980:	4b3e      	ldr	r3, [pc, #248]	; (8002a7c <main+0x6e4>)
 8002982:	881b      	ldrh	r3, [r3, #0]
 8002984:	4618      	mov	r0, r3
 8002986:	f7fd fd3d 	bl	8000404 <__aeabi_i2d>
 800298a:	a32f      	add	r3, pc, #188	; (adr r3, 8002a48 <main+0x6b0>)
 800298c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002990:	f7fd fda2 	bl	80004d8 <__aeabi_dmul>
 8002994:	4603      	mov	r3, r0
 8002996:	460c      	mov	r4, r1
 8002998:	4618      	mov	r0, r3
 800299a:	4621      	mov	r1, r4
 800299c:	f7fe f84c 	bl	8000a38 <__aeabi_d2iz>
 80029a0:	4603      	mov	r3, r0
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fe fc4a 	bl	800123c <MotorR_SetPWM>
	  	  	  	  	MotorL_SetPWM(MaxSpeed * 0.95);
 80029a8:	4b34      	ldr	r3, [pc, #208]	; (8002a7c <main+0x6e4>)
 80029aa:	881b      	ldrh	r3, [r3, #0]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fd fd29 	bl	8000404 <__aeabi_i2d>
 80029b2:	a32d      	add	r3, pc, #180	; (adr r3, 8002a68 <main+0x6d0>)
 80029b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b8:	f7fd fd8e 	bl	80004d8 <__aeabi_dmul>
 80029bc:	4603      	mov	r3, r0
 80029be:	460c      	mov	r4, r1
 80029c0:	4618      	mov	r0, r3
 80029c2:	4621      	mov	r1, r4
 80029c4:	f7fe f838 	bl	8000a38 <__aeabi_d2iz>
 80029c8:	4603      	mov	r3, r0
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7fe fbfe 	bl	80011cc <MotorL_SetPWM>
	  	  	  		Servo_SetAngle(47);// 43
 80029d0:	4834      	ldr	r0, [pc, #208]	; (8002aa4 <main+0x70c>)
 80029d2:	f7fe fc6b 	bl	80012ac <Servo_SetAngle>
	  	  	  	  	break;
 80029d6:	e0fb      	b.n	8002bd0 <main+0x838>
				  MotorR_SetPWM(MaxSpeed * 0.88);
 80029d8:	4b28      	ldr	r3, [pc, #160]	; (8002a7c <main+0x6e4>)
 80029da:	881b      	ldrh	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7fd fd11 	bl	8000404 <__aeabi_i2d>
 80029e2:	a323      	add	r3, pc, #140	; (adr r3, 8002a70 <main+0x6d8>)
 80029e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e8:	f7fd fd76 	bl	80004d8 <__aeabi_dmul>
 80029ec:	4603      	mov	r3, r0
 80029ee:	460c      	mov	r4, r1
 80029f0:	4618      	mov	r0, r3
 80029f2:	4621      	mov	r1, r4
 80029f4:	f7fe f820 	bl	8000a38 <__aeabi_d2iz>
 80029f8:	4603      	mov	r3, r0
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7fe fc1e 	bl	800123c <MotorR_SetPWM>
				  MotorL_SetPWM(MaxSpeed * 0.95);
 8002a00:	4b1e      	ldr	r3, [pc, #120]	; (8002a7c <main+0x6e4>)
 8002a02:	881b      	ldrh	r3, [r3, #0]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7fd fcfd 	bl	8000404 <__aeabi_i2d>
 8002a0a:	a317      	add	r3, pc, #92	; (adr r3, 8002a68 <main+0x6d0>)
 8002a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a10:	f7fd fd62 	bl	80004d8 <__aeabi_dmul>
 8002a14:	4603      	mov	r3, r0
 8002a16:	460c      	mov	r4, r1
 8002a18:	4618      	mov	r0, r3
 8002a1a:	4621      	mov	r1, r4
 8002a1c:	f7fe f80c 	bl	8000a38 <__aeabi_d2iz>
 8002a20:	4603      	mov	r3, r0
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fe fbd2 	bl	80011cc <MotorL_SetPWM>
				  Servo_SetAngle(43);// 37
 8002a28:	481f      	ldr	r0, [pc, #124]	; (8002aa8 <main+0x710>)
 8002a2a:	f7fe fc3f 	bl	80012ac <Servo_SetAngle>
				  break;
 8002a2e:	e0cf      	b.n	8002bd0 <main+0x838>
 8002a30:	9999999a 	.word	0x9999999a
 8002a34:	3fd99999 	.word	0x3fd99999
 8002a38:	9999999a 	.word	0x9999999a
 8002a3c:	3fe99999 	.word	0x3fe99999
 8002a40:	cccccccd 	.word	0xcccccccd
 8002a44:	3fe4cccc 	.word	0x3fe4cccc
 8002a48:	33333333 	.word	0x33333333
 8002a4c:	3feb3333 	.word	0x3feb3333
 8002a50:	66666666 	.word	0x66666666
 8002a54:	3fe66666 	.word	0x3fe66666
 8002a58:	8f5c28f6 	.word	0x8f5c28f6
 8002a5c:	3fe8f5c2 	.word	0x3fe8f5c2
 8002a60:	cccccccd 	.word	0xcccccccd
 8002a64:	3feccccc 	.word	0x3feccccc
 8002a68:	66666666 	.word	0x66666666
 8002a6c:	3fee6666 	.word	0x3fee6666
 8002a70:	c28f5c29 	.word	0xc28f5c29
 8002a74:	3fec28f5 	.word	0x3fec28f5
 8002a78:	20000208 	.word	0x20000208
 8002a7c:	20000010 	.word	0x20000010
 8002a80:	3fe80000 	.word	0x3fe80000
 8002a84:	42580000 	.word	0x42580000
 8002a88:	20000207 	.word	0x20000207
 8002a8c:	20000209 	.word	0x20000209
 8002a90:	41f00000 	.word	0x41f00000
 8002a94:	20000206 	.word	0x20000206
 8002a98:	428c0000 	.word	0x428c0000
 8002a9c:	42860000 	.word	0x42860000
 8002aa0:	42640000 	.word	0x42640000
 8002aa4:	423c0000 	.word	0x423c0000
 8002aa8:	422c0000 	.word	0x422c0000
				  MotorR_SetPWM(MaxSpeed * 0.85);
 8002aac:	4bc8      	ldr	r3, [pc, #800]	; (8002dd0 <main+0xa38>)
 8002aae:	881b      	ldrh	r3, [r3, #0]
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7fd fca7 	bl	8000404 <__aeabi_i2d>
 8002ab6:	a3b6      	add	r3, pc, #728	; (adr r3, 8002d90 <main+0x9f8>)
 8002ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002abc:	f7fd fd0c 	bl	80004d8 <__aeabi_dmul>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	460c      	mov	r4, r1
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	4621      	mov	r1, r4
 8002ac8:	f7fd ffb6 	bl	8000a38 <__aeabi_d2iz>
 8002acc:	4603      	mov	r3, r0
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7fe fbb4 	bl	800123c <MotorR_SetPWM>
				  MotorL_SetPWM(MaxSpeed * 1);
 8002ad4:	4bbe      	ldr	r3, [pc, #760]	; (8002dd0 <main+0xa38>)
 8002ad6:	881b      	ldrh	r3, [r3, #0]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7fe fb77 	bl	80011cc <MotorL_SetPWM>
				  Servo_SetAngle(31); //26
 8002ade:	48bd      	ldr	r0, [pc, #756]	; (8002dd4 <main+0xa3c>)
 8002ae0:	f7fe fbe4 	bl	80012ac <Servo_SetAngle>
				  break;
 8002ae4:	e074      	b.n	8002bd0 <main+0x838>
				  MotorR_SetPWM(MaxSpeed * 0.90);
 8002ae6:	4bba      	ldr	r3, [pc, #744]	; (8002dd0 <main+0xa38>)
 8002ae8:	881b      	ldrh	r3, [r3, #0]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fd fc8a 	bl	8000404 <__aeabi_i2d>
 8002af0:	a3a9      	add	r3, pc, #676	; (adr r3, 8002d98 <main+0xa00>)
 8002af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af6:	f7fd fcef 	bl	80004d8 <__aeabi_dmul>
 8002afa:	4603      	mov	r3, r0
 8002afc:	460c      	mov	r4, r1
 8002afe:	4618      	mov	r0, r3
 8002b00:	4621      	mov	r1, r4
 8002b02:	f7fd ff99 	bl	8000a38 <__aeabi_d2iz>
 8002b06:	4603      	mov	r3, r0
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7fe fb97 	bl	800123c <MotorR_SetPWM>
				  MotorL_SetPWM(MaxSpeed * 1);
 8002b0e:	4bb0      	ldr	r3, [pc, #704]	; (8002dd0 <main+0xa38>)
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fe fb5a 	bl	80011cc <MotorL_SetPWM>
				  Servo_SetAngle(23); // 18
 8002b18:	48af      	ldr	r0, [pc, #700]	; (8002dd8 <main+0xa40>)
 8002b1a:	f7fe fbc7 	bl	80012ac <Servo_SetAngle>
				  break;
 8002b1e:	e057      	b.n	8002bd0 <main+0x838>
				  MotorR_SetPWM(MaxSpeed * 0.93);
 8002b20:	4bab      	ldr	r3, [pc, #684]	; (8002dd0 <main+0xa38>)
 8002b22:	881b      	ldrh	r3, [r3, #0]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7fd fc6d 	bl	8000404 <__aeabi_i2d>
 8002b2a:	a39d      	add	r3, pc, #628	; (adr r3, 8002da0 <main+0xa08>)
 8002b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b30:	f7fd fcd2 	bl	80004d8 <__aeabi_dmul>
 8002b34:	4603      	mov	r3, r0
 8002b36:	460c      	mov	r4, r1
 8002b38:	4618      	mov	r0, r3
 8002b3a:	4621      	mov	r1, r4
 8002b3c:	f7fd ff7c 	bl	8000a38 <__aeabi_d2iz>
 8002b40:	4603      	mov	r3, r0
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7fe fb7a 	bl	800123c <MotorR_SetPWM>
				  MotorL_SetPWM(MaxSpeed * 1);
 8002b48:	4ba1      	ldr	r3, [pc, #644]	; (8002dd0 <main+0xa38>)
 8002b4a:	881b      	ldrh	r3, [r3, #0]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fe fb3d 	bl	80011cc <MotorL_SetPWM>
				  Servo_SetAngle(13); //11
 8002b52:	48a2      	ldr	r0, [pc, #648]	; (8002ddc <main+0xa44>)
 8002b54:	f7fe fbaa 	bl	80012ac <Servo_SetAngle>
				  break;
 8002b58:	e03a      	b.n	8002bd0 <main+0x838>
				  MotorR_SetPWM(MaxSpeed * 0.95);
 8002b5a:	4b9d      	ldr	r3, [pc, #628]	; (8002dd0 <main+0xa38>)
 8002b5c:	881b      	ldrh	r3, [r3, #0]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fd fc50 	bl	8000404 <__aeabi_i2d>
 8002b64:	a390      	add	r3, pc, #576	; (adr r3, 8002da8 <main+0xa10>)
 8002b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6a:	f7fd fcb5 	bl	80004d8 <__aeabi_dmul>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	460c      	mov	r4, r1
 8002b72:	4618      	mov	r0, r3
 8002b74:	4621      	mov	r1, r4
 8002b76:	f7fd ff5f 	bl	8000a38 <__aeabi_d2iz>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe fb5d 	bl	800123c <MotorR_SetPWM>
				  MotorL_SetPWM(MaxSpeed * 1);
 8002b82:	4b93      	ldr	r3, [pc, #588]	; (8002dd0 <main+0xa38>)
 8002b84:	881b      	ldrh	r3, [r3, #0]
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fe fb20 	bl	80011cc <MotorL_SetPWM>
				  Servo_SetAngle(8);
 8002b8c:	f04f 4082 	mov.w	r0, #1090519040	; 0x41000000
 8002b90:	f7fe fb8c 	bl	80012ac <Servo_SetAngle>
				  break;
 8002b94:	e01c      	b.n	8002bd0 <main+0x838>
				  MotorL_SetPWM(MaxSpeed * 0.98);
 8002b96:	4b8e      	ldr	r3, [pc, #568]	; (8002dd0 <main+0xa38>)
 8002b98:	881b      	ldrh	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fd fc32 	bl	8000404 <__aeabi_i2d>
 8002ba0:	a383      	add	r3, pc, #524	; (adr r3, 8002db0 <main+0xa18>)
 8002ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba6:	f7fd fc97 	bl	80004d8 <__aeabi_dmul>
 8002baa:	4603      	mov	r3, r0
 8002bac:	460c      	mov	r4, r1
 8002bae:	4618      	mov	r0, r3
 8002bb0:	4621      	mov	r1, r4
 8002bb2:	f7fd ff41 	bl	8000a38 <__aeabi_d2iz>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7fe fb07 	bl	80011cc <MotorL_SetPWM>
				  MotorR_SetPWM(MaxSpeed * 1);
 8002bbe:	4b84      	ldr	r3, [pc, #528]	; (8002dd0 <main+0xa38>)
 8002bc0:	881b      	ldrh	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7fe fb3a 	bl	800123c <MotorR_SetPWM>
				  Servo_SetAngle(3);
 8002bc8:	4885      	ldr	r0, [pc, #532]	; (8002de0 <main+0xa48>)
 8002bca:	f7fe fb6f 	bl	80012ac <Servo_SetAngle>
				  break;
 8002bce:	bf00      	nop
		  continue;
 8002bd0:	e1f0      	b.n	8002fb4 <main+0xc1c>
	  };
	  if (CarState == LechPhai)
 8002bd2:	4b84      	ldr	r3, [pc, #528]	; (8002de4 <main+0xa4c>)
 8002bd4:	f993 3000 	ldrsb.w	r3, [r3]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	f47f ac8b 	bne.w	80024f4 <main+0x15c>
	  {
		  switch (LineDetect)
 8002bde:	4b82      	ldr	r3, [pc, #520]	; (8002de8 <main+0xa50>)
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	2b30      	cmp	r3, #48	; 0x30
 8002be4:	f000 81ab 	beq.w	8002f3e <main+0xba6>
 8002be8:	2b30      	cmp	r3, #48	; 0x30
 8002bea:	dc0d      	bgt.n	8002c08 <main+0x870>
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d049      	beq.n	8002c84 <main+0x8ec>
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	dc03      	bgt.n	8002bfc <main+0x864>
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 809d 	beq.w	8002d34 <main+0x99c>
//			  case 0b00111000:
//				  MotorL_SetPWM(MaxSpeed * 0.95);
//				  MotorR_SetPWM(MaxSpeed * 1);
//				  Servo_SetAngle(-0);
		  }
		  continue;
 8002bfa:	e1da      	b.n	8002fb2 <main+0xc1a>
		  switch (LineDetect)
 8002bfc:	2b03      	cmp	r3, #3
 8002bfe:	d015      	beq.n	8002c2c <main+0x894>
 8002c00:	2b10      	cmp	r3, #16
 8002c02:	f000 81b9 	beq.w	8002f78 <main+0xbe0>
		  continue;
 8002c06:	e1d4      	b.n	8002fb2 <main+0xc1a>
		  switch (LineDetect)
 8002c08:	2b81      	cmp	r3, #129	; 0x81
 8002c0a:	d067      	beq.n	8002cdc <main+0x944>
 8002c0c:	2b81      	cmp	r3, #129	; 0x81
 8002c0e:	dc06      	bgt.n	8002c1e <main+0x886>
 8002c10:	2b70      	cmp	r3, #112	; 0x70
 8002c12:	f000 8177 	beq.w	8002f04 <main+0xb6c>
 8002c16:	2b80      	cmp	r3, #128	; 0x80
 8002c18:	f000 80f0 	beq.w	8002dfc <main+0xa64>
		  continue;
 8002c1c:	e1c9      	b.n	8002fb2 <main+0xc1a>
		  switch (LineDetect)
 8002c1e:	2bc0      	cmp	r3, #192	; 0xc0
 8002c20:	f000 8118 	beq.w	8002e54 <main+0xabc>
 8002c24:	2be0      	cmp	r3, #224	; 0xe0
 8002c26:	f000 8141 	beq.w	8002eac <main+0xb14>
		  continue;
 8002c2a:	e1c2      	b.n	8002fb2 <main+0xc1a>
				MotorR_SetPWM(MaxSpeed * 0.65);
 8002c2c:	4b68      	ldr	r3, [pc, #416]	; (8002dd0 <main+0xa38>)
 8002c2e:	881b      	ldrh	r3, [r3, #0]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7fd fbe7 	bl	8000404 <__aeabi_i2d>
 8002c36:	a360      	add	r3, pc, #384	; (adr r3, 8002db8 <main+0xa20>)
 8002c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3c:	f7fd fc4c 	bl	80004d8 <__aeabi_dmul>
 8002c40:	4603      	mov	r3, r0
 8002c42:	460c      	mov	r4, r1
 8002c44:	4618      	mov	r0, r3
 8002c46:	4621      	mov	r1, r4
 8002c48:	f7fd fef6 	bl	8000a38 <__aeabi_d2iz>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7fe faf4 	bl	800123c <MotorR_SetPWM>
				MotorL_SetPWM(MaxSpeed * 0.85);
 8002c54:	4b5e      	ldr	r3, [pc, #376]	; (8002dd0 <main+0xa38>)
 8002c56:	881b      	ldrh	r3, [r3, #0]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7fd fbd3 	bl	8000404 <__aeabi_i2d>
 8002c5e:	a34c      	add	r3, pc, #304	; (adr r3, 8002d90 <main+0x9f8>)
 8002c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c64:	f7fd fc38 	bl	80004d8 <__aeabi_dmul>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	460c      	mov	r4, r1
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	4621      	mov	r1, r4
 8002c70:	f7fd fee2 	bl	8000a38 <__aeabi_d2iz>
 8002c74:	4603      	mov	r3, r0
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe faa8 	bl	80011cc <MotorL_SetPWM>
				Servo_SetAngle(-70);// 9
 8002c7c:	485b      	ldr	r0, [pc, #364]	; (8002dec <main+0xa54>)
 8002c7e:	f7fe fb15 	bl	80012ac <Servo_SetAngle>
				break;
 8002c82:	e196      	b.n	8002fb2 <main+0xc1a>
				  MotorL_SetPWM(MaxSpeed * 0.70);
 8002c84:	4b52      	ldr	r3, [pc, #328]	; (8002dd0 <main+0xa38>)
 8002c86:	881b      	ldrh	r3, [r3, #0]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7fd fbbb 	bl	8000404 <__aeabi_i2d>
 8002c8e:	a34c      	add	r3, pc, #304	; (adr r3, 8002dc0 <main+0xa28>)
 8002c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c94:	f7fd fc20 	bl	80004d8 <__aeabi_dmul>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	460c      	mov	r4, r1
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	4621      	mov	r1, r4
 8002ca0:	f7fd feca 	bl	8000a38 <__aeabi_d2iz>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7fe fa90 	bl	80011cc <MotorL_SetPWM>
				  MotorR_SetPWM(MaxSpeed * 0.90);
 8002cac:	4b48      	ldr	r3, [pc, #288]	; (8002dd0 <main+0xa38>)
 8002cae:	881b      	ldrh	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7fd fba7 	bl	8000404 <__aeabi_i2d>
 8002cb6:	a338      	add	r3, pc, #224	; (adr r3, 8002d98 <main+0xa00>)
 8002cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cbc:	f7fd fc0c 	bl	80004d8 <__aeabi_dmul>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	460c      	mov	r4, r1
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	4621      	mov	r1, r4
 8002cc8:	f7fd feb6 	bl	8000a38 <__aeabi_d2iz>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fe fab4 	bl	800123c <MotorR_SetPWM>
				  Servo_SetAngle(-67); // -54
 8002cd4:	4846      	ldr	r0, [pc, #280]	; (8002df0 <main+0xa58>)
 8002cd6:	f7fe fae9 	bl	80012ac <Servo_SetAngle>
				  break;
 8002cda:	e16a      	b.n	8002fb2 <main+0xc1a>
					MotorR_SetPWM(MaxSpeed * 0.80);
 8002cdc:	4b3c      	ldr	r3, [pc, #240]	; (8002dd0 <main+0xa38>)
 8002cde:	881b      	ldrh	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fd fb8f 	bl	8000404 <__aeabi_i2d>
 8002ce6:	a338      	add	r3, pc, #224	; (adr r3, 8002dc8 <main+0xa30>)
 8002ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cec:	f7fd fbf4 	bl	80004d8 <__aeabi_dmul>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	460c      	mov	r4, r1
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	4621      	mov	r1, r4
 8002cf8:	f7fd fe9e 	bl	8000a38 <__aeabi_d2iz>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fe fa9c 	bl	800123c <MotorR_SetPWM>
					MotorL_SetPWM(MaxSpeed * 0.90);
 8002d04:	4b32      	ldr	r3, [pc, #200]	; (8002dd0 <main+0xa38>)
 8002d06:	881b      	ldrh	r3, [r3, #0]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7fd fb7b 	bl	8000404 <__aeabi_i2d>
 8002d0e:	a322      	add	r3, pc, #136	; (adr r3, 8002d98 <main+0xa00>)
 8002d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d14:	f7fd fbe0 	bl	80004d8 <__aeabi_dmul>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	460c      	mov	r4, r1
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	4621      	mov	r1, r4
 8002d20:	f7fd fe8a 	bl	8000a38 <__aeabi_d2iz>
 8002d24:	4603      	mov	r3, r0
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7fe fa50 	bl	80011cc <MotorL_SetPWM>
					Servo_SetAngle(-57);// 54
 8002d2c:	4831      	ldr	r0, [pc, #196]	; (8002df4 <main+0xa5c>)
 8002d2e:	f7fe fabd 	bl	80012ac <Servo_SetAngle>
					break;
 8002d32:	e13e      	b.n	8002fb2 <main+0xc1a>
				  MotorL_SetPWM(MaxSpeed * 0.85);
 8002d34:	4b26      	ldr	r3, [pc, #152]	; (8002dd0 <main+0xa38>)
 8002d36:	881b      	ldrh	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fd fb63 	bl	8000404 <__aeabi_i2d>
 8002d3e:	a314      	add	r3, pc, #80	; (adr r3, 8002d90 <main+0x9f8>)
 8002d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d44:	f7fd fbc8 	bl	80004d8 <__aeabi_dmul>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	460c      	mov	r4, r1
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	4621      	mov	r1, r4
 8002d50:	f7fd fe72 	bl	8000a38 <__aeabi_d2iz>
 8002d54:	4603      	mov	r3, r0
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7fe fa38 	bl	80011cc <MotorL_SetPWM>
				  MotorR_SetPWM(MaxSpeed * 0.90);
 8002d5c:	4b1c      	ldr	r3, [pc, #112]	; (8002dd0 <main+0xa38>)
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7fd fb4f 	bl	8000404 <__aeabi_i2d>
 8002d66:	a30c      	add	r3, pc, #48	; (adr r3, 8002d98 <main+0xa00>)
 8002d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d6c:	f7fd fbb4 	bl	80004d8 <__aeabi_dmul>
 8002d70:	4603      	mov	r3, r0
 8002d72:	460c      	mov	r4, r1
 8002d74:	4618      	mov	r0, r3
 8002d76:	4621      	mov	r1, r4
 8002d78:	f7fd fe5e 	bl	8000a38 <__aeabi_d2iz>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7fe fa5c 	bl	800123c <MotorR_SetPWM>
				  Servo_SetAngle(-50); // -44.4
 8002d84:	481c      	ldr	r0, [pc, #112]	; (8002df8 <main+0xa60>)
 8002d86:	f7fe fa91 	bl	80012ac <Servo_SetAngle>
					break;
 8002d8a:	e112      	b.n	8002fb2 <main+0xc1a>
 8002d8c:	f3af 8000 	nop.w
 8002d90:	33333333 	.word	0x33333333
 8002d94:	3feb3333 	.word	0x3feb3333
 8002d98:	cccccccd 	.word	0xcccccccd
 8002d9c:	3feccccc 	.word	0x3feccccc
 8002da0:	5c28f5c3 	.word	0x5c28f5c3
 8002da4:	3fedc28f 	.word	0x3fedc28f
 8002da8:	66666666 	.word	0x66666666
 8002dac:	3fee6666 	.word	0x3fee6666
 8002db0:	f5c28f5c 	.word	0xf5c28f5c
 8002db4:	3fef5c28 	.word	0x3fef5c28
 8002db8:	cccccccd 	.word	0xcccccccd
 8002dbc:	3fe4cccc 	.word	0x3fe4cccc
 8002dc0:	66666666 	.word	0x66666666
 8002dc4:	3fe66666 	.word	0x3fe66666
 8002dc8:	9999999a 	.word	0x9999999a
 8002dcc:	3fe99999 	.word	0x3fe99999
 8002dd0:	20000010 	.word	0x20000010
 8002dd4:	41f80000 	.word	0x41f80000
 8002dd8:	41b80000 	.word	0x41b80000
 8002ddc:	41500000 	.word	0x41500000
 8002de0:	40400000 	.word	0x40400000
 8002de4:	20000207 	.word	0x20000207
 8002de8:	20000206 	.word	0x20000206
 8002dec:	c28c0000 	.word	0xc28c0000
 8002df0:	c2860000 	.word	0xc2860000
 8002df4:	c2640000 	.word	0xc2640000
 8002df8:	c2480000 	.word	0xc2480000
				  MotorL_SetPWM(MaxSpeed * 0.83);
 8002dfc:	4b78      	ldr	r3, [pc, #480]	; (8002fe0 <main+0xc48>)
 8002dfe:	881b      	ldrh	r3, [r3, #0]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7fd faff 	bl	8000404 <__aeabi_i2d>
 8002e06:	a36c      	add	r3, pc, #432	; (adr r3, 8002fb8 <main+0xc20>)
 8002e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0c:	f7fd fb64 	bl	80004d8 <__aeabi_dmul>
 8002e10:	4603      	mov	r3, r0
 8002e12:	460c      	mov	r4, r1
 8002e14:	4618      	mov	r0, r3
 8002e16:	4621      	mov	r1, r4
 8002e18:	f7fd fe0e 	bl	8000a38 <__aeabi_d2iz>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fe f9d4 	bl	80011cc <MotorL_SetPWM>
				  MotorR_SetPWM(MaxSpeed * 0.95);
 8002e24:	4b6e      	ldr	r3, [pc, #440]	; (8002fe0 <main+0xc48>)
 8002e26:	881b      	ldrh	r3, [r3, #0]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fd faeb 	bl	8000404 <__aeabi_i2d>
 8002e2e:	a364      	add	r3, pc, #400	; (adr r3, 8002fc0 <main+0xc28>)
 8002e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e34:	f7fd fb50 	bl	80004d8 <__aeabi_dmul>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	460c      	mov	r4, r1
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	4621      	mov	r1, r4
 8002e40:	f7fd fdfa 	bl	8000a38 <__aeabi_d2iz>
 8002e44:	4603      	mov	r3, r0
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7fe f9f8 	bl	800123c <MotorR_SetPWM>
				  Servo_SetAngle(-41); //-24
 8002e4c:	4865      	ldr	r0, [pc, #404]	; (8002fe4 <main+0xc4c>)
 8002e4e:	f7fe fa2d 	bl	80012ac <Servo_SetAngle>
				  break;
 8002e52:	e0ae      	b.n	8002fb2 <main+0xc1a>
				  MotorL_SetPWM(MaxSpeed * 0.87);
 8002e54:	4b62      	ldr	r3, [pc, #392]	; (8002fe0 <main+0xc48>)
 8002e56:	881b      	ldrh	r3, [r3, #0]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f7fd fad3 	bl	8000404 <__aeabi_i2d>
 8002e5e:	a35a      	add	r3, pc, #360	; (adr r3, 8002fc8 <main+0xc30>)
 8002e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e64:	f7fd fb38 	bl	80004d8 <__aeabi_dmul>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	460c      	mov	r4, r1
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	4621      	mov	r1, r4
 8002e70:	f7fd fde2 	bl	8000a38 <__aeabi_d2iz>
 8002e74:	4603      	mov	r3, r0
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fe f9a8 	bl	80011cc <MotorL_SetPWM>
				  MotorR_SetPWM(MaxSpeed * 0.95);
 8002e7c:	4b58      	ldr	r3, [pc, #352]	; (8002fe0 <main+0xc48>)
 8002e7e:	881b      	ldrh	r3, [r3, #0]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7fd fabf 	bl	8000404 <__aeabi_i2d>
 8002e86:	a34e      	add	r3, pc, #312	; (adr r3, 8002fc0 <main+0xc28>)
 8002e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e8c:	f7fd fb24 	bl	80004d8 <__aeabi_dmul>
 8002e90:	4603      	mov	r3, r0
 8002e92:	460c      	mov	r4, r1
 8002e94:	4618      	mov	r0, r3
 8002e96:	4621      	mov	r1, r4
 8002e98:	f7fd fdce 	bl	8000a38 <__aeabi_d2iz>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7fe f9cc 	bl	800123c <MotorR_SetPWM>
				  Servo_SetAngle(-31); //-24
 8002ea4:	4850      	ldr	r0, [pc, #320]	; (8002fe8 <main+0xc50>)
 8002ea6:	f7fe fa01 	bl	80012ac <Servo_SetAngle>
				  break;
 8002eaa:	e082      	b.n	8002fb2 <main+0xc1a>
				  MotorL_SetPWM(MaxSpeed * 0.90);
 8002eac:	4b4c      	ldr	r3, [pc, #304]	; (8002fe0 <main+0xc48>)
 8002eae:	881b      	ldrh	r3, [r3, #0]
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7fd faa7 	bl	8000404 <__aeabi_i2d>
 8002eb6:	a346      	add	r3, pc, #280	; (adr r3, 8002fd0 <main+0xc38>)
 8002eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ebc:	f7fd fb0c 	bl	80004d8 <__aeabi_dmul>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	460c      	mov	r4, r1
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	4621      	mov	r1, r4
 8002ec8:	f7fd fdb6 	bl	8000a38 <__aeabi_d2iz>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fe f97c 	bl	80011cc <MotorL_SetPWM>
				  MotorR_SetPWM(MaxSpeed * 0.95);
 8002ed4:	4b42      	ldr	r3, [pc, #264]	; (8002fe0 <main+0xc48>)
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7fd fa93 	bl	8000404 <__aeabi_i2d>
 8002ede:	a338      	add	r3, pc, #224	; (adr r3, 8002fc0 <main+0xc28>)
 8002ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee4:	f7fd faf8 	bl	80004d8 <__aeabi_dmul>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	460c      	mov	r4, r1
 8002eec:	4618      	mov	r0, r3
 8002eee:	4621      	mov	r1, r4
 8002ef0:	f7fd fda2 	bl	8000a38 <__aeabi_d2iz>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe f9a0 	bl	800123c <MotorR_SetPWM>
				  Servo_SetAngle(-25); // -21
 8002efc:	483b      	ldr	r0, [pc, #236]	; (8002fec <main+0xc54>)
 8002efe:	f7fe f9d5 	bl	80012ac <Servo_SetAngle>
				  break;
 8002f02:	e056      	b.n	8002fb2 <main+0xc1a>
				  MotorL_SetPWM(MaxSpeed * 0.87);
 8002f04:	4b36      	ldr	r3, [pc, #216]	; (8002fe0 <main+0xc48>)
 8002f06:	881b      	ldrh	r3, [r3, #0]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7fd fa7b 	bl	8000404 <__aeabi_i2d>
 8002f0e:	a32e      	add	r3, pc, #184	; (adr r3, 8002fc8 <main+0xc30>)
 8002f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f14:	f7fd fae0 	bl	80004d8 <__aeabi_dmul>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	460c      	mov	r4, r1
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	4621      	mov	r1, r4
 8002f20:	f7fd fd8a 	bl	8000a38 <__aeabi_d2iz>
 8002f24:	4603      	mov	r3, r0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7fe f950 	bl	80011cc <MotorL_SetPWM>
				  MotorR_SetPWM(MaxSpeed * 1);
 8002f2c:	4b2c      	ldr	r3, [pc, #176]	; (8002fe0 <main+0xc48>)
 8002f2e:	881b      	ldrh	r3, [r3, #0]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7fe f983 	bl	800123c <MotorR_SetPWM>
				  Servo_SetAngle(-15); // -11
 8002f36:	482e      	ldr	r0, [pc, #184]	; (8002ff0 <main+0xc58>)
 8002f38:	f7fe f9b8 	bl	80012ac <Servo_SetAngle>
				  break;
 8002f3c:	e039      	b.n	8002fb2 <main+0xc1a>
				  MotorL_SetPWM(MaxSpeed * 0.90);
 8002f3e:	4b28      	ldr	r3, [pc, #160]	; (8002fe0 <main+0xc48>)
 8002f40:	881b      	ldrh	r3, [r3, #0]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7fd fa5e 	bl	8000404 <__aeabi_i2d>
 8002f48:	a321      	add	r3, pc, #132	; (adr r3, 8002fd0 <main+0xc38>)
 8002f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f4e:	f7fd fac3 	bl	80004d8 <__aeabi_dmul>
 8002f52:	4603      	mov	r3, r0
 8002f54:	460c      	mov	r4, r1
 8002f56:	4618      	mov	r0, r3
 8002f58:	4621      	mov	r1, r4
 8002f5a:	f7fd fd6d 	bl	8000a38 <__aeabi_d2iz>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7fe f933 	bl	80011cc <MotorL_SetPWM>
				  MotorR_SetPWM(MaxSpeed * 1);
 8002f66:	4b1e      	ldr	r3, [pc, #120]	; (8002fe0 <main+0xc48>)
 8002f68:	881b      	ldrh	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fe f966 	bl	800123c <MotorR_SetPWM>
				  Servo_SetAngle(-13); // -9
 8002f70:	4820      	ldr	r0, [pc, #128]	; (8002ff4 <main+0xc5c>)
 8002f72:	f7fe f99b 	bl	80012ac <Servo_SetAngle>
				  break;
 8002f76:	e01c      	b.n	8002fb2 <main+0xc1a>
				  MotorL_SetPWM(MaxSpeed * 0.98);
 8002f78:	4b19      	ldr	r3, [pc, #100]	; (8002fe0 <main+0xc48>)
 8002f7a:	881b      	ldrh	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7fd fa41 	bl	8000404 <__aeabi_i2d>
 8002f82:	a315      	add	r3, pc, #84	; (adr r3, 8002fd8 <main+0xc40>)
 8002f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f88:	f7fd faa6 	bl	80004d8 <__aeabi_dmul>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	460c      	mov	r4, r1
 8002f90:	4618      	mov	r0, r3
 8002f92:	4621      	mov	r1, r4
 8002f94:	f7fd fd50 	bl	8000a38 <__aeabi_d2iz>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7fe f916 	bl	80011cc <MotorL_SetPWM>
				  MotorR_SetPWM(MaxSpeed * 1);
 8002fa0:	4b0f      	ldr	r3, [pc, #60]	; (8002fe0 <main+0xc48>)
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7fe f949 	bl	800123c <MotorR_SetPWM>
				  Servo_SetAngle(-3);
 8002faa:	4813      	ldr	r0, [pc, #76]	; (8002ff8 <main+0xc60>)
 8002fac:	f7fe f97e 	bl	80012ac <Servo_SetAngle>
				  break;
 8002fb0:	bf00      	nop
		  continue;
 8002fb2:	bf00      	nop
	  LineDetect = 0;
 8002fb4:	f7ff ba9e 	b.w	80024f4 <main+0x15c>
 8002fb8:	28f5c28f 	.word	0x28f5c28f
 8002fbc:	3fea8f5c 	.word	0x3fea8f5c
 8002fc0:	66666666 	.word	0x66666666
 8002fc4:	3fee6666 	.word	0x3fee6666
 8002fc8:	3d70a3d7 	.word	0x3d70a3d7
 8002fcc:	3febd70a 	.word	0x3febd70a
 8002fd0:	cccccccd 	.word	0xcccccccd
 8002fd4:	3feccccc 	.word	0x3feccccc
 8002fd8:	f5c28f5c 	.word	0xf5c28f5c
 8002fdc:	3fef5c28 	.word	0x3fef5c28
 8002fe0:	20000010 	.word	0x20000010
 8002fe4:	c2240000 	.word	0xc2240000
 8002fe8:	c1f80000 	.word	0xc1f80000
 8002fec:	c1c80000 	.word	0xc1c80000
 8002ff0:	c1700000 	.word	0xc1700000
 8002ff4:	c1500000 	.word	0xc1500000
 8002ff8:	c0400000 	.word	0xc0400000

08002ffc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8003000:	2002      	movs	r0, #2
 8003002:	f7fe fdc7 	bl	8001b94 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8003006:	bf00      	nop
 8003008:	f7fe fdd8 	bl	8001bbc <LL_FLASH_GetLatency>
 800300c:	4603      	mov	r3, r0
 800300e:	2b02      	cmp	r3, #2
 8003010:	d1fa      	bne.n	8003008 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 8003012:	f7fe fcaf 	bl	8001974 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8003016:	bf00      	nop
 8003018:	f7fe fcba 	bl	8001990 <LL_RCC_HSE_IsReady>
 800301c:	4603      	mov	r3, r0
 800301e:	2b01      	cmp	r3, #1
 8003020:	d1fa      	bne.n	8003018 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_9);
 8003022:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8003026:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800302a:	f7fe fd53 	bl	8001ad4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800302e:	f7fe fd31 	bl	8001a94 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8003032:	bf00      	nop
 8003034:	f7fe fd3c 	bl	8001ab0 <LL_RCC_PLL_IsReady>
 8003038:	4603      	mov	r3, r0
 800303a:	2b01      	cmp	r3, #1
 800303c:	d1fa      	bne.n	8003034 <SystemClock_Config+0x38>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800303e:	2000      	movs	r0, #0
 8003040:	f7fe fcd8 	bl	80019f4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8003044:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003048:	f7fe fce8 	bl	8001a1c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800304c:	2000      	movs	r0, #0
 800304e:	f7fe fcf9 	bl	8001a44 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8003052:	2002      	movs	r0, #2
 8003054:	f7fe fcae 	bl	80019b4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003058:	bf00      	nop
 800305a:	f7fe fcbf 	bl	80019dc <LL_RCC_GetSysClkSource>
 800305e:	4603      	mov	r3, r0
 8003060:	2b08      	cmp	r3, #8
 8003062:	d1fa      	bne.n	800305a <SystemClock_Config+0x5e>
  {

  }
  LL_Init1msTick(72000000);
 8003064:	4805      	ldr	r0, [pc, #20]	; (800307c <SystemClock_Config+0x80>)
 8003066:	f002 f8f1 	bl	800524c <LL_Init1msTick>
  LL_SetSystemCoreClock(72000000);
 800306a:	4804      	ldr	r0, [pc, #16]	; (800307c <SystemClock_Config+0x80>)
 800306c:	f002 f8fc 	bl	8005268 <LL_SetSystemCoreClock>
  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSRC_PCLK2_DIV_6);
 8003070:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003074:	f7fe fcfa 	bl	8001a6c <LL_RCC_SetADCClockSource>
}
 8003078:	bf00      	nop
 800307a:	bd80      	pop	{r7, pc}
 800307c:	044aa200 	.word	0x044aa200

08003080 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b08e      	sub	sp, #56	; 0x38
 8003084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8003086:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	605a      	str	r2, [r3, #4]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8003090:	2300      	movs	r3, #0
 8003092:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8003094:	f107 0318 	add.w	r3, r7, #24
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	609a      	str	r2, [r3, #8]
 80030a0:	60da      	str	r2, [r3, #12]
 80030a2:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a4:	1d3b      	adds	r3, r7, #4
 80030a6:	2200      	movs	r2, #0
 80030a8:	601a      	str	r2, [r3, #0]
 80030aa:	605a      	str	r2, [r3, #4]
 80030ac:	609a      	str	r2, [r3, #8]
 80030ae:	60da      	str	r2, [r3, #12]
 80030b0:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 80030b2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80030b6:	f7fe fd55 	bl	8001b64 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 80030ba:	2004      	movs	r0, #4
 80030bc:	f7fe fd52 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  PA4   ------> ADC1_IN4
  PA5   ------> ADC1_IN5
  PA6   ------> ADC1_IN6
  PA7   ------> ADC1_IN7
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 80030c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030c4:	607b      	str	r3, [r7, #4]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80030c6:	2300      	movs	r3, #0
 80030c8:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ca:	1d3b      	adds	r3, r7, #4
 80030cc:	4619      	mov	r1, r3
 80030ce:	486b      	ldr	r0, [pc, #428]	; (800327c <MX_ADC1_Init+0x1fc>)
 80030d0:	f001 fa4e 	bl	8004570 <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80030d4:	2200      	movs	r2, #0
 80030d6:	2101      	movs	r1, #1
 80030d8:	4869      	ldr	r0, [pc, #420]	; (8003280 <MX_ADC1_Init+0x200>)
 80030da:	f7fe fabb 	bl	8001654 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_HIGH);
 80030de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030e2:	2101      	movs	r1, #1
 80030e4:	4866      	ldr	r0, [pc, #408]	; (8003280 <MX_ADC1_Init+0x200>)
 80030e6:	f7fe fb83 	bl	80017f0 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_CIRCULAR);
 80030ea:	2220      	movs	r2, #32
 80030ec:	2101      	movs	r1, #1
 80030ee:	4864      	ldr	r0, [pc, #400]	; (8003280 <MX_ADC1_Init+0x200>)
 80030f0:	f7fe fad4 	bl	800169c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 80030f4:	2200      	movs	r2, #0
 80030f6:	2101      	movs	r1, #1
 80030f8:	4861      	ldr	r0, [pc, #388]	; (8003280 <MX_ADC1_Init+0x200>)
 80030fa:	f7fe faf1 	bl	80016e0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 80030fe:	2280      	movs	r2, #128	; 0x80
 8003100:	2101      	movs	r1, #1
 8003102:	485f      	ldr	r0, [pc, #380]	; (8003280 <MX_ADC1_Init+0x200>)
 8003104:	f7fe fb0e 	bl	8001724 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_HALFWORD);
 8003108:	f44f 7280 	mov.w	r2, #256	; 0x100
 800310c:	2101      	movs	r1, #1
 800310e:	485c      	ldr	r0, [pc, #368]	; (8003280 <MX_ADC1_Init+0x200>)
 8003110:	f7fe fb2a 	bl	8001768 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_HALFWORD);
 8003114:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003118:	2101      	movs	r1, #1
 800311a:	4859      	ldr	r0, [pc, #356]	; (8003280 <MX_ADC1_Init+0x200>)
 800311c:	f7fe fb46 	bl	80017ac <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN ADC1_Init 1 */
  LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_1,8);
 8003120:	2208      	movs	r2, #8
 8003122:	2101      	movs	r1, #1
 8003124:	4856      	ldr	r0, [pc, #344]	; (8003280 <MX_ADC1_Init+0x200>)
 8003126:	f7fe fb85 	bl	8001834 <LL_DMA_SetDataLength>
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_1, (uint32_t) &Sensor_ADC_Value);
 800312a:	4b56      	ldr	r3, [pc, #344]	; (8003284 <MX_ADC1_Init+0x204>)
 800312c:	461a      	mov	r2, r3
 800312e:	2101      	movs	r1, #1
 8003130:	4853      	ldr	r0, [pc, #332]	; (8003280 <MX_ADC1_Init+0x200>)
 8003132:	f7fe fba1 	bl	8001878 <LL_DMA_SetMemoryAddress>
  LL_DMA_SetPeriphAddress(DMA1,LL_DMA_CHANNEL_1,ADC1_DR_Address);
 8003136:	4a54      	ldr	r2, [pc, #336]	; (8003288 <MX_ADC1_Init+0x208>)
 8003138:	2101      	movs	r1, #1
 800313a:	4851      	ldr	r0, [pc, #324]	; (8003280 <MX_ADC1_Init+0x200>)
 800313c:	f7fe fbb4 	bl	80018a8 <LL_DMA_SetPeriphAddress>
  LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003140:	2101      	movs	r1, #1
 8003142:	484f      	ldr	r0, [pc, #316]	; (8003280 <MX_ADC1_Init+0x200>)
 8003144:	f7fe fa68 	bl	8001618 <LL_DMA_EnableChannel>
  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8003148:	2300      	movs	r3, #0
 800314a:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 800314c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003150:	637b      	str	r3, [r7, #52]	; 0x34
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8003152:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003156:	4619      	mov	r1, r3
 8003158:	484c      	ldr	r0, [pc, #304]	; (800328c <MX_ADC1_Init+0x20c>)
 800315a:	f000 ffd7 	bl	800410c <LL_ADC_Init>
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800315e:	2300      	movs	r3, #0
 8003160:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8003162:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003166:	4619      	mov	r1, r3
 8003168:	4848      	ldr	r0, [pc, #288]	; (800328c <MX_ADC1_Init+0x20c>)
 800316a:	f000 ff9d 	bl	80040a8 <LL_ADC_CommonInit>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800316e:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8003172:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS;
 8003174:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
 8003178:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800317a:	2300      	movs	r3, #0
 800317c:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 800317e:	2302      	movs	r3, #2
 8003180:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 8003182:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003186:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8003188:	f107 0318 	add.w	r3, r7, #24
 800318c:	4619      	mov	r1, r3
 800318e:	483f      	ldr	r0, [pc, #252]	; (800328c <MX_ADC1_Init+0x20c>)
 8003190:	f000 ffe3 	bl	800415a <LL_ADC_REG_Init>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8003194:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003198:	f44f 7100 	mov.w	r1, #512	; 0x200
 800319c:	483b      	ldr	r0, [pc, #236]	; (800328c <MX_ADC1_Init+0x20c>)
 800319e:	f7fe f96d 	bl	800147c <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_28CYCLES_5);
 80031a2:	2203      	movs	r2, #3
 80031a4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80031a8:	4838      	ldr	r0, [pc, #224]	; (800328c <MX_ADC1_Init+0x20c>)
 80031aa:	f7fe f9ac 	bl	8001506 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 80031ae:	4a38      	ldr	r2, [pc, #224]	; (8003290 <MX_ADC1_Init+0x210>)
 80031b0:	f240 2105 	movw	r1, #517	; 0x205
 80031b4:	4835      	ldr	r0, [pc, #212]	; (800328c <MX_ADC1_Init+0x20c>)
 80031b6:	f7fe f961 	bl	800147c <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_28CYCLES_5);
 80031ba:	2203      	movs	r2, #3
 80031bc:	4934      	ldr	r1, [pc, #208]	; (8003290 <MX_ADC1_Init+0x210>)
 80031be:	4833      	ldr	r0, [pc, #204]	; (800328c <MX_ADC1_Init+0x20c>)
 80031c0:	f7fe f9a1 	bl	8001506 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_2);
 80031c4:	4a33      	ldr	r2, [pc, #204]	; (8003294 <MX_ADC1_Init+0x214>)
 80031c6:	f240 210a 	movw	r1, #522	; 0x20a
 80031ca:	4830      	ldr	r0, [pc, #192]	; (800328c <MX_ADC1_Init+0x20c>)
 80031cc:	f7fe f956 	bl	800147c <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_28CYCLES_5);
 80031d0:	2203      	movs	r2, #3
 80031d2:	4930      	ldr	r1, [pc, #192]	; (8003294 <MX_ADC1_Init+0x214>)
 80031d4:	482d      	ldr	r0, [pc, #180]	; (800328c <MX_ADC1_Init+0x20c>)
 80031d6:	f7fe f996 	bl	8001506 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 80031da:	4a2f      	ldr	r2, [pc, #188]	; (8003298 <MX_ADC1_Init+0x218>)
 80031dc:	f240 210f 	movw	r1, #527	; 0x20f
 80031e0:	482a      	ldr	r0, [pc, #168]	; (800328c <MX_ADC1_Init+0x20c>)
 80031e2:	f7fe f94b 	bl	800147c <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_28CYCLES_5);
 80031e6:	2203      	movs	r2, #3
 80031e8:	492b      	ldr	r1, [pc, #172]	; (8003298 <MX_ADC1_Init+0x218>)
 80031ea:	4828      	ldr	r0, [pc, #160]	; (800328c <MX_ADC1_Init+0x20c>)
 80031ec:	f7fe f98b 	bl	8001506 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_4);
 80031f0:	4a2a      	ldr	r2, [pc, #168]	; (800329c <MX_ADC1_Init+0x21c>)
 80031f2:	f44f 7105 	mov.w	r1, #532	; 0x214
 80031f6:	4825      	ldr	r0, [pc, #148]	; (800328c <MX_ADC1_Init+0x20c>)
 80031f8:	f7fe f940 	bl	800147c <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_28CYCLES_5);
 80031fc:	2203      	movs	r2, #3
 80031fe:	4927      	ldr	r1, [pc, #156]	; (800329c <MX_ADC1_Init+0x21c>)
 8003200:	4822      	ldr	r0, [pc, #136]	; (800328c <MX_ADC1_Init+0x20c>)
 8003202:	f7fe f980 	bl	8001506 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_5);
 8003206:	4a26      	ldr	r2, [pc, #152]	; (80032a0 <MX_ADC1_Init+0x220>)
 8003208:	f240 2119 	movw	r1, #537	; 0x219
 800320c:	481f      	ldr	r0, [pc, #124]	; (800328c <MX_ADC1_Init+0x20c>)
 800320e:	f7fe f935 	bl	800147c <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_5, LL_ADC_SAMPLINGTIME_28CYCLES_5);
 8003212:	2203      	movs	r2, #3
 8003214:	4922      	ldr	r1, [pc, #136]	; (80032a0 <MX_ADC1_Init+0x220>)
 8003216:	481d      	ldr	r0, [pc, #116]	; (800328c <MX_ADC1_Init+0x20c>)
 8003218:	f7fe f975 	bl	8001506 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_7, LL_ADC_CHANNEL_6);
 800321c:	4a21      	ldr	r2, [pc, #132]	; (80032a4 <MX_ADC1_Init+0x224>)
 800321e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003222:	481a      	ldr	r0, [pc, #104]	; (800328c <MX_ADC1_Init+0x20c>)
 8003224:	f7fe f92a 	bl	800147c <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_28CYCLES_5);
 8003228:	2203      	movs	r2, #3
 800322a:	491e      	ldr	r1, [pc, #120]	; (80032a4 <MX_ADC1_Init+0x224>)
 800322c:	4817      	ldr	r0, [pc, #92]	; (800328c <MX_ADC1_Init+0x20c>)
 800322e:	f7fe f96a 	bl	8001506 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_8, LL_ADC_CHANNEL_7);
 8003232:	4a1d      	ldr	r2, [pc, #116]	; (80032a8 <MX_ADC1_Init+0x228>)
 8003234:	f240 1105 	movw	r1, #261	; 0x105
 8003238:	4814      	ldr	r0, [pc, #80]	; (800328c <MX_ADC1_Init+0x20c>)
 800323a:	f7fe f91f 	bl	800147c <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SAMPLINGTIME_28CYCLES_5);
 800323e:	2203      	movs	r2, #3
 8003240:	4919      	ldr	r1, [pc, #100]	; (80032a8 <MX_ADC1_Init+0x228>)
 8003242:	4812      	ldr	r0, [pc, #72]	; (800328c <MX_ADC1_Init+0x20c>)
 8003244:	f7fe f95f 	bl	8001506 <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  LL_ADC_REG_SetDMATransfer(ADC1,LL_ADC_REG_DMA_TRANSFER_UNLIMITED);
 8003248:	f44f 7180 	mov.w	r1, #256	; 0x100
 800324c:	480f      	ldr	r0, [pc, #60]	; (800328c <MX_ADC1_Init+0x20c>)
 800324e:	f7fe f948 	bl	80014e2 <LL_ADC_REG_SetDMATransfer>
  /* Khoi dong bo ADC */
  LL_ADC_Enable(ADC1);
 8003252:	480e      	ldr	r0, [pc, #56]	; (800328c <MX_ADC1_Init+0x20c>)
 8003254:	f7fe f9a0 	bl	8001598 <LL_ADC_Enable>
  LL_ADC_StartCalibration(ADC1);
 8003258:	480c      	ldr	r0, [pc, #48]	; (800328c <MX_ADC1_Init+0x20c>)
 800325a:	f7fe f9ac 	bl	80015b6 <LL_ADC_StartCalibration>

  	/* Cho trang thai cablib duoc bat *
  	 *
  	 */
  while(LL_ADC_IsCalibrationOnGoing(ADC1));
 800325e:	bf00      	nop
 8003260:	480a      	ldr	r0, [pc, #40]	; (800328c <MX_ADC1_Init+0x20c>)
 8003262:	f7fe f9b7 	bl	80015d4 <LL_ADC_IsCalibrationOnGoing>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1f9      	bne.n	8003260 <MX_ADC1_Init+0x1e0>

  	/* Bat dau chuyen doi ADC */
  LL_ADC_REG_StartConversionSWStart (ADC1);
 800326c:	4807      	ldr	r0, [pc, #28]	; (800328c <MX_ADC1_Init+0x20c>)
 800326e:	f7fe f9c3 	bl	80015f8 <LL_ADC_REG_StartConversionSWStart>
  /* USER CODE END ADC1_Init 2 */

}
 8003272:	bf00      	nop
 8003274:	3738      	adds	r7, #56	; 0x38
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	40010800 	.word	0x40010800
 8003280:	40020000 	.word	0x40020000
 8003284:	20000220 	.word	0x20000220
 8003288:	4001244c 	.word	0x4001244c
 800328c:	40012400 	.word	0x40012400
 8003290:	02300001 	.word	0x02300001
 8003294:	02600002 	.word	0x02600002
 8003298:	02900003 	.word	0x02900003
 800329c:	02c00004 	.word	0x02c00004
 80032a0:	02f00005 	.word	0x02f00005
 80032a4:	03200006 	.word	0x03200006
 80032a8:	03500007 	.word	0x03500007

080032ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b08c      	sub	sp, #48	; 0x30
 80032b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80032b2:	f107 0318 	add.w	r3, r7, #24
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]
 80032ba:	605a      	str	r2, [r3, #4]
 80032bc:	609a      	str	r2, [r3, #8]
 80032be:	60da      	str	r2, [r3, #12]
 80032c0:	611a      	str	r2, [r3, #16]
 80032c2:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c4:	1d3b      	adds	r3, r7, #4
 80032c6:	2200      	movs	r2, #0
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	605a      	str	r2, [r3, #4]
 80032cc:	609a      	str	r2, [r3, #8]
 80032ce:	60da      	str	r2, [r3, #12]
 80032d0:	611a      	str	r2, [r3, #16]

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 80032d2:	2008      	movs	r0, #8
 80032d4:	f7fe fc46 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB8   ------> I2C1_SCL
  PB9   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 80032d8:	4b1d      	ldr	r3, [pc, #116]	; (8003350 <MX_I2C1_Init+0xa4>)
 80032da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80032dc:	2309      	movs	r3, #9
 80032de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80032e0:	2303      	movs	r3, #3
 80032e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80032e4:	2304      	movs	r3, #4
 80032e6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032e8:	1d3b      	adds	r3, r7, #4
 80032ea:	4619      	mov	r1, r3
 80032ec:	4819      	ldr	r0, [pc, #100]	; (8003354 <MX_I2C1_Init+0xa8>)
 80032ee:	f001 f93f 	bl	8004570 <LL_GPIO_Init>

  LL_GPIO_AF_EnableRemap_I2C1();
 80032f2:	f7fe ffb1 	bl	8002258 <LL_GPIO_AF_EnableRemap_I2C1>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 80032f6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80032fa:	f7fe fc1b 	bl	8001b34 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C1);
 80032fe:	4816      	ldr	r0, [pc, #88]	; (8003358 <MX_I2C1_Init+0xac>)
 8003300:	f7fe fb29 	bl	8001956 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8003304:	4814      	ldr	r0, [pc, #80]	; (8003358 <MX_I2C1_Init+0xac>)
 8003306:	f7fe fb05 	bl	8001914 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 800330a:	4813      	ldr	r0, [pc, #76]	; (8003358 <MX_I2C1_Init+0xac>)
 800330c:	f7fe faf3 	bl	80018f6 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8003310:	2300      	movs	r3, #0
 8003312:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8003314:	4b11      	ldr	r3, [pc, #68]	; (800335c <MX_I2C1_Init+0xb0>)
 8003316:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8003318:	2300      	movs	r3, #0
 800331a:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 800331c:	2300      	movs	r3, #0
 800331e:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8003320:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003324:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8003326:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800332a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 800332c:	f107 0318 	add.w	r3, r7, #24
 8003330:	4619      	mov	r1, r3
 8003332:	4809      	ldr	r0, [pc, #36]	; (8003358 <MX_I2C1_Init+0xac>)
 8003334:	f001 fa68 	bl	8004808 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0);
 8003338:	2100      	movs	r1, #0
 800333a:	4807      	ldr	r0, [pc, #28]	; (8003358 <MX_I2C1_Init+0xac>)
 800333c:	f7fe faf9 	bl	8001932 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */
  LL_I2C_Enable(I2C1);
 8003340:	4805      	ldr	r0, [pc, #20]	; (8003358 <MX_I2C1_Init+0xac>)
 8003342:	f7fe fac9 	bl	80018d8 <LL_I2C_Enable>

  /* USER CODE END I2C1_Init 2 */

}
 8003346:	bf00      	nop
 8003348:	3730      	adds	r7, #48	; 0x30
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	04030003 	.word	0x04030003
 8003354:	40010c00 	.word	0x40010c00
 8003358:	40005400 	.word	0x40005400
 800335c:	000186a0 	.word	0x000186a0

08003360 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b098      	sub	sp, #96	; 0x60
 8003364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003366:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800336a:	2200      	movs	r2, #0
 800336c:	601a      	str	r2, [r3, #0]
 800336e:	605a      	str	r2, [r3, #4]
 8003370:	609a      	str	r2, [r3, #8]
 8003372:	60da      	str	r2, [r3, #12]
 8003374:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003376:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800337a:	2220      	movs	r2, #32
 800337c:	2100      	movs	r1, #0
 800337e:	4618      	mov	r0, r3
 8003380:	f001 ffc4 	bl	800530c <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8003384:	f107 0314 	add.w	r3, r7, #20
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	605a      	str	r2, [r3, #4]
 800338e:	609a      	str	r2, [r3, #8]
 8003390:	60da      	str	r2, [r3, #12]
 8003392:	611a      	str	r2, [r3, #16]
 8003394:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003396:	463b      	mov	r3, r7
 8003398:	2200      	movs	r2, #0
 800339a:	601a      	str	r2, [r3, #0]
 800339c:	605a      	str	r2, [r3, #4]
 800339e:	609a      	str	r2, [r3, #8]
 80033a0:	60da      	str	r2, [r3, #12]
 80033a2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80033a4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80033a8:	f7fe fbdc 	bl	8001b64 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80033b2:	2300      	movs	r3, #0
 80033b4:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_InitStruct.Autoreload = 7199;
 80033b6:	f641 431f 	movw	r3, #7199	; 0x1c1f
 80033ba:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80033bc:	2300      	movs	r3, #0
 80033be:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_InitStruct.RepetitionCounter = 0;
 80033c0:	2300      	movs	r3, #0
 80033c2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80033c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80033ca:	4619      	mov	r1, r3
 80033cc:	483c      	ldr	r0, [pc, #240]	; (80034c0 <MX_TIM1_Init+0x160>)
 80033ce:	f001 fbc3 	bl	8004b58 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 80033d2:	483b      	ldr	r0, [pc, #236]	; (80034c0 <MX_TIM1_Init+0x160>)
 80033d4:	f7fe fc0d 	bl	8001bf2 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 80033d8:	2101      	movs	r1, #1
 80033da:	4839      	ldr	r0, [pc, #228]	; (80034c0 <MX_TIM1_Init+0x160>)
 80033dc:	f7fe fc68 	bl	8001cb0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80033e0:	2360      	movs	r3, #96	; 0x60
 80033e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80033e4:	2300      	movs	r3, #0
 80033e6:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80033e8:	2300      	movs	r3, #0
 80033ea:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_OC_InitStruct.CompareValue = 0;
 80033ec:	2300      	movs	r3, #0
 80033ee:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80033f0:	2300      	movs	r3, #0
 80033f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 80033f4:	2300      	movs	r3, #0
 80033f6:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 80033f8:	2300      	movs	r3, #0
 80033fa:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 80033fc:	2300      	movs	r3, #0
 80033fe:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003400:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003404:	461a      	mov	r2, r3
 8003406:	2101      	movs	r1, #1
 8003408:	482d      	ldr	r0, [pc, #180]	; (80034c0 <MX_TIM1_Init+0x160>)
 800340a:	f001 fc03 	bl	8004c14 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 800340e:	2101      	movs	r1, #1
 8003410:	482b      	ldr	r0, [pc, #172]	; (80034c0 <MX_TIM1_Init+0x160>)
 8003412:	f7fe fc0b 	bl	8001c2c <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 8003416:	f44f 7180 	mov.w	r1, #256	; 0x100
 800341a:	4829      	ldr	r0, [pc, #164]	; (80034c0 <MX_TIM1_Init+0x160>)
 800341c:	f7fe fc48 	bl	8001cb0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003420:	2300      	movs	r3, #0
 8003422:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003424:	2300      	movs	r3, #0
 8003426:	637b      	str	r3, [r7, #52]	; 0x34
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8003428:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800342c:	461a      	mov	r2, r3
 800342e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003432:	4823      	ldr	r0, [pc, #140]	; (80034c0 <MX_TIM1_Init+0x160>)
 8003434:	f001 fbee 	bl	8004c14 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 8003438:	f44f 7180 	mov.w	r1, #256	; 0x100
 800343c:	4820      	ldr	r0, [pc, #128]	; (80034c0 <MX_TIM1_Init+0x160>)
 800343e:	f7fe fbf5 	bl	8001c2c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8003442:	2100      	movs	r1, #0
 8003444:	481e      	ldr	r0, [pc, #120]	; (80034c0 <MX_TIM1_Init+0x160>)
 8003446:	f7fe fdfd 	bl	8002044 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800344a:	481d      	ldr	r0, [pc, #116]	; (80034c0 <MX_TIM1_Init+0x160>)
 800344c:	f7fe fe0c 	bl	8002068 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8003450:	2300      	movs	r3, #0
 8003452:	617b      	str	r3, [r7, #20]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8003454:	2300      	movs	r3, #0
 8003456:	61bb      	str	r3, [r7, #24]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8003458:	2300      	movs	r3, #0
 800345a:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.DeadTime = 0;
 800345c:	2300      	movs	r3, #0
 800345e:	f887 3020 	strb.w	r3, [r7, #32]
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8003462:	2300      	movs	r3, #0
 8003464:	847b      	strh	r3, [r7, #34]	; 0x22
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8003466:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800346a:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 800346c:	2300      	movs	r3, #0
 800346e:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8003470:	f107 0314 	add.w	r3, r7, #20
 8003474:	4619      	mov	r1, r3
 8003476:	4812      	ldr	r0, [pc, #72]	; (80034c0 <MX_TIM1_Init+0x160>)
 8003478:	f001 fc04 	bl	8004c84 <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM1);
 800347c:	4810      	ldr	r0, [pc, #64]	; (80034c0 <MX_TIM1_Init+0x160>)
 800347e:	f7fe fe38 	bl	80020f2 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_SetCounter(TIM1,0);
 8003482:	2100      	movs	r1, #0
 8003484:	480e      	ldr	r0, [pc, #56]	; (80034c0 <MX_TIM1_Init+0x160>)
 8003486:	f7fe fbc3 	bl	8001c10 <LL_TIM_SetCounter>
  LL_TIM_EnableAllOutputs(TIM1);
 800348a:	480d      	ldr	r0, [pc, #52]	; (80034c0 <MX_TIM1_Init+0x160>)
 800348c:	f7fe fdfb 	bl	8002086 <LL_TIM_EnableAllOutputs>
  LL_TIM_EnableCounter(TIM1);
 8003490:	480b      	ldr	r0, [pc, #44]	; (80034c0 <MX_TIM1_Init+0x160>)
 8003492:	f7fe fb9f 	bl	8001bd4 <LL_TIM_EnableCounter>

  /* USER CODE END TIM1_Init 2 */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8003496:	2004      	movs	r0, #4
 8003498:	f7fe fb64 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PA8   ------> TIM1_CH1
  PA10   ------> TIM1_CH3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_10;
 800349c:	4b09      	ldr	r3, [pc, #36]	; (80034c4 <MX_TIM1_Init+0x164>)
 800349e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80034a0:	2309      	movs	r3, #9
 80034a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80034a4:	2303      	movs	r3, #3
 80034a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ac:	463b      	mov	r3, r7
 80034ae:	4619      	mov	r1, r3
 80034b0:	4805      	ldr	r0, [pc, #20]	; (80034c8 <MX_TIM1_Init+0x168>)
 80034b2:	f001 f85d 	bl	8004570 <LL_GPIO_Init>

}
 80034b6:	bf00      	nop
 80034b8:	3760      	adds	r7, #96	; 0x60
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	40012c00 	.word	0x40012c00
 80034c4:	04050005 	.word	0x04050005
 80034c8:	40010800 	.word	0x40010800

080034cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b08a      	sub	sp, #40	; 0x28
 80034d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80034d2:	f107 0314 	add.w	r3, r7, #20
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	605a      	str	r2, [r3, #4]
 80034dc:	609a      	str	r2, [r3, #8]
 80034de:	60da      	str	r2, [r3, #12]
 80034e0:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e2:	463b      	mov	r3, r7
 80034e4:	2200      	movs	r2, #0
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	605a      	str	r2, [r3, #4]
 80034ea:	609a      	str	r2, [r3, #8]
 80034ec:	60da      	str	r2, [r3, #12]
 80034ee:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80034f0:	2001      	movs	r0, #1
 80034f2:	f7fe fb1f 	bl	8001b34 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 80034f6:	2004      	movs	r0, #4
 80034f8:	f7fe fb34 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 80034fc:	2008      	movs	r0, #8
 80034fe:	f7fe fb31 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  /**TIM2 GPIO Configuration
  PA15   ------> TIM2_CH1
  PB3   ------> TIM2_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003502:	4b47      	ldr	r3, [pc, #284]	; (8003620 <MX_TIM2_Init+0x154>)
 8003504:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8003506:	2304      	movs	r3, #4
 8003508:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800350a:	463b      	mov	r3, r7
 800350c:	4619      	mov	r1, r3
 800350e:	4845      	ldr	r0, [pc, #276]	; (8003624 <MX_TIM2_Init+0x158>)
 8003510:	f001 f82e 	bl	8004570 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8003514:	f640 0308 	movw	r3, #2056	; 0x808
 8003518:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 800351a:	2304      	movs	r3, #4
 800351c:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800351e:	463b      	mov	r3, r7
 8003520:	4619      	mov	r1, r3
 8003522:	4841      	ldr	r0, [pc, #260]	; (8003628 <MX_TIM2_Init+0x15c>)
 8003524:	f001 f824 	bl	8004570 <LL_GPIO_Init>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 8003528:	f7fd ff22 	bl	8001370 <__NVIC_GetPriorityGrouping>
 800352c:	4603      	mov	r3, r0
 800352e:	2200      	movs	r2, #0
 8003530:	2102      	movs	r1, #2
 8003532:	4618      	mov	r0, r3
 8003534:	f7fd ff70 	bl	8001418 <NVIC_EncodePriority>
 8003538:	4603      	mov	r3, r0
 800353a:	4619      	mov	r1, r3
 800353c:	201c      	movs	r0, #28
 800353e:	f7fd ff41 	bl	80013c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8003542:	201c      	movs	r0, #28
 8003544:	f7fd ff22 	bl	800138c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */
  LL_GPIO_AF_EnableRemap_TIM2();
 8003548:	f7fe fea6 	bl	8002298 <LL_GPIO_AF_EnableRemap_TIM2>
  /* USER CODE END TIM2_Init 1 */
  LL_TIM_SetEncoderMode(TIM2, LL_TIM_ENCODERMODE_X4_TI12);
 800354c:	2103      	movs	r1, #3
 800354e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003552:	f7fe fd65 	bl	8002020 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8003556:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800355a:	2101      	movs	r1, #1
 800355c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003560:	f7fe fc2a 	bl	8001db8 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8003564:	2200      	movs	r2, #0
 8003566:	2101      	movs	r1, #1
 8003568:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800356c:	f7fe fc6e 	bl	8001e4c <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8003570:	2200      	movs	r2, #0
 8003572:	2101      	movs	r1, #1
 8003574:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003578:	f7fe fcb2 	bl	8001ee0 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 800357c:	2200      	movs	r2, #0
 800357e:	2101      	movs	r1, #1
 8003580:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003584:	f7fe fcf6 	bl	8001f74 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8003588:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800358c:	2110      	movs	r1, #16
 800358e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003592:	f7fe fc11 	bl	8001db8 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8003596:	2200      	movs	r2, #0
 8003598:	2110      	movs	r1, #16
 800359a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800359e:	f7fe fc55 	bl	8001e4c <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 80035a2:	2200      	movs	r2, #0
 80035a4:	2110      	movs	r1, #16
 80035a6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035aa:	f7fe fc99 	bl	8001ee0 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 80035ae:	2200      	movs	r2, #0
 80035b0:	2110      	movs	r1, #16
 80035b2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035b6:	f7fe fcdd 	bl	8001f74 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 80035ba:	2300      	movs	r3, #0
 80035bc:	82bb      	strh	r3, [r7, #20]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80035be:	2300      	movs	r3, #0
 80035c0:	61bb      	str	r3, [r7, #24]
  TIM_InitStruct.Autoreload = 65535;
 80035c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035c6:	61fb      	str	r3, [r7, #28]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80035c8:	2300      	movs	r3, #0
 80035ca:	623b      	str	r3, [r7, #32]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80035cc:	f107 0314 	add.w	r3, r7, #20
 80035d0:	4619      	mov	r1, r3
 80035d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035d6:	f001 fabf 	bl	8004b58 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 80035da:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035de:	f7fe fb08 	bl	8001bf2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80035e2:	2100      	movs	r1, #0
 80035e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035e8:	f7fe fd2c 	bl	8002044 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80035ec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035f0:	f7fe fd3a 	bl	8002068 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */
//  LL_TIM_CC_EnableChannel(TIM2,LL_TIM_CHANNEL_CH1);
//  LL_TIM_CC_EnableChannel(TIM2,LL_TIM_CHANNEL_CH2);
  LL_TIM_SetCounter(TIM2,0);
 80035f4:	2100      	movs	r1, #0
 80035f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035fa:	f7fe fb09 	bl	8001c10 <LL_TIM_SetCounter>
  LL_TIM_ClearFlag_UPDATE(TIM2);
 80035fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003602:	f7fe fd4f 	bl	80020a4 <LL_TIM_ClearFlag_UPDATE>
  LL_TIM_EnableIT_UPDATE(TIM2);
 8003606:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800360a:	f7fe fd72 	bl	80020f2 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM2);
 800360e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003612:	f7fe fadf 	bl	8001bd4 <LL_TIM_EnableCounter>
  /* USER CODE END TIM2_Init 2 */

}
 8003616:	bf00      	nop
 8003618:	3728      	adds	r7, #40	; 0x28
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	04800080 	.word	0x04800080
 8003624:	40010800 	.word	0x40010800
 8003628:	40010c00 	.word	0x40010c00

0800362c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b08a      	sub	sp, #40	; 0x28
 8003630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003632:	f107 0314 	add.w	r3, r7, #20
 8003636:	2200      	movs	r2, #0
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	605a      	str	r2, [r3, #4]
 800363c:	609a      	str	r2, [r3, #8]
 800363e:	60da      	str	r2, [r3, #12]
 8003640:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003642:	463b      	mov	r3, r7
 8003644:	2200      	movs	r2, #0
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	605a      	str	r2, [r3, #4]
 800364a:	609a      	str	r2, [r3, #8]
 800364c:	60da      	str	r2, [r3, #12]
 800364e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8003650:	2002      	movs	r0, #2
 8003652:	f7fe fa6f 	bl	8001b34 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8003656:	2008      	movs	r0, #8
 8003658:	f7fe fa84 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PB4   ------> TIM3_CH1
  PB5   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 800365c:	f243 0330 	movw	r3, #12336	; 0x3030
 8003660:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8003662:	2304      	movs	r3, #4
 8003664:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003666:	463b      	mov	r3, r7
 8003668:	4619      	mov	r1, r3
 800366a:	4836      	ldr	r0, [pc, #216]	; (8003744 <MX_TIM3_Init+0x118>)
 800366c:	f000 ff80 	bl	8004570 <LL_GPIO_Init>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 8003670:	f7fd fe7e 	bl	8001370 <__NVIC_GetPriorityGrouping>
 8003674:	4603      	mov	r3, r0
 8003676:	2200      	movs	r2, #0
 8003678:	2102      	movs	r1, #2
 800367a:	4618      	mov	r0, r3
 800367c:	f7fd fecc 	bl	8001418 <NVIC_EncodePriority>
 8003680:	4603      	mov	r3, r0
 8003682:	4619      	mov	r1, r3
 8003684:	201d      	movs	r0, #29
 8003686:	f7fd fe9d 	bl	80013c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 800368a:	201d      	movs	r0, #29
 800368c:	f7fd fe7e 	bl	800138c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */
  LL_GPIO_AF_RemapPartial_TIM3();
 8003690:	f7fe fe12 	bl	80022b8 <LL_GPIO_AF_RemapPartial_TIM3>
  /* USER CODE END TIM3_Init 1 */
  LL_TIM_SetEncoderMode(TIM3, LL_TIM_ENCODERMODE_X4_TI12);
 8003694:	2103      	movs	r1, #3
 8003696:	482c      	ldr	r0, [pc, #176]	; (8003748 <MX_TIM3_Init+0x11c>)
 8003698:	f7fe fcc2 	bl	8002020 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 800369c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80036a0:	2101      	movs	r1, #1
 80036a2:	4829      	ldr	r0, [pc, #164]	; (8003748 <MX_TIM3_Init+0x11c>)
 80036a4:	f7fe fb88 	bl	8001db8 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 80036a8:	2200      	movs	r2, #0
 80036aa:	2101      	movs	r1, #1
 80036ac:	4826      	ldr	r0, [pc, #152]	; (8003748 <MX_TIM3_Init+0x11c>)
 80036ae:	f7fe fbcd 	bl	8001e4c <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 80036b2:	2200      	movs	r2, #0
 80036b4:	2101      	movs	r1, #1
 80036b6:	4824      	ldr	r0, [pc, #144]	; (8003748 <MX_TIM3_Init+0x11c>)
 80036b8:	f7fe fc12 	bl	8001ee0 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 80036bc:	2200      	movs	r2, #0
 80036be:	2101      	movs	r1, #1
 80036c0:	4821      	ldr	r0, [pc, #132]	; (8003748 <MX_TIM3_Init+0x11c>)
 80036c2:	f7fe fc57 	bl	8001f74 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 80036c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80036ca:	2110      	movs	r1, #16
 80036cc:	481e      	ldr	r0, [pc, #120]	; (8003748 <MX_TIM3_Init+0x11c>)
 80036ce:	f7fe fb73 	bl	8001db8 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 80036d2:	2200      	movs	r2, #0
 80036d4:	2110      	movs	r1, #16
 80036d6:	481c      	ldr	r0, [pc, #112]	; (8003748 <MX_TIM3_Init+0x11c>)
 80036d8:	f7fe fbb8 	bl	8001e4c <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 80036dc:	2200      	movs	r2, #0
 80036de:	2110      	movs	r1, #16
 80036e0:	4819      	ldr	r0, [pc, #100]	; (8003748 <MX_TIM3_Init+0x11c>)
 80036e2:	f7fe fbfd 	bl	8001ee0 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 80036e6:	2200      	movs	r2, #0
 80036e8:	2110      	movs	r1, #16
 80036ea:	4817      	ldr	r0, [pc, #92]	; (8003748 <MX_TIM3_Init+0x11c>)
 80036ec:	f7fe fc42 	bl	8001f74 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 80036f0:	2300      	movs	r3, #0
 80036f2:	82bb      	strh	r3, [r7, #20]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80036f4:	2300      	movs	r3, #0
 80036f6:	61bb      	str	r3, [r7, #24]
  TIM_InitStruct.Autoreload = 65535;
 80036f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036fc:	61fb      	str	r3, [r7, #28]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80036fe:	2300      	movs	r3, #0
 8003700:	623b      	str	r3, [r7, #32]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8003702:	f107 0314 	add.w	r3, r7, #20
 8003706:	4619      	mov	r1, r3
 8003708:	480f      	ldr	r0, [pc, #60]	; (8003748 <MX_TIM3_Init+0x11c>)
 800370a:	f001 fa25 	bl	8004b58 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 800370e:	480e      	ldr	r0, [pc, #56]	; (8003748 <MX_TIM3_Init+0x11c>)
 8003710:	f7fe fa6f 	bl	8001bf2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8003714:	2100      	movs	r1, #0
 8003716:	480c      	ldr	r0, [pc, #48]	; (8003748 <MX_TIM3_Init+0x11c>)
 8003718:	f7fe fc94 	bl	8002044 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800371c:	480a      	ldr	r0, [pc, #40]	; (8003748 <MX_TIM3_Init+0x11c>)
 800371e:	f7fe fca3 	bl	8002068 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */
  LL_TIM_SetCounter(TIM3,0);
 8003722:	2100      	movs	r1, #0
 8003724:	4808      	ldr	r0, [pc, #32]	; (8003748 <MX_TIM3_Init+0x11c>)
 8003726:	f7fe fa73 	bl	8001c10 <LL_TIM_SetCounter>
   LL_TIM_EnableCounter(TIM3);
 800372a:	4807      	ldr	r0, [pc, #28]	; (8003748 <MX_TIM3_Init+0x11c>)
 800372c:	f7fe fa52 	bl	8001bd4 <LL_TIM_EnableCounter>
   LL_TIM_ClearFlag_UPDATE(TIM3);
 8003730:	4805      	ldr	r0, [pc, #20]	; (8003748 <MX_TIM3_Init+0x11c>)
 8003732:	f7fe fcb7 	bl	80020a4 <LL_TIM_ClearFlag_UPDATE>
   LL_TIM_EnableIT_UPDATE(TIM3);
 8003736:	4804      	ldr	r0, [pc, #16]	; (8003748 <MX_TIM3_Init+0x11c>)
 8003738:	f7fe fcdb 	bl	80020f2 <LL_TIM_EnableIT_UPDATE>
  /* USER CODE END TIM3_Init 2 */

}
 800373c:	bf00      	nop
 800373e:	3728      	adds	r7, #40	; 0x28
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	40010c00 	.word	0x40010c00
 8003748:	40000400 	.word	0x40000400

0800374c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08e      	sub	sp, #56	; 0x38
 8003750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003752:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	605a      	str	r2, [r3, #4]
 800375c:	609a      	str	r2, [r3, #8]
 800375e:	60da      	str	r2, [r3, #12]
 8003760:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003762:	1d3b      	adds	r3, r7, #4
 8003764:	2220      	movs	r2, #32
 8003766:	2100      	movs	r1, #0
 8003768:	4618      	mov	r0, r3
 800376a:	f001 fdcf 	bl	800530c <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 800376e:	2004      	movs	r0, #4
 8003770:	f7fe f9e0 	bl	8001b34 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003774:	f7fd fdfc 	bl	8001370 <__NVIC_GetPriorityGrouping>
 8003778:	4603      	mov	r3, r0
 800377a:	2200      	movs	r2, #0
 800377c:	2100      	movs	r1, #0
 800377e:	4618      	mov	r0, r3
 8003780:	f7fd fe4a 	bl	8001418 <NVIC_EncodePriority>
 8003784:	4603      	mov	r3, r0
 8003786:	4619      	mov	r1, r3
 8003788:	201e      	movs	r0, #30
 800378a:	f7fd fe1b 	bl	80013c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 800378e:	201e      	movs	r0, #30
 8003790:	f7fd fdfc 	bl	800138c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 24;
 8003794:	2318      	movs	r3, #24
 8003796:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003798:	2300      	movs	r3, #0
 800379a:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 60000;
 800379c:	f64e 2360 	movw	r3, #60000	; 0xea60
 80037a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80037a2:	2300      	movs	r3, #0
 80037a4:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80037a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037aa:	4619      	mov	r1, r3
 80037ac:	482d      	ldr	r0, [pc, #180]	; (8003864 <MX_TIM4_Init+0x118>)
 80037ae:	f001 f9d3 	bl	8004b58 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 80037b2:	482c      	ldr	r0, [pc, #176]	; (8003864 <MX_TIM4_Init+0x118>)
 80037b4:	f7fe fa1d 	bl	8001bf2 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 80037b8:	2100      	movs	r1, #0
 80037ba:	482a      	ldr	r0, [pc, #168]	; (8003864 <MX_TIM4_Init+0x118>)
 80037bc:	f7fe fc1c 	bl	8001ff8 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 80037c0:	2101      	movs	r1, #1
 80037c2:	4828      	ldr	r0, [pc, #160]	; (8003864 <MX_TIM4_Init+0x118>)
 80037c4:	f7fe fa74 	bl	8001cb0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80037c8:	2360      	movs	r3, #96	; 0x60
 80037ca:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80037cc:	2300      	movs	r3, #0
 80037ce:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80037d0:	2300      	movs	r3, #0
 80037d2:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 4500;
 80037d4:	f241 1394 	movw	r3, #4500	; 0x1194
 80037d8:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80037da:	2300      	movs	r3, #0
 80037dc:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80037de:	1d3b      	adds	r3, r7, #4
 80037e0:	461a      	mov	r2, r3
 80037e2:	2101      	movs	r1, #1
 80037e4:	481f      	ldr	r0, [pc, #124]	; (8003864 <MX_TIM4_Init+0x118>)
 80037e6:	f001 fa15 	bl	8004c14 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 80037ea:	2101      	movs	r1, #1
 80037ec:	481d      	ldr	r0, [pc, #116]	; (8003864 <MX_TIM4_Init+0x118>)
 80037ee:	f7fe fa1d 	bl	8001c2c <LL_TIM_OC_DisableFast>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 80037f2:	2300      	movs	r3, #0
 80037f4:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80037f6:	2300      	movs	r3, #0
 80037f8:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80037fa:	2300      	movs	r3, #0
 80037fc:	60fb      	str	r3, [r7, #12]
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80037fe:	1d3b      	adds	r3, r7, #4
 8003800:	461a      	mov	r2, r3
 8003802:	2110      	movs	r1, #16
 8003804:	4817      	ldr	r0, [pc, #92]	; (8003864 <MX_TIM4_Init+0x118>)
 8003806:	f001 fa05 	bl	8004c14 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH2);
 800380a:	2110      	movs	r1, #16
 800380c:	4815      	ldr	r0, [pc, #84]	; (8003864 <MX_TIM4_Init+0x118>)
 800380e:	f7fe fa0d 	bl	8001c2c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8003812:	2100      	movs	r1, #0
 8003814:	4813      	ldr	r0, [pc, #76]	; (8003864 <MX_TIM4_Init+0x118>)
 8003816:	f7fe fc15 	bl	8002044 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 800381a:	4812      	ldr	r0, [pc, #72]	; (8003864 <MX_TIM4_Init+0x118>)
 800381c:	f7fe fc24 	bl	8002068 <LL_TIM_DisableMasterSlaveMode>
  LL_TIM_OC_DisablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 8003820:	2101      	movs	r1, #1
 8003822:	4810      	ldr	r0, [pc, #64]	; (8003864 <MX_TIM4_Init+0x118>)
 8003824:	f7fe fa86 	bl	8001d34 <LL_TIM_OC_DisablePreload>
  /* USER CODE BEGIN TIM4_Init 2 */

  LL_TIM_EnableIT_UPDATE(TIM4);
 8003828:	480e      	ldr	r0, [pc, #56]	; (8003864 <MX_TIM4_Init+0x118>)
 800382a:	f7fe fc62 	bl	80020f2 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_ClearFlag_UPDATE(TIM4);
 800382e:	480d      	ldr	r0, [pc, #52]	; (8003864 <MX_TIM4_Init+0x118>)
 8003830:	f7fe fc38 	bl	80020a4 <LL_TIM_ClearFlag_UPDATE>

  LL_TIM_EnableIT_CC1(TIM4);
 8003834:	480b      	ldr	r0, [pc, #44]	; (8003864 <MX_TIM4_Init+0x118>)
 8003836:	f7fe fc6b 	bl	8002110 <LL_TIM_EnableIT_CC1>
  LL_TIM_ClearFlag_CC1(TIM4);
 800383a:	480a      	ldr	r0, [pc, #40]	; (8003864 <MX_TIM4_Init+0x118>)
 800383c:	f7fe fc3f 	bl	80020be <LL_TIM_ClearFlag_CC1>
//
  LL_TIM_EnableIT_CC2(TIM4);
 8003840:	4808      	ldr	r0, [pc, #32]	; (8003864 <MX_TIM4_Init+0x118>)
 8003842:	f7fe fc74 	bl	800212e <LL_TIM_EnableIT_CC2>
  LL_TIM_ClearFlag_CC2(TIM4);
 8003846:	4807      	ldr	r0, [pc, #28]	; (8003864 <MX_TIM4_Init+0x118>)
 8003848:	f7fe fc46 	bl	80020d8 <LL_TIM_ClearFlag_CC2>


  LL_TIM_SetCounter(TIM4,0);
 800384c:	2100      	movs	r1, #0
 800384e:	4805      	ldr	r0, [pc, #20]	; (8003864 <MX_TIM4_Init+0x118>)
 8003850:	f7fe f9de 	bl	8001c10 <LL_TIM_SetCounter>
  LL_TIM_EnableCounter(TIM4);
 8003854:	4803      	ldr	r0, [pc, #12]	; (8003864 <MX_TIM4_Init+0x118>)
 8003856:	f7fe f9bd 	bl	8001bd4 <LL_TIM_EnableCounter>


  /* USER CODE END TIM4_Init 2 */

}
 800385a:	bf00      	nop
 800385c:	3738      	adds	r7, #56	; 0x38
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	40000800 	.word	0x40000800

08003868 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b08c      	sub	sp, #48	; 0x30
 800386c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800386e:	f107 0314 	add.w	r3, r7, #20
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	605a      	str	r2, [r3, #4]
 8003878:	609a      	str	r2, [r3, #8]
 800387a:	60da      	str	r2, [r3, #12]
 800387c:	611a      	str	r2, [r3, #16]
 800387e:	615a      	str	r2, [r3, #20]
 8003880:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003882:	463b      	mov	r3, r7
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	605a      	str	r2, [r3, #4]
 800388a:	609a      	str	r2, [r3, #8]
 800388c:	60da      	str	r2, [r3, #12]
 800388e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8003890:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003894:	f7fe f966 	bl	8001b64 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8003898:	2008      	movs	r0, #8
 800389a:	f7fe f963 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800389e:	f244 0340 	movw	r3, #16448	; 0x4040
 80038a2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80038a4:	2309      	movs	r3, #9
 80038a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80038a8:	2303      	movs	r3, #3
 80038aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80038ac:	2300      	movs	r3, #0
 80038ae:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038b0:	463b      	mov	r3, r7
 80038b2:	4619      	mov	r1, r3
 80038b4:	481f      	ldr	r0, [pc, #124]	; (8003934 <MX_USART1_UART_Init+0xcc>)
 80038b6:	f000 fe5b 	bl	8004570 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80038ba:	f248 0380 	movw	r3, #32896	; 0x8080
 80038be:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 80038c0:	2304      	movs	r3, #4
 80038c2:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038c4:	463b      	mov	r3, r7
 80038c6:	4619      	mov	r1, r3
 80038c8:	481a      	ldr	r0, [pc, #104]	; (8003934 <MX_USART1_UART_Init+0xcc>)
 80038ca:	f000 fe51 	bl	8004570 <LL_GPIO_Init>

  LL_GPIO_AF_EnableRemap_USART1();
 80038ce:	f7fe fcd3 	bl	8002278 <LL_GPIO_AF_EnableRemap_USART1>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 80038d2:	f7fd fd4d 	bl	8001370 <__NVIC_GetPriorityGrouping>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2200      	movs	r2, #0
 80038da:	2102      	movs	r1, #2
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fd fd9b 	bl	8001418 <NVIC_EncodePriority>
 80038e2:	4603      	mov	r3, r0
 80038e4:	4619      	mov	r1, r3
 80038e6:	2025      	movs	r0, #37	; 0x25
 80038e8:	f7fd fd6c 	bl	80013c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 80038ec:	2025      	movs	r0, #37	; 0x25
 80038ee:	f7fd fd4d 	bl	800138c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80038f2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80038f6:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 80038f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038fc:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80038fe:	2300      	movs	r3, #0
 8003900:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003902:	2300      	movs	r3, #0
 8003904:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003906:	230c      	movs	r3, #12
 8003908:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800390a:	2300      	movs	r3, #0
 800390c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800390e:	2300      	movs	r3, #0
 8003910:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 8003912:	f107 0314 	add.w	r3, r7, #20
 8003916:	4619      	mov	r1, r3
 8003918:	4807      	ldr	r0, [pc, #28]	; (8003938 <MX_USART1_UART_Init+0xd0>)
 800391a:	f001 fc1d 	bl	8005158 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 800391e:	4806      	ldr	r0, [pc, #24]	; (8003938 <MX_USART1_UART_Init+0xd0>)
 8003920:	f7fe fc23 	bl	800216a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8003924:	4804      	ldr	r0, [pc, #16]	; (8003938 <MX_USART1_UART_Init+0xd0>)
 8003926:	f7fe fc11 	bl	800214c <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800392a:	bf00      	nop
 800392c:	3730      	adds	r7, #48	; 0x30
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	40010c00 	.word	0x40010c00
 8003938:	40013800 	.word	0x40013800

0800393c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8003940:	2001      	movs	r0, #1
 8003942:	f7fe f8df 	bl	8001b04 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8003946:	f7fd fd13 	bl	8001370 <__NVIC_GetPriorityGrouping>
 800394a:	4603      	mov	r3, r0
 800394c:	2200      	movs	r2, #0
 800394e:	2101      	movs	r1, #1
 8003950:	4618      	mov	r0, r3
 8003952:	f7fd fd61 	bl	8001418 <NVIC_EncodePriority>
 8003956:	4603      	mov	r3, r0
 8003958:	4619      	mov	r1, r3
 800395a:	200b      	movs	r0, #11
 800395c:	f7fd fd32 	bl	80013c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003960:	200b      	movs	r0, #11
 8003962:	f7fd fd13 	bl	800138c <__NVIC_EnableIRQ>

}
 8003966:	bf00      	nop
 8003968:	bd80      	pop	{r7, pc}
	...

0800396c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b088      	sub	sp, #32
 8003970:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8003972:	f107 0318 	add.w	r3, r7, #24
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800397c:	1d3b      	adds	r3, r7, #4
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
 8003982:	605a      	str	r2, [r3, #4]
 8003984:	609a      	str	r2, [r3, #8]
 8003986:	60da      	str	r2, [r3, #12]
 8003988:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 800398a:	2010      	movs	r0, #16
 800398c:	f7fe f8ea 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 8003990:	2020      	movs	r0, #32
 8003992:	f7fe f8e7 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8003996:	2004      	movs	r0, #4
 8003998:	f7fe f8e4 	bl	8001b64 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 800399c:	2008      	movs	r0, #8
 800399e:	f7fe f8e1 	bl	8001b64 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13);
 80039a2:	494c      	ldr	r1, [pc, #304]	; (8003ad4 <MX_GPIO_Init+0x168>)
 80039a4:	484c      	ldr	r0, [pc, #304]	; (8003ad8 <MX_GPIO_Init+0x16c>)
 80039a6:	f7fe fc47 	bl	8002238 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_15);
 80039aa:	494c      	ldr	r1, [pc, #304]	; (8003adc <MX_GPIO_Init+0x170>)
 80039ac:	484c      	ldr	r0, [pc, #304]	; (8003ae0 <MX_GPIO_Init+0x174>)
 80039ae:	f7fe fc43 	bl	8002238 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_9|LL_GPIO_PIN_11);
 80039b2:	494c      	ldr	r1, [pc, #304]	; (8003ae4 <MX_GPIO_Init+0x178>)
 80039b4:	484c      	ldr	r0, [pc, #304]	; (8003ae8 <MX_GPIO_Init+0x17c>)
 80039b6:	f7fe fc3f 	bl	8002238 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80039ba:	4b46      	ldr	r3, [pc, #280]	; (8003ad4 <MX_GPIO_Init+0x168>)
 80039bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80039be:	2301      	movs	r3, #1
 80039c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80039c2:	2302      	movs	r3, #2
 80039c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039c6:	2300      	movs	r3, #0
 80039c8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039ca:	1d3b      	adds	r3, r7, #4
 80039cc:	4619      	mov	r1, r3
 80039ce:	4842      	ldr	r0, [pc, #264]	; (8003ad8 <MX_GPIO_Init+0x16c>)
 80039d0:	f000 fdce 	bl	8004570 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80039d4:	4b41      	ldr	r3, [pc, #260]	; (8003adc <MX_GPIO_Init+0x170>)
 80039d6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80039d8:	2301      	movs	r3, #1
 80039da:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80039dc:	2303      	movs	r3, #3
 80039de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039e0:	2300      	movs	r3, #0
 80039e2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039e4:	1d3b      	adds	r3, r7, #4
 80039e6:	4619      	mov	r1, r3
 80039e8:	483d      	ldr	r0, [pc, #244]	; (8003ae0 <MX_GPIO_Init+0x174>)
 80039ea:	f000 fdc1 	bl	8004570 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80039ee:	4b3f      	ldr	r3, [pc, #252]	; (8003aec <MX_GPIO_Init+0x180>)
 80039f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80039f2:	2301      	movs	r3, #1
 80039f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80039f6:	2302      	movs	r3, #2
 80039f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039fa:	2300      	movs	r3, #0
 80039fc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039fe:	1d3b      	adds	r3, r7, #4
 8003a00:	4619      	mov	r1, r3
 8003a02:	4839      	ldr	r0, [pc, #228]	; (8003ae8 <MX_GPIO_Init+0x17c>)
 8003a04:	f000 fdb4 	bl	8004570 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8003a08:	4b39      	ldr	r3, [pc, #228]	; (8003af0 <MX_GPIO_Init+0x184>)
 8003a0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8003a10:	2303      	movs	r3, #3
 8003a12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a14:	2300      	movs	r3, #0
 8003a16:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a18:	1d3b      	adds	r3, r7, #4
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	4832      	ldr	r0, [pc, #200]	; (8003ae8 <MX_GPIO_Init+0x17c>)
 8003a1e:	f000 fda7 	bl	8004570 <LL_GPIO_Init>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE12);
 8003a22:	4934      	ldr	r1, [pc, #208]	; (8003af4 <MX_GPIO_Init+0x188>)
 8003a24:	2001      	movs	r0, #1
 8003a26:	f7fe fc6f 	bl	8002308 <LL_GPIO_AF_SetEXTISource>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE13);
 8003a2a:	4933      	ldr	r1, [pc, #204]	; (8003af8 <MX_GPIO_Init+0x18c>)
 8003a2c:	2001      	movs	r0, #1
 8003a2e:	f7fe fc6b 	bl	8002308 <LL_GPIO_AF_SetEXTISource>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE14);
 8003a32:	4932      	ldr	r1, [pc, #200]	; (8003afc <MX_GPIO_Init+0x190>)
 8003a34:	2001      	movs	r0, #1
 8003a36:	f7fe fc67 	bl	8002308 <LL_GPIO_AF_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_12;
 8003a3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a3e:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8003a40:	2301      	movs	r3, #1
 8003a42:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8003a44:	2300      	movs	r3, #0
 8003a46:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8003a4c:	f107 0318 	add.w	r3, r7, #24
 8003a50:	4618      	mov	r0, r3
 8003a52:	f000 fc59 	bl	8004308 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8003a56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a5a:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8003a60:	2300      	movs	r3, #0
 8003a62:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8003a64:	2301      	movs	r3, #1
 8003a66:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8003a68:	f107 0318 	add.w	r3, r7, #24
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f000 fc4b 	bl	8004308 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8003a72:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a76:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8003a80:	2301      	movs	r3, #1
 8003a82:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8003a84:	f107 0318 	add.w	r3, r7, #24
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f000 fc3d 	bl	8004308 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_12, LL_GPIO_MODE_FLOATING);
 8003a8e:	2204      	movs	r2, #4
 8003a90:	491b      	ldr	r1, [pc, #108]	; (8003b00 <MX_GPIO_Init+0x194>)
 8003a92:	4813      	ldr	r0, [pc, #76]	; (8003ae0 <MX_GPIO_Init+0x174>)
 8003a94:	f7fe fb9e 	bl	80021d4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_13, LL_GPIO_MODE_FLOATING);
 8003a98:	2204      	movs	r2, #4
 8003a9a:	490e      	ldr	r1, [pc, #56]	; (8003ad4 <MX_GPIO_Init+0x168>)
 8003a9c:	4810      	ldr	r0, [pc, #64]	; (8003ae0 <MX_GPIO_Init+0x174>)
 8003a9e:	f7fe fb99 	bl	80021d4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_14, LL_GPIO_MODE_FLOATING);
 8003aa2:	2204      	movs	r2, #4
 8003aa4:	4917      	ldr	r1, [pc, #92]	; (8003b04 <MX_GPIO_Init+0x198>)
 8003aa6:	480e      	ldr	r0, [pc, #56]	; (8003ae0 <MX_GPIO_Init+0x174>)
 8003aa8:	f7fe fb94 	bl	80021d4 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 8003aac:	f7fd fc60 	bl	8001370 <__NVIC_GetPriorityGrouping>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	2102      	movs	r1, #2
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f7fd fcae 	bl	8001418 <NVIC_EncodePriority>
 8003abc:	4603      	mov	r3, r0
 8003abe:	4619      	mov	r1, r3
 8003ac0:	2028      	movs	r0, #40	; 0x28
 8003ac2:	f7fd fc7f 	bl	80013c4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003ac6:	2028      	movs	r0, #40	; 0x28
 8003ac8:	f7fd fc60 	bl	800138c <__NVIC_EnableIRQ>

}
 8003acc:	bf00      	nop
 8003ace:	3720      	adds	r7, #32
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	04200020 	.word	0x04200020
 8003ad8:	40011000 	.word	0x40011000
 8003adc:	04800080 	.word	0x04800080
 8003ae0:	40010c00 	.word	0x40010c00
 8003ae4:	040a000a 	.word	0x040a000a
 8003ae8:	40010800 	.word	0x40010800
 8003aec:	04020002 	.word	0x04020002
 8003af0:	04080008 	.word	0x04080008
 8003af4:	000f0003 	.word	0x000f0003
 8003af8:	00f00003 	.word	0x00f00003
 8003afc:	0f000003 	.word	0x0f000003
 8003b00:	04100010 	.word	0x04100010
 8003b04:	04400040 	.word	0x04400040

08003b08 <Sensor_Convert_A2D>:
	 {
		 Sensor_Threshold[i] = (BlackValue[i] + WhiteValue[i])/2;
	 }
}
void Sensor_Convert_A2D()
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
	for(int i = 0; i < 8; ++i)
 8003b0e:	2300      	movs	r3, #0
 8003b10:	607b      	str	r3, [r7, #4]
 8003b12:	e01c      	b.n	8003b4e <Sensor_Convert_A2D+0x46>
	  {
		  if(Sensor_ADC_Value[i] < Sensor_Threshold[i])
 8003b14:	4a12      	ldr	r2, [pc, #72]	; (8003b60 <Sensor_Convert_A2D+0x58>)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b1c:	b29a      	uxth	r2, r3
 8003b1e:	4911      	ldr	r1, [pc, #68]	; (8003b64 <Sensor_Convert_A2D+0x5c>)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d20e      	bcs.n	8003b48 <Sensor_Convert_A2D+0x40>
		  {
			  sbi(LineDetect, (7-i));
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f1c3 0307 	rsb	r3, r3, #7
 8003b30:	2201      	movs	r2, #1
 8003b32:	fa02 f303 	lsl.w	r3, r2, r3
 8003b36:	b25a      	sxtb	r2, r3
 8003b38:	4b0b      	ldr	r3, [pc, #44]	; (8003b68 <Sensor_Convert_A2D+0x60>)
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	b25b      	sxtb	r3, r3
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	b25b      	sxtb	r3, r3
 8003b42:	b2da      	uxtb	r2, r3
 8003b44:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <Sensor_Convert_A2D+0x60>)
 8003b46:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 8; ++i)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	607b      	str	r3, [r7, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2b07      	cmp	r3, #7
 8003b52:	dddf      	ble.n	8003b14 <Sensor_Convert_A2D+0xc>
//			  printf("0 ");
		  }
	  };
//	printf("\n");
//	LL_mDelay(500);
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	20000220 	.word	0x20000220
 8003b64:	20000000 	.word	0x20000000
 8003b68:	20000206 	.word	0x20000206

08003b6c <Sensor_Print_LineDetect>:
  printf("\n");

}

void Sensor_Print_LineDetect()
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
//	if(PrevLine != LineDetect)
//	{
		char buffer[8];
		itoa (LineDetect,buffer,2);
 8003b72:	4b0a      	ldr	r3, [pc, #40]	; (8003b9c <Sensor_Print_LineDetect+0x30>)
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	4618      	mov	r0, r3
 8003b78:	463b      	mov	r3, r7
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	f001 fbc3 	bl	8005308 <itoa>
		printf ("binary: %s\n",buffer);
 8003b82:	463b      	mov	r3, r7
 8003b84:	4619      	mov	r1, r3
 8003b86:	4806      	ldr	r0, [pc, #24]	; (8003ba0 <Sensor_Print_LineDetect+0x34>)
 8003b88:	f002 f818 	bl	8005bbc <iprintf>
		PrevLine = LineDetect;
 8003b8c:	4b03      	ldr	r3, [pc, #12]	; (8003b9c <Sensor_Print_LineDetect+0x30>)
 8003b8e:	781a      	ldrb	r2, [r3, #0]
 8003b90:	4b04      	ldr	r3, [pc, #16]	; (8003ba4 <Sensor_Print_LineDetect+0x38>)
 8003b92:	701a      	strb	r2, [r3, #0]
//	}

}
 8003b94:	bf00      	nop
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	20000206 	.word	0x20000206
 8003ba0:	08007be8 	.word	0x08007be8
 8003ba4:	20000205 	.word	0x20000205

08003ba8 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8003bb0:	4b07      	ldr	r3, [pc, #28]	; (8003bd0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8003bb2:	695a      	ldr	r2, [r3, #20]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	bf0c      	ite	eq
 8003bbe:	2301      	moveq	r3, #1
 8003bc0:	2300      	movne	r3, #0
 8003bc2:	b2db      	uxtb	r3, r3
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	40010400 	.word	0x40010400

08003bd4 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8003bdc:	4a03      	ldr	r2, [pc, #12]	; (8003bec <LL_EXTI_ClearFlag_0_31+0x18>)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6153      	str	r3, [r2, #20]
}
 8003be2:	bf00      	nop
 8003be4:	370c      	adds	r7, #12
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bc80      	pop	{r7}
 8003bea:	4770      	bx	lr
 8003bec:	40010400 	.word	0x40010400

08003bf0 <LL_TIM_ClearFlag_UPDATE>:
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f06f 0201 	mvn.w	r2, #1
 8003bfe:	611a      	str	r2, [r3, #16]
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bc80      	pop	{r7}
 8003c08:	4770      	bx	lr

08003c0a <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003c0a:	b480      	push	{r7}
 8003c0c:	b083      	sub	sp, #12
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d101      	bne.n	8003c22 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e000      	b.n	8003c24 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bc80      	pop	{r7}
 8003c2c:	4770      	bx	lr

08003c2e <LL_TIM_ClearFlag_CC1>:
{
 8003c2e:	b480      	push	{r7}
 8003c30:	b083      	sub	sp, #12
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f06f 0202 	mvn.w	r2, #2
 8003c3c:	611a      	str	r2, [r3, #16]
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bc80      	pop	{r7}
 8003c46:	4770      	bx	lr

08003c48 <LL_TIM_IsActiveFlag_CC1>:
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d101      	bne.n	8003c60 <LL_TIM_IsActiveFlag_CC1+0x18>
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e000      	b.n	8003c62 <LL_TIM_IsActiveFlag_CC1+0x1a>
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	370c      	adds	r7, #12
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bc80      	pop	{r7}
 8003c6a:	4770      	bx	lr

08003c6c <LL_TIM_ClearFlag_CC2>:
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f06f 0204 	mvn.w	r2, #4
 8003c7a:	611a      	str	r2, [r3, #16]
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bc80      	pop	{r7}
 8003c84:	4770      	bx	lr

08003c86 <LL_TIM_IsActiveFlag_CC2>:
{
 8003c86:	b480      	push	{r7}
 8003c88:	b083      	sub	sp, #12
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	f003 0304 	and.w	r3, r3, #4
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d101      	bne.n	8003c9e <LL_TIM_IsActiveFlag_CC2+0x18>
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e000      	b.n	8003ca0 <LL_TIM_IsActiveFlag_CC2+0x1a>
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bc80      	pop	{r7}
 8003ca8:	4770      	bx	lr

08003caa <LL_GPIO_SetOutputPin>:
{
 8003caa:	b480      	push	{r7}
 8003cac:	b083      	sub	sp, #12
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
 8003cb2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	0a1b      	lsrs	r3, r3, #8
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	611a      	str	r2, [r3, #16]
}
 8003cbe:	bf00      	nop
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bc80      	pop	{r7}
 8003cc6:	4770      	bx	lr

08003cc8 <LL_GPIO_ResetOutputPin>:
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	0a1b      	lsrs	r3, r3, #8
 8003cd6:	b29a      	uxth	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	615a      	str	r2, [r3, #20]
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bc80      	pop	{r7}
 8003ce4:	4770      	bx	lr

08003ce6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003cea:	bf00      	nop
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bc80      	pop	{r7}
 8003cf0:	4770      	bx	lr

08003cf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cf6:	e7fe      	b.n	8003cf6 <HardFault_Handler+0x4>

08003cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cfc:	e7fe      	b.n	8003cfc <MemManage_Handler+0x4>

08003cfe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d02:	e7fe      	b.n	8003d02 <BusFault_Handler+0x4>

08003d04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d08:	e7fe      	b.n	8003d08 <UsageFault_Handler+0x4>

08003d0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d0e:	bf00      	nop
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bc80      	pop	{r7}
 8003d14:	4770      	bx	lr

08003d16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d16:	b480      	push	{r7}
 8003d18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d1a:	bf00      	nop
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bc80      	pop	{r7}
 8003d20:	4770      	bx	lr

08003d22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d22:	b480      	push	{r7}
 8003d24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d26:	bf00      	nop
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bc80      	pop	{r7}
 8003d2c:	4770      	bx	lr
	...

08003d30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	RunTimeMillis++;
 8003d34:	4b04      	ldr	r3, [pc, #16]	; (8003d48 <SysTick_Handler+0x18>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	4a03      	ldr	r2, [pc, #12]	; (8003d48 <SysTick_Handler+0x18>)
 8003d3c:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d3e:	bf00      	nop
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bc80      	pop	{r7}
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	2000020c 	.word	0x2000020c

08003d4c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003d50:	bf00      	nop
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bc80      	pop	{r7}
 8003d56:	4770      	bx	lr

08003d58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM2);
 8003d5c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003d60:	f7ff ff46 	bl	8003bf0 <LL_TIM_ClearFlag_UPDATE>

  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003d64:	bf00      	nop
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8003d6c:	4802      	ldr	r0, [pc, #8]	; (8003d78 <TIM3_IRQHandler+0x10>)
 8003d6e:	f7ff ff3f 	bl	8003bf0 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003d72:	bf00      	nop
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	40000400 	.word	0x40000400

08003d7c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	if(LL_TIM_IsActiveFlag_CC1(TIM4))
 8003d82:	4819      	ldr	r0, [pc, #100]	; (8003de8 <TIM4_IRQHandler+0x6c>)
 8003d84:	f7ff ff60 	bl	8003c48 <LL_TIM_IsActiveFlag_CC1>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d006      	beq.n	8003d9c <TIM4_IRQHandler+0x20>
	{
		LL_TIM_ClearFlag_CC1(TIM4);
 8003d8e:	4816      	ldr	r0, [pc, #88]	; (8003de8 <TIM4_IRQHandler+0x6c>)
 8003d90:	f7ff ff4d 	bl	8003c2e <LL_TIM_ClearFlag_CC1>
		LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8003d94:	4915      	ldr	r1, [pc, #84]	; (8003dec <TIM4_IRQHandler+0x70>)
 8003d96:	4816      	ldr	r0, [pc, #88]	; (8003df0 <TIM4_IRQHandler+0x74>)
 8003d98:	f7ff ff96 	bl	8003cc8 <LL_GPIO_ResetOutputPin>
	}
	if(LL_TIM_IsActiveFlag_UPDATE(TIM4))
 8003d9c:	4812      	ldr	r0, [pc, #72]	; (8003de8 <TIM4_IRQHandler+0x6c>)
 8003d9e:	f7ff ff34 	bl	8003c0a <LL_TIM_IsActiveFlag_UPDATE>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d006      	beq.n	8003db6 <TIM4_IRQHandler+0x3a>
	{
		LL_TIM_ClearFlag_UPDATE(TIM4);
 8003da8:	480f      	ldr	r0, [pc, #60]	; (8003de8 <TIM4_IRQHandler+0x6c>)
 8003daa:	f7ff ff21 	bl	8003bf0 <LL_TIM_ClearFlag_UPDATE>
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8003dae:	490f      	ldr	r1, [pc, #60]	; (8003dec <TIM4_IRQHandler+0x70>)
 8003db0:	480f      	ldr	r0, [pc, #60]	; (8003df0 <TIM4_IRQHandler+0x74>)
 8003db2:	f7ff ff7a 	bl	8003caa <LL_GPIO_SetOutputPin>
	}
	if(LL_TIM_IsActiveFlag_CC2(TIM4))
 8003db6:	480c      	ldr	r0, [pc, #48]	; (8003de8 <TIM4_IRQHandler+0x6c>)
 8003db8:	f7ff ff65 	bl	8003c86 <LL_TIM_IsActiveFlag_CC2>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00e      	beq.n	8003de0 <TIM4_IRQHandler+0x64>
	{
//		LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_13);
		uint16_t newCPR = TIM4->CNT + AddCPRTime - 1;
 8003dc2:	4b09      	ldr	r3, [pc, #36]	; (8003de8 <TIM4_IRQHandler+0x6c>)
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	4b0a      	ldr	r3, [pc, #40]	; (8003df4 <TIM4_IRQHandler+0x78>)
 8003dca:	881b      	ldrh	r3, [r3, #0]
 8003dcc:	4413      	add	r3, r2
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	80fb      	strh	r3, [r7, #6]
		TIM4->CCR2 = newCPR;
 8003dd4:	4a04      	ldr	r2, [pc, #16]	; (8003de8 <TIM4_IRQHandler+0x6c>)
 8003dd6:	88fb      	ldrh	r3, [r7, #6]
 8003dd8:	6393      	str	r3, [r2, #56]	; 0x38
		LL_TIM_ClearFlag_CC2(TIM4);
 8003dda:	4803      	ldr	r0, [pc, #12]	; (8003de8 <TIM4_IRQHandler+0x6c>)
 8003ddc:	f7ff ff46 	bl	8003c6c <LL_TIM_ClearFlag_CC2>
	}
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003de0:	bf00      	nop
 8003de2:	3708      	adds	r7, #8
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	40000800 	.word	0x40000800
 8003dec:	04080008 	.word	0x04080008
 8003df0:	40010800 	.word	0x40010800
 8003df4:	20000210 	.word	0x20000210

08003df8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003dfc:	bf00      	nop
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bc80      	pop	{r7}
 8003e02:	4770      	bx	lr

08003e04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_12) != RESET)
 8003e08:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003e0c:	f7ff fecc 	bl	8003ba8 <LL_EXTI_IsActiveFlag_0_31>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d006      	beq.n	8003e24 <EXTI15_10_IRQHandler+0x20>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_12);
 8003e16:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003e1a:	f7ff fedb 	bl	8003bd4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_12 */
//    printf("Hello");
    GetThreshold_Flag = 1;
 8003e1e:	4b10      	ldr	r3, [pc, #64]	; (8003e60 <EXTI15_10_IRQHandler+0x5c>)
 8003e20:	2201      	movs	r2, #1
 8003e22:	701a      	strb	r2, [r3, #0]
    /* USER CODE END LL_EXTI_LINE_12 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8003e24:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003e28:	f7ff febe 	bl	8003ba8 <LL_EXTI_IsActiveFlag_0_31>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d006      	beq.n	8003e40 <EXTI15_10_IRQHandler+0x3c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8003e32:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003e36:	f7ff fecd 	bl	8003bd4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */
    BTN2_Flag = 1;
 8003e3a:	4b0a      	ldr	r3, [pc, #40]	; (8003e64 <EXTI15_10_IRQHandler+0x60>)
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	701a      	strb	r2, [r3, #0]
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8003e40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003e44:	f7ff feb0 	bl	8003ba8 <LL_EXTI_IsActiveFlag_0_31>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d006      	beq.n	8003e5c <EXTI15_10_IRQHandler+0x58>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8003e4e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003e52:	f7ff febf 	bl	8003bd4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    BTN3_Flag = 1;
 8003e56:	4b04      	ldr	r3, [pc, #16]	; (8003e68 <EXTI15_10_IRQHandler+0x64>)
 8003e58:	2201      	movs	r2, #1
 8003e5a:	701a      	strb	r2, [r3, #0]
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003e5c:	bf00      	nop
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	20000204 	.word	0x20000204
 8003e64:	20000212 	.word	0x20000212
 8003e68:	20000213 	.word	0x20000213

08003e6c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b086      	sub	sp, #24
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]
 8003e7c:	e00a      	b.n	8003e94 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003e7e:	f3af 8000 	nop.w
 8003e82:	4601      	mov	r1, r0
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	1c5a      	adds	r2, r3, #1
 8003e88:	60ba      	str	r2, [r7, #8]
 8003e8a:	b2ca      	uxtb	r2, r1
 8003e8c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	3301      	adds	r3, #1
 8003e92:	617b      	str	r3, [r7, #20]
 8003e94:	697a      	ldr	r2, [r7, #20]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	dbf0      	blt.n	8003e7e <_read+0x12>
	}

return len;
 8003e9c:	687b      	ldr	r3, [r7, #4]
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3718      	adds	r7, #24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b086      	sub	sp, #24
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	60f8      	str	r0, [r7, #12]
 8003eae:	60b9      	str	r1, [r7, #8]
 8003eb0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	617b      	str	r3, [r7, #20]
 8003eb6:	e009      	b.n	8003ecc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	1c5a      	adds	r2, r3, #1
 8003ebc:	60ba      	str	r2, [r7, #8]
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7fe fa4f 	bl	8002364 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	3301      	adds	r3, #1
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	dbf1      	blt.n	8003eb8 <_write+0x12>
	}
	return len;
 8003ed4:	687b      	ldr	r3, [r7, #4]
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3718      	adds	r7, #24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <_close>:

int _close(int file)
{
 8003ede:	b480      	push	{r7}
 8003ee0:	b083      	sub	sp, #12
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
	return -1;
 8003ee6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bc80      	pop	{r7}
 8003ef2:	4770      	bx	lr

08003ef4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003f04:	605a      	str	r2, [r3, #4]
	return 0;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bc80      	pop	{r7}
 8003f10:	4770      	bx	lr

08003f12 <_isatty>:

int _isatty(int file)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
	return 1;
 8003f1a:	2301      	movs	r3, #1
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bc80      	pop	{r7}
 8003f24:	4770      	bx	lr

08003f26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b085      	sub	sp, #20
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	60f8      	str	r0, [r7, #12]
 8003f2e:	60b9      	str	r1, [r7, #8]
 8003f30:	607a      	str	r2, [r7, #4]
	return 0;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr
	...

08003f40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b086      	sub	sp, #24
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f48:	4a14      	ldr	r2, [pc, #80]	; (8003f9c <_sbrk+0x5c>)
 8003f4a:	4b15      	ldr	r3, [pc, #84]	; (8003fa0 <_sbrk+0x60>)
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f54:	4b13      	ldr	r3, [pc, #76]	; (8003fa4 <_sbrk+0x64>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d102      	bne.n	8003f62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f5c:	4b11      	ldr	r3, [pc, #68]	; (8003fa4 <_sbrk+0x64>)
 8003f5e:	4a12      	ldr	r2, [pc, #72]	; (8003fa8 <_sbrk+0x68>)
 8003f60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f62:	4b10      	ldr	r3, [pc, #64]	; (8003fa4 <_sbrk+0x64>)
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4413      	add	r3, r2
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d207      	bcs.n	8003f80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f70:	f001 f988 	bl	8005284 <__errno>
 8003f74:	4602      	mov	r2, r0
 8003f76:	230c      	movs	r3, #12
 8003f78:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7e:	e009      	b.n	8003f94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f80:	4b08      	ldr	r3, [pc, #32]	; (8003fa4 <_sbrk+0x64>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f86:	4b07      	ldr	r3, [pc, #28]	; (8003fa4 <_sbrk+0x64>)
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	4a05      	ldr	r2, [pc, #20]	; (8003fa4 <_sbrk+0x64>)
 8003f90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f92:	68fb      	ldr	r3, [r7, #12]
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3718      	adds	r7, #24
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	20005000 	.word	0x20005000
 8003fa0:	00000400 	.word	0x00000400
 8003fa4:	20000214 	.word	0x20000214
 8003fa8:	20000238 	.word	0x20000238

08003fac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003fb0:	4b15      	ldr	r3, [pc, #84]	; (8004008 <SystemInit+0x5c>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a14      	ldr	r2, [pc, #80]	; (8004008 <SystemInit+0x5c>)
 8003fb6:	f043 0301 	orr.w	r3, r3, #1
 8003fba:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003fbc:	4b12      	ldr	r3, [pc, #72]	; (8004008 <SystemInit+0x5c>)
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	4911      	ldr	r1, [pc, #68]	; (8004008 <SystemInit+0x5c>)
 8003fc2:	4b12      	ldr	r3, [pc, #72]	; (800400c <SystemInit+0x60>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003fc8:	4b0f      	ldr	r3, [pc, #60]	; (8004008 <SystemInit+0x5c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a0e      	ldr	r2, [pc, #56]	; (8004008 <SystemInit+0x5c>)
 8003fce:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003fd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fd6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003fd8:	4b0b      	ldr	r3, [pc, #44]	; (8004008 <SystemInit+0x5c>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a0a      	ldr	r2, [pc, #40]	; (8004008 <SystemInit+0x5c>)
 8003fde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fe2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003fe4:	4b08      	ldr	r3, [pc, #32]	; (8004008 <SystemInit+0x5c>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	4a07      	ldr	r2, [pc, #28]	; (8004008 <SystemInit+0x5c>)
 8003fea:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003fee:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003ff0:	4b05      	ldr	r3, [pc, #20]	; (8004008 <SystemInit+0x5c>)
 8003ff2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003ff6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003ff8:	4b05      	ldr	r3, [pc, #20]	; (8004010 <SystemInit+0x64>)
 8003ffa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ffe:	609a      	str	r2, [r3, #8]
#endif 
}
 8004000:	bf00      	nop
 8004002:	46bd      	mov	sp, r7
 8004004:	bc80      	pop	{r7}
 8004006:	4770      	bx	lr
 8004008:	40021000 	.word	0x40021000
 800400c:	f8ff0000 	.word	0xf8ff0000
 8004010:	e000ed00 	.word	0xe000ed00

08004014 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004014:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004016:	e003      	b.n	8004020 <LoopCopyDataInit>

08004018 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004018:	4b0b      	ldr	r3, [pc, #44]	; (8004048 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800401a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800401c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800401e:	3104      	adds	r1, #4

08004020 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004020:	480a      	ldr	r0, [pc, #40]	; (800404c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004022:	4b0b      	ldr	r3, [pc, #44]	; (8004050 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004024:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004026:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004028:	d3f6      	bcc.n	8004018 <CopyDataInit>
  ldr r2, =_sbss
 800402a:	4a0a      	ldr	r2, [pc, #40]	; (8004054 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800402c:	e002      	b.n	8004034 <LoopFillZerobss>

0800402e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800402e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004030:	f842 3b04 	str.w	r3, [r2], #4

08004034 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004034:	4b08      	ldr	r3, [pc, #32]	; (8004058 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004036:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004038:	d3f9      	bcc.n	800402e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800403a:	f7ff ffb7 	bl	8003fac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800403e:	f001 f927 	bl	8005290 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004042:	f7fe f9a9 	bl	8002398 <main>
  bx lr
 8004046:	4770      	bx	lr
  ldr r3, =_sidata
 8004048:	08007f20 	.word	0x08007f20
  ldr r0, =_sdata
 800404c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004050:	200001e8 	.word	0x200001e8
  ldr r2, =_sbss
 8004054:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 8004058:	20000234 	.word	0x20000234

0800405c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800405c:	e7fe      	b.n	800405c <ADC1_2_IRQHandler>

0800405e <LL_ADC_REG_SetSequencerLength>:
{
 800405e:	b480      	push	{r7}
 8004060:	b083      	sub	sp, #12
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
 8004066:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	431a      	orrs	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	bc80      	pop	{r7}
 8004080:	4770      	bx	lr

08004082 <LL_ADC_IsEnabled>:
{
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	2b01      	cmp	r3, #1
 8004094:	bf0c      	ite	eq
 8004096:	2301      	moveq	r3, #1
 8004098:	2300      	movne	r3, #0
 800409a:	b2db      	uxtb	r3, r3
}
 800409c:	4618      	mov	r0, r3
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bc80      	pop	{r7}
 80040a4:	4770      	bx	lr
	...

080040a8 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 80040a8:	b590      	push	{r4, r7, lr}
 80040aa:	b085      	sub	sp, #20
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80040b2:	2300      	movs	r3, #0
 80040b4:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 80040b6:	4813      	ldr	r0, [pc, #76]	; (8004104 <LL_ADC_CommonInit+0x5c>)
 80040b8:	f7ff ffe3 	bl	8004082 <LL_ADC_IsEnabled>
 80040bc:	4604      	mov	r4, r0
 80040be:	4812      	ldr	r0, [pc, #72]	; (8004108 <LL_ADC_CommonInit+0x60>)
 80040c0:	f7ff ffdf 	bl	8004082 <LL_ADC_IsEnabled>
 80040c4:	4603      	mov	r3, r0
 80040c6:	4323      	orrs	r3, r4
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d114      	bne.n	80040f6 <LL_ADC_CommonInit+0x4e>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d009      	beq.n	80040e8 <LL_ADC_CommonInit+0x40>
    {
      MODIFY_REG(ADCxy_COMMON->CR1,
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	431a      	orrs	r2, r3
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	605a      	str	r2, [r3, #4]
 80040e6:	e008      	b.n	80040fa <LL_ADC_CommonInit+0x52>
                 ADC_CommonInitStruct->Multimode
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CR1,
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	605a      	str	r2, [r3, #4]
 80040f4:	e001      	b.n	80040fa <LL_ADC_CommonInit+0x52>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 80040fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3714      	adds	r7, #20
 8004100:	46bd      	mov	sp, r7
 8004102:	bd90      	pop	{r4, r7, pc}
 8004104:	40012400 	.word	0x40012400
 8004108:	40012800 	.word	0x40012800

0800410c <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8004116:	2300      	movs	r3, #0
 8004118:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff ffb1 	bl	8004082 <LL_ADC_IsEnabled>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d112      	bne.n	800414c <LL_ADC_Init+0x40>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	605a      	str	r2, [r3, #4]
                 ADC_CR1_SCAN
              ,
                 ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	431a      	orrs	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	609a      	str	r2, [r3, #8]
 800414a:	e001      	b.n	8004150 <LL_ADC_Init+0x44>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8004150:	7bfb      	ldrb	r3, [r7, #15]
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b084      	sub	sp, #16
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
 8004162:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8004164:	2300      	movs	r3, #0
 8004166:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct->ContinuousMode));
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f7ff ff8a 	bl	8004082 <LL_ADC_IsEnabled>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d131      	bne.n	80041d8 <LL_ADC_REG_Init+0x7e>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 serie, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00c      	beq.n	8004196 <LL_ADC_REG_Init+0x3c>
    {
      MODIFY_REG(ADCx->CR1,
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	6859      	ldr	r1, [r3, #4]
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	430b      	orrs	r3, r1
 800418e:	431a      	orrs	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	605a      	str	r2, [r3, #4]
 8004194:	e008      	b.n	80041a8 <LL_ADC_REG_Init+0x4e>
                 | ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	431a      	orrs	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	605a      	str	r2, [r3, #4]
                   ADC_REG_InitStruct->SequencerLength
                 | LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 80041b0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80041b4:	683a      	ldr	r2, [r7, #0]
 80041b6:	6811      	ldr	r1, [r2, #0]
 80041b8:	683a      	ldr	r2, [r7, #0]
 80041ba:	68d2      	ldr	r2, [r2, #12]
 80041bc:	4311      	orrs	r1, r2
 80041be:	683a      	ldr	r2, [r7, #0]
 80041c0:	6912      	ldr	r2, [r2, #16]
 80041c2:	430a      	orrs	r2, r1
 80041c4:	431a      	orrs	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	4619      	mov	r1, r3
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f7ff ff44 	bl	800405e <LL_ADC_REG_SetSequencerLength>
 80041d6:	e001      	b.n	80041dc <LL_ADC_REG_Init+0x82>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80041dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
	...

080041e8 <LL_EXTI_EnableIT_0_31>:
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80041f0:	4b05      	ldr	r3, [pc, #20]	; (8004208 <LL_EXTI_EnableIT_0_31+0x20>)
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	4904      	ldr	r1, [pc, #16]	; (8004208 <LL_EXTI_EnableIT_0_31+0x20>)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	600b      	str	r3, [r1, #0]
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	bc80      	pop	{r7}
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	40010400 	.word	0x40010400

0800420c <LL_EXTI_DisableIT_0_31>:
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8004214:	4b05      	ldr	r3, [pc, #20]	; (800422c <LL_EXTI_DisableIT_0_31+0x20>)
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	43db      	mvns	r3, r3
 800421c:	4903      	ldr	r1, [pc, #12]	; (800422c <LL_EXTI_DisableIT_0_31+0x20>)
 800421e:	4013      	ands	r3, r2
 8004220:	600b      	str	r3, [r1, #0]
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr
 800422c:	40010400 	.word	0x40010400

08004230 <LL_EXTI_EnableEvent_0_31>:
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8004238:	4b05      	ldr	r3, [pc, #20]	; (8004250 <LL_EXTI_EnableEvent_0_31+0x20>)
 800423a:	685a      	ldr	r2, [r3, #4]
 800423c:	4904      	ldr	r1, [pc, #16]	; (8004250 <LL_EXTI_EnableEvent_0_31+0x20>)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4313      	orrs	r3, r2
 8004242:	604b      	str	r3, [r1, #4]
}
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	bc80      	pop	{r7}
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	40010400 	.word	0x40010400

08004254 <LL_EXTI_DisableEvent_0_31>:
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 800425c:	4b05      	ldr	r3, [pc, #20]	; (8004274 <LL_EXTI_DisableEvent_0_31+0x20>)
 800425e:	685a      	ldr	r2, [r3, #4]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	43db      	mvns	r3, r3
 8004264:	4903      	ldr	r1, [pc, #12]	; (8004274 <LL_EXTI_DisableEvent_0_31+0x20>)
 8004266:	4013      	ands	r3, r2
 8004268:	604b      	str	r3, [r1, #4]
}
 800426a:	bf00      	nop
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	bc80      	pop	{r7}
 8004272:	4770      	bx	lr
 8004274:	40010400 	.word	0x40010400

08004278 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8004280:	4b05      	ldr	r3, [pc, #20]	; (8004298 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	4904      	ldr	r1, [pc, #16]	; (8004298 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4313      	orrs	r3, r2
 800428a:	608b      	str	r3, [r1, #8]
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	bc80      	pop	{r7}
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	40010400 	.word	0x40010400

0800429c <LL_EXTI_DisableRisingTrig_0_31>:
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80042a4:	4b05      	ldr	r3, [pc, #20]	; (80042bc <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80042a6:	689a      	ldr	r2, [r3, #8]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	43db      	mvns	r3, r3
 80042ac:	4903      	ldr	r1, [pc, #12]	; (80042bc <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80042ae:	4013      	ands	r3, r2
 80042b0:	608b      	str	r3, [r1, #8]
}
 80042b2:	bf00      	nop
 80042b4:	370c      	adds	r7, #12
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bc80      	pop	{r7}
 80042ba:	4770      	bx	lr
 80042bc:	40010400 	.word	0x40010400

080042c0 <LL_EXTI_EnableFallingTrig_0_31>:
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80042c8:	4b05      	ldr	r3, [pc, #20]	; (80042e0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80042ca:	68da      	ldr	r2, [r3, #12]
 80042cc:	4904      	ldr	r1, [pc, #16]	; (80042e0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	60cb      	str	r3, [r1, #12]
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	bc80      	pop	{r7}
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	40010400 	.word	0x40010400

080042e4 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80042ec:	4b05      	ldr	r3, [pc, #20]	; (8004304 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80042ee:	68da      	ldr	r2, [r3, #12]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	43db      	mvns	r3, r3
 80042f4:	4903      	ldr	r1, [pc, #12]	; (8004304 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80042f6:	4013      	ands	r3, r2
 80042f8:	60cb      	str	r3, [r1, #12]
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	bc80      	pop	{r7}
 8004302:	4770      	bx	lr
 8004304:	40010400 	.word	0x40010400

08004308 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8004310:	2300      	movs	r3, #0
 8004312:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	791b      	ldrb	r3, [r3, #4]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d060      	beq.n	80043de <LL_EXTI_Init+0xd6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d067      	beq.n	80043f4 <LL_EXTI_Init+0xec>
    {
      switch (EXTI_InitStruct->Mode)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	795b      	ldrb	r3, [r3, #5]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d00e      	beq.n	800434a <LL_EXTI_Init+0x42>
 800432c:	2b02      	cmp	r3, #2
 800432e:	d017      	beq.n	8004360 <LL_EXTI_Init+0x58>
 8004330:	2b00      	cmp	r3, #0
 8004332:	d120      	bne.n	8004376 <LL_EXTI_Init+0x6e>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4618      	mov	r0, r3
 800433a:	f7ff ff8b 	bl	8004254 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4618      	mov	r0, r3
 8004344:	f7ff ff50 	bl	80041e8 <LL_EXTI_EnableIT_0_31>
          break;
 8004348:	e018      	b.n	800437c <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4618      	mov	r0, r3
 8004350:	f7ff ff5c 	bl	800420c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4618      	mov	r0, r3
 800435a:	f7ff ff69 	bl	8004230 <LL_EXTI_EnableEvent_0_31>
          break;
 800435e:	e00d      	b.n	800437c <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ff3f 	bl	80041e8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4618      	mov	r0, r3
 8004370:	f7ff ff5e 	bl	8004230 <LL_EXTI_EnableEvent_0_31>
          break;
 8004374:	e002      	b.n	800437c <LL_EXTI_Init+0x74>
        default:
          status = ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	73fb      	strb	r3, [r7, #15]
          break;
 800437a:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	799b      	ldrb	r3, [r3, #6]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d037      	beq.n	80043f4 <LL_EXTI_Init+0xec>
      {
        switch (EXTI_InitStruct->Trigger)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	799b      	ldrb	r3, [r3, #6]
 8004388:	2b02      	cmp	r3, #2
 800438a:	d00e      	beq.n	80043aa <LL_EXTI_Init+0xa2>
 800438c:	2b03      	cmp	r3, #3
 800438e:	d017      	beq.n	80043c0 <LL_EXTI_Init+0xb8>
 8004390:	2b01      	cmp	r3, #1
 8004392:	d120      	bne.n	80043d6 <LL_EXTI_Init+0xce>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4618      	mov	r0, r3
 800439a:	f7ff ffa3 	bl	80042e4 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff ff68 	bl	8004278 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80043a8:	e025      	b.n	80043f6 <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7ff ff74 	bl	800429c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff81 	bl	80042c0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80043be:	e01a      	b.n	80043f6 <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7ff ff57 	bl	8004278 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7ff ff76 	bl	80042c0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80043d4:	e00f      	b.n	80043f6 <LL_EXTI_Init+0xee>
          default:
            status = ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	73fb      	strb	r3, [r7, #15]
            break;
 80043da:	bf00      	nop
 80043dc:	e00b      	b.n	80043f6 <LL_EXTI_Init+0xee>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7ff ff12 	bl	800420c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7ff ff31 	bl	8004254 <LL_EXTI_DisableEvent_0_31>
 80043f2:	e000      	b.n	80043f6 <LL_EXTI_Init+0xee>
      }
 80043f4:	bf00      	nop
  }
  return status;
 80043f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3710      	adds	r7, #16
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <LL_GPIO_SetPinMode>:
{
 8004400:	b490      	push	{r4, r7}
 8004402:	b088      	sub	sp, #32
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	461a      	mov	r2, r3
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	0e1b      	lsrs	r3, r3, #24
 8004414:	4413      	add	r3, r2
 8004416:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8004418:	6822      	ldr	r2, [r4, #0]
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	fa93 f3a3 	rbit	r3, r3
 8004424:	613b      	str	r3, [r7, #16]
  return result;
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	fab3 f383 	clz	r3, r3
 800442c:	b2db      	uxtb	r3, r3
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	210f      	movs	r1, #15
 8004432:	fa01 f303 	lsl.w	r3, r1, r3
 8004436:	43db      	mvns	r3, r3
 8004438:	401a      	ands	r2, r3
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	fa93 f3a3 	rbit	r3, r3
 8004444:	61bb      	str	r3, [r7, #24]
  return result;
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	fab3 f383 	clz	r3, r3
 800444c:	b2db      	uxtb	r3, r3
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	6879      	ldr	r1, [r7, #4]
 8004452:	fa01 f303 	lsl.w	r3, r1, r3
 8004456:	4313      	orrs	r3, r2
 8004458:	6023      	str	r3, [r4, #0]
}
 800445a:	bf00      	nop
 800445c:	3720      	adds	r7, #32
 800445e:	46bd      	mov	sp, r7
 8004460:	bc90      	pop	{r4, r7}
 8004462:	4770      	bx	lr

08004464 <LL_GPIO_SetPinSpeed>:
{
 8004464:	b490      	push	{r4, r7}
 8004466:	b088      	sub	sp, #32
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	461a      	mov	r2, r3
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	0e1b      	lsrs	r3, r3, #24
 8004478:	4413      	add	r3, r2
 800447a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 800447c:	6822      	ldr	r2, [r4, #0]
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	fa93 f3a3 	rbit	r3, r3
 8004488:	613b      	str	r3, [r7, #16]
  return result;
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	fab3 f383 	clz	r3, r3
 8004490:	b2db      	uxtb	r3, r3
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	2103      	movs	r1, #3
 8004496:	fa01 f303 	lsl.w	r3, r1, r3
 800449a:	43db      	mvns	r3, r3
 800449c:	401a      	ands	r2, r3
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	fa93 f3a3 	rbit	r3, r3
 80044a8:	61bb      	str	r3, [r7, #24]
  return result;
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	fab3 f383 	clz	r3, r3
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	6879      	ldr	r1, [r7, #4]
 80044b6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ba:	4313      	orrs	r3, r2
 80044bc:	6023      	str	r3, [r4, #0]
}
 80044be:	bf00      	nop
 80044c0:	3720      	adds	r7, #32
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bc90      	pop	{r4, r7}
 80044c6:	4770      	bx	lr

080044c8 <LL_GPIO_SetPinOutputType>:
{
 80044c8:	b490      	push	{r4, r7}
 80044ca:	b088      	sub	sp, #32
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	461a      	mov	r2, r3
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	0e1b      	lsrs	r3, r3, #24
 80044dc:	4413      	add	r3, r2
 80044de:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 80044e0:	6822      	ldr	r2, [r4, #0]
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	fa93 f3a3 	rbit	r3, r3
 80044ec:	613b      	str	r3, [r7, #16]
  return result;
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	fab3 f383 	clz	r3, r3
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	2104      	movs	r1, #4
 80044fa:	fa01 f303 	lsl.w	r3, r1, r3
 80044fe:	43db      	mvns	r3, r3
 8004500:	401a      	ands	r2, r3
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	fa93 f3a3 	rbit	r3, r3
 800450c:	61bb      	str	r3, [r7, #24]
  return result;
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	fab3 f383 	clz	r3, r3
 8004514:	b2db      	uxtb	r3, r3
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	6879      	ldr	r1, [r7, #4]
 800451a:	fa01 f303 	lsl.w	r3, r1, r3
 800451e:	4313      	orrs	r3, r2
 8004520:	6023      	str	r3, [r4, #0]
}
 8004522:	bf00      	nop
 8004524:	3720      	adds	r7, #32
 8004526:	46bd      	mov	sp, r7
 8004528:	bc90      	pop	{r4, r7}
 800452a:	4770      	bx	lr

0800452c <LL_GPIO_SetPinPull>:
{
 800452c:	b480      	push	{r7}
 800452e:	b087      	sub	sp, #28
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	68da      	ldr	r2, [r3, #12]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	0a1b      	lsrs	r3, r3, #8
 8004540:	43db      	mvns	r3, r3
 8004542:	401a      	ands	r2, r3
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	0a1b      	lsrs	r3, r3, #8
 8004548:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	fa93 f3a3 	rbit	r3, r3
 8004550:	613b      	str	r3, [r7, #16]
  return result;
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	fab3 f383 	clz	r3, r3
 8004558:	b2db      	uxtb	r3, r3
 800455a:	4619      	mov	r1, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	408b      	lsls	r3, r1
 8004560:	431a      	orrs	r2, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	60da      	str	r2, [r3, #12]
}
 8004566:	bf00      	nop
 8004568:	371c      	adds	r7, #28
 800456a:	46bd      	mov	sp, r7
 800456c:	bc80      	pop	{r7}
 800456e:	4770      	bx	lr

08004570 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	021b      	lsls	r3, r3, #8
 8004580:	0c1b      	lsrs	r3, r3, #16
 8004582:	617b      	str	r3, [r7, #20]
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	fa93 f3a3 	rbit	r3, r3
 800458e:	60fb      	str	r3, [r7, #12]
  return result;
 8004590:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8004592:	fab3 f383 	clz	r3, r3
 8004596:	b2db      	uxtb	r3, r3
 8004598:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 800459a:	e040      	b.n	800461e <LL_GPIO_Init+0xae>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 800459c:	2201      	movs	r2, #1
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	409a      	lsls	r2, r3
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	4013      	ands	r3, r2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d036      	beq.n	8004618 <LL_GPIO_Init+0xa8>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	2b07      	cmp	r3, #7
 80045ae:	d806      	bhi.n	80045be <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 80045b0:	f240 1201 	movw	r2, #257	; 0x101
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ba:	61bb      	str	r3, [r7, #24]
 80045bc:	e008      	b.n	80045d0 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	3b08      	subs	r3, #8
 80045c2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80045c6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80045ce:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	461a      	mov	r2, r3
 80045d6:	69b9      	ldr	r1, [r7, #24]
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f7ff ff11 	bl	8004400 <LL_GPIO_SetPinMode>

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	461a      	mov	r2, r3
 80045e4:	69b9      	ldr	r1, [r7, #24]
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7ff ffa0 	bl	800452c <LL_GPIO_SetPinPull>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d003      	beq.n	80045fc <LL_GPIO_Init+0x8c>
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	2b09      	cmp	r3, #9
 80045fa:	d10d      	bne.n	8004618 <LL_GPIO_Init+0xa8>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	461a      	mov	r2, r3
 8004602:	69b9      	ldr	r1, [r7, #24]
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f7ff ff2d 	bl	8004464 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	461a      	mov	r2, r3
 8004610:	69b9      	ldr	r1, [r7, #24]
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f7ff ff58 	bl	80044c8 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	3301      	adds	r3, #1
 800461c:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 800461e:	697a      	ldr	r2, [r7, #20]
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	fa22 f303 	lsr.w	r3, r2, r3
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1b8      	bne.n	800459c <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3720      	adds	r7, #32
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <LL_I2C_Enable>:
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f043 0201 	orr.w	r2, r3, #1
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	601a      	str	r2, [r3, #0]
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr

08004652 <LL_I2C_Disable>:
{
 8004652:	b480      	push	{r7}
 8004654:	b083      	sub	sp, #12
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f023 0201 	bic.w	r2, r3, #1
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	601a      	str	r2, [r3, #0]
}
 8004666:	bf00      	nop
 8004668:	370c      	adds	r7, #12
 800466a:	46bd      	mov	sp, r7
 800466c:	bc80      	pop	{r7}
 800466e:	4770      	bx	lr

08004670 <LL_I2C_SetOwnAddress1>:
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004684:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004688:	68b9      	ldr	r1, [r7, #8]
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	430a      	orrs	r2, r1
 800468e:	431a      	orrs	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	609a      	str	r2, [r3, #8]
}
 8004694:	bf00      	nop
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	bc80      	pop	{r7}
 800469c:	4770      	bx	lr
	...

080046a0 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 80046a0:	b490      	push	{r4, r7}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	607a      	str	r2, [r7, #4]
 80046ac:	603b      	str	r3, [r7, #0]
  register uint32_t freqrange = 0x0U;
 80046ae:	2400      	movs	r4, #0
  register uint32_t clockconfig = 0x0U;
 80046b0:	2400      	movs	r4, #0

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	4a3f      	ldr	r2, [pc, #252]	; (80047b4 <LL_I2C_ConfigSpeed+0x114>)
 80046b6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ba:	0c9c      	lsrs	r4, r3, #18

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80046c4:	ea44 0203 	orr.w	r2, r4, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6a1b      	ldr	r3, [r3, #32]
 80046d0:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4938      	ldr	r1, [pc, #224]	; (80047b8 <LL_I2C_ConfigSpeed+0x118>)
 80046d8:	428b      	cmp	r3, r1
 80046da:	d801      	bhi.n	80046e0 <LL_I2C_ConfigSpeed+0x40>
 80046dc:	1c63      	adds	r3, r4, #1
 80046de:	e008      	b.n	80046f2 <LL_I2C_ConfigSpeed+0x52>
 80046e0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80046e4:	fb03 f304 	mul.w	r3, r3, r4
 80046e8:	4934      	ldr	r1, [pc, #208]	; (80047bc <LL_I2C_ConfigSpeed+0x11c>)
 80046ea:	fba1 1303 	umull	r1, r3, r1, r3
 80046ee:	099b      	lsrs	r3, r3, #6
 80046f0:	3301      	adds	r3, #1
 80046f2:	431a      	orrs	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a2f      	ldr	r2, [pc, #188]	; (80047b8 <LL_I2C_ConfigSpeed+0x118>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d939      	bls.n	8004774 <LL_I2C_ConfigSpeed+0xd4>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d117      	bne.n	8004736 <LL_I2C_ConfigSpeed+0x96>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	4613      	mov	r3, r2
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	4413      	add	r3, r2
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	fbb2 f3f3 	udiv	r3, r2, r3
 8004714:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8004718:	2b00      	cmp	r3, #0
 800471a:	d009      	beq.n	8004730 <LL_I2C_ConfigSpeed+0x90>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	4613      	mov	r3, r2
 8004720:	005b      	lsls	r3, r3, #1
 8004722:	4413      	add	r3, r2
 8004724:	68ba      	ldr	r2, [r7, #8]
 8004726:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800472a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800472e:	e01d      	b.n	800476c <LL_I2C_ConfigSpeed+0xcc>
 8004730:	f248 0301 	movw	r3, #32769	; 0x8001
 8004734:	e01a      	b.n	800476c <LL_I2C_ConfigSpeed+0xcc>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	4613      	mov	r3, r2
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	4413      	add	r3, r2
 800473e:	009a      	lsls	r2, r3, #2
 8004740:	4413      	add	r3, r2
 8004742:	68ba      	ldr	r2, [r7, #8]
 8004744:	fbb2 f3f3 	udiv	r3, r2, r3
 8004748:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00b      	beq.n	8004768 <LL_I2C_ConfigSpeed+0xc8>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	4613      	mov	r3, r2
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	4413      	add	r3, r2
 8004758:	009a      	lsls	r2, r3, #2
 800475a:	4413      	add	r3, r2
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8004762:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004766:	e001      	b.n	800476c <LL_I2C_ConfigSpeed+0xcc>
 8004768:	f248 0301 	movw	r3, #32769	; 0x8001
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	ea43 0402 	orr.w	r4, r3, r2
 8004772:	e010      	b.n	8004796 <LL_I2C_ConfigSpeed+0xf6>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	fbb2 f3f3 	udiv	r3, r2, r3
 800477e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8004782:	2b03      	cmp	r3, #3
 8004784:	d905      	bls.n	8004792 <LL_I2C_ConfigSpeed+0xf2>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 800478a:	68ba      	ldr	r2, [r7, #8]
 800478c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004790:	e000      	b.n	8004794 <LL_I2C_ConfigSpeed+0xf4>
 8004792:	2304      	movs	r3, #4
 8004794:	461c      	mov	r4, r3
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	69db      	ldr	r3, [r3, #28]
 800479a:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 800479e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80047a2:	ea44 0203 	orr.w	r2, r4, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	61da      	str	r2, [r3, #28]
}
 80047aa:	bf00      	nop
 80047ac:	3710      	adds	r7, #16
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bc90      	pop	{r4, r7}
 80047b2:	4770      	bx	lr
 80047b4:	431bde83 	.word	0x431bde83
 80047b8:	000186a0 	.word	0x000186a0
 80047bc:	10624dd3 	.word	0x10624dd3

080047c0 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f023 021a 	bic.w	r2, r3, #26
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	431a      	orrs	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	601a      	str	r2, [r3, #0]
}
 80047da:	bf00      	nop
 80047dc:	370c      	adds	r7, #12
 80047de:	46bd      	mov	sp, r7
 80047e0:	bc80      	pop	{r7}
 80047e2:	4770      	bx	lr

080047e4 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	431a      	orrs	r2, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	601a      	str	r2, [r3, #0]
}
 80047fe:	bf00      	nop
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	bc80      	pop	{r7}
 8004806:	4770      	bx	lr

08004808 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7ff ff1d 	bl	8004652 <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004818:	f107 0308 	add.w	r3, r7, #8
 800481c:	4618      	mov	r0, r3
 800481e:	f000 f87b 	bl	8004918 <LL_RCC_GetSystemClocksFreq>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 8004822:	6939      	ldr	r1, [r7, #16]
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f7ff ff37 	bl	80046a0 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	68d9      	ldr	r1, [r3, #12]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	461a      	mov	r2, r3
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f7ff ff17 	bl	8004670 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4619      	mov	r1, r3
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f7ff ffb9 	bl	80047c0 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f7ff fef0 	bl	8004634 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	4619      	mov	r1, r3
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7ff ffc2 	bl	80047e4 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	3718      	adds	r7, #24
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
	...

0800486c <LL_RCC_GetSysClkSource>:
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004870:	4b03      	ldr	r3, [pc, #12]	; (8004880 <LL_RCC_GetSysClkSource+0x14>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 030c 	and.w	r3, r3, #12
}
 8004878:	4618      	mov	r0, r3
 800487a:	46bd      	mov	sp, r7
 800487c:	bc80      	pop	{r7}
 800487e:	4770      	bx	lr
 8004880:	40021000 	.word	0x40021000

08004884 <LL_RCC_GetAHBPrescaler>:
{
 8004884:	b480      	push	{r7}
 8004886:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004888:	4b03      	ldr	r3, [pc, #12]	; (8004898 <LL_RCC_GetAHBPrescaler+0x14>)
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004890:	4618      	mov	r0, r3
 8004892:	46bd      	mov	sp, r7
 8004894:	bc80      	pop	{r7}
 8004896:	4770      	bx	lr
 8004898:	40021000 	.word	0x40021000

0800489c <LL_RCC_GetAPB1Prescaler>:
{
 800489c:	b480      	push	{r7}
 800489e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80048a0:	4b03      	ldr	r3, [pc, #12]	; (80048b0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr
 80048b0:	40021000 	.word	0x40021000

080048b4 <LL_RCC_GetAPB2Prescaler>:
{
 80048b4:	b480      	push	{r7}
 80048b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80048b8:	4b03      	ldr	r3, [pc, #12]	; (80048c8 <LL_RCC_GetAPB2Prescaler+0x14>)
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bc80      	pop	{r7}
 80048c6:	4770      	bx	lr
 80048c8:	40021000 	.word	0x40021000

080048cc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80048cc:	b480      	push	{r7}
 80048ce:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80048d0:	4b03      	ldr	r3, [pc, #12]	; (80048e0 <LL_RCC_PLL_GetMainSource+0x14>)
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 80048d8:	4618      	mov	r0, r3
 80048da:	46bd      	mov	sp, r7
 80048dc:	bc80      	pop	{r7}
 80048de:	4770      	bx	lr
 80048e0:	40021000 	.word	0x40021000

080048e4 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 80048e8:	4b03      	ldr	r3, [pc, #12]	; (80048f8 <LL_RCC_PLL_GetMultiplicator+0x14>)
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bc80      	pop	{r7}
 80048f6:	4770      	bx	lr
 80048f8:	40021000 	.word	0x40021000

080048fc <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8004900:	4b04      	ldr	r3, [pc, #16]	; (8004914 <LL_RCC_PLL_GetPrediv+0x18>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	0c5b      	lsrs	r3, r3, #17
 8004906:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 800490a:	4618      	mov	r0, r3
 800490c:	46bd      	mov	sp, r7
 800490e:	bc80      	pop	{r7}
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	40021000 	.word	0x40021000

08004918 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8004920:	f000 f820 	bl	8004964 <RCC_GetSystemClockFreq>
 8004924:	4602      	mov	r2, r0
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4618      	mov	r0, r3
 8004930:	f000 f83a 	bl	80049a8 <RCC_GetHCLKClockFreq>
 8004934:	4602      	mov	r2, r0
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	4618      	mov	r0, r3
 8004940:	f000 f848 	bl	80049d4 <RCC_GetPCLK1ClockFreq>
 8004944:	4602      	mov	r2, r0
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	4618      	mov	r0, r3
 8004950:	f000 f854 	bl	80049fc <RCC_GetPCLK2ClockFreq>
 8004954:	4602      	mov	r2, r0
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	60da      	str	r2, [r3, #12]
}
 800495a:	bf00      	nop
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800496a:	2300      	movs	r3, #0
 800496c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800496e:	f7ff ff7d 	bl	800486c <LL_RCC_GetSysClkSource>
 8004972:	4603      	mov	r3, r0
 8004974:	2b04      	cmp	r3, #4
 8004976:	d006      	beq.n	8004986 <RCC_GetSystemClockFreq+0x22>
 8004978:	2b08      	cmp	r3, #8
 800497a:	d007      	beq.n	800498c <RCC_GetSystemClockFreq+0x28>
 800497c:	2b00      	cmp	r3, #0
 800497e:	d109      	bne.n	8004994 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8004980:	4b08      	ldr	r3, [pc, #32]	; (80049a4 <RCC_GetSystemClockFreq+0x40>)
 8004982:	607b      	str	r3, [r7, #4]
      break;
 8004984:	e009      	b.n	800499a <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8004986:	4b07      	ldr	r3, [pc, #28]	; (80049a4 <RCC_GetSystemClockFreq+0x40>)
 8004988:	607b      	str	r3, [r7, #4]
      break;
 800498a:	e006      	b.n	800499a <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800498c:	f000 f84a 	bl	8004a24 <RCC_PLL_GetFreqDomain_SYS>
 8004990:	6078      	str	r0, [r7, #4]
      break;
 8004992:	e002      	b.n	800499a <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 8004994:	4b03      	ldr	r3, [pc, #12]	; (80049a4 <RCC_GetSystemClockFreq+0x40>)
 8004996:	607b      	str	r3, [r7, #4]
      break;
 8004998:	bf00      	nop
  }

  return frequency;
 800499a:	687b      	ldr	r3, [r7, #4]
}
 800499c:	4618      	mov	r0, r3
 800499e:	3708      	adds	r7, #8
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	007a1200 	.word	0x007a1200

080049a8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80049b0:	f7ff ff68 	bl	8004884 <LL_RCC_GetAHBPrescaler>
 80049b4:	4603      	mov	r3, r0
 80049b6:	091b      	lsrs	r3, r3, #4
 80049b8:	f003 030f 	and.w	r3, r3, #15
 80049bc:	4a04      	ldr	r2, [pc, #16]	; (80049d0 <RCC_GetHCLKClockFreq+0x28>)
 80049be:	5cd3      	ldrb	r3, [r2, r3]
 80049c0:	461a      	mov	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	40d3      	lsrs	r3, r2
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3708      	adds	r7, #8
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	08007c1c 	.word	0x08007c1c

080049d4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80049dc:	f7ff ff5e 	bl	800489c <LL_RCC_GetAPB1Prescaler>
 80049e0:	4603      	mov	r3, r0
 80049e2:	0a1b      	lsrs	r3, r3, #8
 80049e4:	4a04      	ldr	r2, [pc, #16]	; (80049f8 <RCC_GetPCLK1ClockFreq+0x24>)
 80049e6:	5cd3      	ldrb	r3, [r2, r3]
 80049e8:	461a      	mov	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	40d3      	lsrs	r3, r2
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3708      	adds	r7, #8
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	08007c2c 	.word	0x08007c2c

080049fc <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8004a04:	f7ff ff56 	bl	80048b4 <LL_RCC_GetAPB2Prescaler>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	0adb      	lsrs	r3, r3, #11
 8004a0c:	4a04      	ldr	r2, [pc, #16]	; (8004a20 <RCC_GetPCLK2ClockFreq+0x24>)
 8004a0e:	5cd3      	ldrb	r3, [r2, r3]
 8004a10:	461a      	mov	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	40d3      	lsrs	r3, r2
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3708      	adds	r7, #8
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	08007c2c 	.word	0x08007c2c

08004a24 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	607b      	str	r3, [r7, #4]
 8004a2e:	2300      	movs	r3, #0
 8004a30:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004a32:	f7ff ff4b 	bl	80048cc <LL_RCC_PLL_GetMainSource>
 8004a36:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <RCC_PLL_GetFreqDomain_SYS+0x22>
 8004a3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a42:	d003      	beq.n	8004a4c <RCC_PLL_GetFreqDomain_SYS+0x28>
 8004a44:	e00b      	b.n	8004a5e <RCC_PLL_GetFreqDomain_SYS+0x3a>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8004a46:	4b0d      	ldr	r3, [pc, #52]	; (8004a7c <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8004a48:	607b      	str	r3, [r7, #4]
      break;
 8004a4a:	e00b      	b.n	8004a64 <RCC_PLL_GetFreqDomain_SYS+0x40>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8004a4c:	f7ff ff56 	bl	80048fc <LL_RCC_PLL_GetPrediv>
 8004a50:	4603      	mov	r3, r0
 8004a52:	3301      	adds	r3, #1
 8004a54:	4a0a      	ldr	r2, [pc, #40]	; (8004a80 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8004a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5a:	607b      	str	r3, [r7, #4]
      break;
 8004a5c:	e002      	b.n	8004a64 <RCC_PLL_GetFreqDomain_SYS+0x40>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8004a5e:	4b07      	ldr	r3, [pc, #28]	; (8004a7c <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8004a60:	607b      	str	r3, [r7, #4]
      break;
 8004a62:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8004a64:	f7ff ff3e 	bl	80048e4 <LL_RCC_PLL_GetMultiplicator>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	0c9b      	lsrs	r3, r3, #18
 8004a6c:	3302      	adds	r3, #2
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	fb02 f303 	mul.w	r3, r2, r3
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3708      	adds	r7, #8
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	003d0900 	.word	0x003d0900
 8004a80:	007a1200 	.word	0x007a1200

08004a84 <LL_TIM_SetPrescaler>:
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004a94:	bf00      	nop
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bc80      	pop	{r7}
 8004a9c:	4770      	bx	lr

08004a9e <LL_TIM_SetAutoReload>:
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b083      	sub	sp, #12
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
 8004aa6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	683a      	ldr	r2, [r7, #0]
 8004aac:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004aae:	bf00      	nop
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bc80      	pop	{r7}
 8004ab6:	4770      	bx	lr

08004ab8 <LL_TIM_SetRepetitionCounter>:
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	683a      	ldr	r2, [r7, #0]
 8004ac6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bc80      	pop	{r7}
 8004ad0:	4770      	bx	lr

08004ad2 <LL_TIM_OC_SetCompareCH1>:
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	b083      	sub	sp, #12
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
 8004ada:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004ae2:	bf00      	nop
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bc80      	pop	{r7}
 8004aea:	4770      	bx	lr

08004aec <LL_TIM_OC_SetCompareCH2>:
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	683a      	ldr	r2, [r7, #0]
 8004afa:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004afc:	bf00      	nop
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bc80      	pop	{r7}
 8004b04:	4770      	bx	lr

08004b06 <LL_TIM_OC_SetCompareCH3>:
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
 8004b0e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	683a      	ldr	r2, [r7, #0]
 8004b14:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004b16:	bf00      	nop
 8004b18:	370c      	adds	r7, #12
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bc80      	pop	{r7}
 8004b1e:	4770      	bx	lr

08004b20 <LL_TIM_OC_SetCompareCH4>:
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bc80      	pop	{r7}
 8004b38:	4770      	bx	lr

08004b3a <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b083      	sub	sp, #12
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	f043 0201 	orr.w	r2, r3, #1
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	615a      	str	r2, [r3, #20]
}
 8004b4e:	bf00      	nop
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bc80      	pop	{r7}
 8004b56:	4770      	bx	lr

08004b58 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a27      	ldr	r2, [pc, #156]	; (8004c08 <LL_TIM_Init+0xb0>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d00b      	beq.n	8004b88 <LL_TIM_Init+0x30>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b76:	d007      	beq.n	8004b88 <LL_TIM_Init+0x30>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a24      	ldr	r2, [pc, #144]	; (8004c0c <LL_TIM_Init+0xb4>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d003      	beq.n	8004b88 <LL_TIM_Init+0x30>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4a23      	ldr	r2, [pc, #140]	; (8004c10 <LL_TIM_Init+0xb8>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d106      	bne.n	8004b96 <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a1b      	ldr	r2, [pc, #108]	; (8004c08 <LL_TIM_Init+0xb0>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00b      	beq.n	8004bb6 <LL_TIM_Init+0x5e>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ba4:	d007      	beq.n	8004bb6 <LL_TIM_Init+0x5e>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a18      	ldr	r2, [pc, #96]	; (8004c0c <LL_TIM_Init+0xb4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d003      	beq.n	8004bb6 <LL_TIM_Init+0x5e>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a17      	ldr	r2, [pc, #92]	; (8004c10 <LL_TIM_Init+0xb8>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d106      	bne.n	8004bc4 <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	68fa      	ldr	r2, [r7, #12]
 8004bc8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	4619      	mov	r1, r3
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f7ff ff64 	bl	8004a9e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	881b      	ldrh	r3, [r3, #0]
 8004bda:	4619      	mov	r1, r3
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f7ff ff51 	bl	8004a84 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a08      	ldr	r2, [pc, #32]	; (8004c08 <LL_TIM_Init+0xb0>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d105      	bne.n	8004bf6 <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	7c1b      	ldrb	r3, [r3, #16]
 8004bee:	4619      	mov	r1, r3
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f7ff ff61 	bl	8004ab8 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7ff ff9f 	bl	8004b3a <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	40012c00 	.word	0x40012c00
 8004c0c:	40000400 	.word	0x40000400
 8004c10:	40000800 	.word	0x40000800

08004c14 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	2b10      	cmp	r3, #16
 8004c28:	d012      	beq.n	8004c50 <LL_TIM_OC_Init+0x3c>
 8004c2a:	2b10      	cmp	r3, #16
 8004c2c:	d802      	bhi.n	8004c34 <LL_TIM_OC_Init+0x20>
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d007      	beq.n	8004c42 <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8004c32:	e022      	b.n	8004c7a <LL_TIM_OC_Init+0x66>
  switch (Channel)
 8004c34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c38:	d011      	beq.n	8004c5e <LL_TIM_OC_Init+0x4a>
 8004c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c3e:	d015      	beq.n	8004c6c <LL_TIM_OC_Init+0x58>
      break;
 8004c40:	e01b      	b.n	8004c7a <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8004c42:	6879      	ldr	r1, [r7, #4]
 8004c44:	68f8      	ldr	r0, [r7, #12]
 8004c46:	f000 f865 	bl	8004d14 <OC1Config>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	75fb      	strb	r3, [r7, #23]
      break;
 8004c4e:	e014      	b.n	8004c7a <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8004c50:	6879      	ldr	r1, [r7, #4]
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	f000 f8c4 	bl	8004de0 <OC2Config>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	75fb      	strb	r3, [r7, #23]
      break;
 8004c5c:	e00d      	b.n	8004c7a <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8004c5e:	6879      	ldr	r1, [r7, #4]
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 f927 	bl	8004eb4 <OC3Config>
 8004c66:	4603      	mov	r3, r0
 8004c68:	75fb      	strb	r3, [r7, #23]
      break;
 8004c6a:	e006      	b.n	8004c7a <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004c6c:	6879      	ldr	r1, [r7, #4]
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f000 f98a 	bl	8004f88 <OC4Config>
 8004c74:	4603      	mov	r3, r0
 8004c76:	75fb      	strb	r3, [r7, #23]
      break;
 8004c78:	bf00      	nop
  }

  return result;
 8004c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3718      	adds	r7, #24
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	7b12      	ldrb	r2, [r2, #12]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cd0:	683a      	ldr	r2, [r7, #0]
 8004cd2:	89d2      	ldrh	r2, [r2, #14]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bc80      	pop	{r7}
 8004d12:	4770      	bx	lr

08004d14 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	f023 0201 	bic.w	r2, r3, #1
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f023 0303 	bic.w	r3, r3, #3
 8004d42:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f023 0202 	bic.w	r2, r3, #2
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	f023 0201 	bic.w	r2, r3, #1
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a1a      	ldr	r2, [pc, #104]	; (8004ddc <OC1Config+0xc8>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d11e      	bne.n	8004db4 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	f023 0208 	bic.w	r2, r3, #8
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4313      	orrs	r3, r2
 8004d84:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f023 0204 	bic.w	r2, r3, #4
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	4313      	orrs	r3, r2
 8004d94:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	4313      	orrs	r3, r2
 8004db2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f7ff fe83 	bl	8004ad2 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3718      	adds	r7, #24
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	40012c00 	.word	0x40012c00

08004de0 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	f023 0210 	bic.w	r2, r3, #16
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a1b      	ldr	r3, [r3, #32]
 8004dfa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	021b      	lsls	r3, r3, #8
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	f023 0220 	bic.w	r2, r3, #32
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	f023 0210 	bic.w	r2, r3, #16
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	011b      	lsls	r3, r3, #4
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a1b      	ldr	r2, [pc, #108]	; (8004eb0 <OC2Config+0xd0>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d11f      	bne.n	8004e88 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	695b      	ldr	r3, [r3, #20]
 8004e52:	019b      	lsls	r3, r3, #6
 8004e54:	4313      	orrs	r3, r2
 8004e56:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	019b      	lsls	r3, r3, #6
 8004e64:	4313      	orrs	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	4313      	orrs	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	69db      	ldr	r3, [r3, #28]
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	4313      	orrs	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	4619      	mov	r1, r3
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7ff fe26 	bl	8004aec <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3718      	adds	r7, #24
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	40012c00 	.word	0x40012c00

08004eb4 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f023 0303 	bic.w	r3, r3, #3
 8004ee2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	021b      	lsls	r3, r3, #8
 8004efe:	4313      	orrs	r3, r2
 8004f00:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	021b      	lsls	r3, r3, #8
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a1b      	ldr	r2, [pc, #108]	; (8004f84 <OC3Config+0xd0>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d11f      	bne.n	8004f5a <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	029b      	lsls	r3, r3, #10
 8004f26:	4313      	orrs	r3, r2
 8004f28:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	029b      	lsls	r3, r3, #10
 8004f36:	4313      	orrs	r3, r2
 8004f38:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	699b      	ldr	r3, [r3, #24]
 8004f44:	011b      	lsls	r3, r3, #4
 8004f46:	4313      	orrs	r3, r2
 8004f48:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	015b      	lsls	r3, r3, #5
 8004f56:	4313      	orrs	r3, r2
 8004f58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	693a      	ldr	r2, [r7, #16]
 8004f5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f7ff fdca 	bl	8004b06 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3718      	adds	r7, #24
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	40012c00 	.word	0x40012c00

08004f88 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	021b      	lsls	r3, r3, #8
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	031b      	lsls	r3, r3, #12
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	031b      	lsls	r3, r3, #12
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a0f      	ldr	r2, [pc, #60]	; (8005028 <OC4Config+0xa0>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d107      	bne.n	8005000 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	019b      	lsls	r3, r3, #6
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	4619      	mov	r1, r3
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f7ff fd84 	bl	8004b20 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3718      	adds	r7, #24
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	40012c00 	.word	0x40012c00

0800502c <LL_USART_IsEnabled>:
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800503c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005040:	bf0c      	ite	eq
 8005042:	2301      	moveq	r3, #1
 8005044:	2300      	movne	r3, #0
 8005046:	b2db      	uxtb	r3, r3
}
 8005048:	4618      	mov	r0, r3
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	bc80      	pop	{r7}
 8005050:	4770      	bx	lr

08005052 <LL_USART_SetStopBitsLength>:
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
 800505a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	431a      	orrs	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	611a      	str	r2, [r3, #16]
}
 800506c:	bf00      	nop
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	bc80      	pop	{r7}
 8005074:	4770      	bx	lr

08005076 <LL_USART_SetHWFlowCtrl>:
{
 8005076:	b480      	push	{r7}
 8005078:	b083      	sub	sp, #12
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
 800507e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	695b      	ldr	r3, [r3, #20]
 8005084:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	431a      	orrs	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	615a      	str	r2, [r3, #20]
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	bc80      	pop	{r7}
 8005098:	4770      	bx	lr
	...

0800509c <LL_USART_SetBaudRate>:
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	4613      	mov	r3, r2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	4413      	add	r3, r2
 80050b0:	009a      	lsls	r2, r3, #2
 80050b2:	441a      	add	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050bc:	4a25      	ldr	r2, [pc, #148]	; (8005154 <LL_USART_SetBaudRate+0xb8>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	095b      	lsrs	r3, r3, #5
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	011b      	lsls	r3, r3, #4
 80050c8:	b299      	uxth	r1, r3
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	4613      	mov	r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	4413      	add	r3, r2
 80050d2:	009a      	lsls	r2, r3, #2
 80050d4:	441a      	add	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	fbb2 f2f3 	udiv	r2, r2, r3
 80050de:	4b1d      	ldr	r3, [pc, #116]	; (8005154 <LL_USART_SetBaudRate+0xb8>)
 80050e0:	fba3 0302 	umull	r0, r3, r3, r2
 80050e4:	095b      	lsrs	r3, r3, #5
 80050e6:	2064      	movs	r0, #100	; 0x64
 80050e8:	fb00 f303 	mul.w	r3, r0, r3
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	011b      	lsls	r3, r3, #4
 80050f0:	3332      	adds	r3, #50	; 0x32
 80050f2:	4a18      	ldr	r2, [pc, #96]	; (8005154 <LL_USART_SetBaudRate+0xb8>)
 80050f4:	fba2 2303 	umull	r2, r3, r2, r3
 80050f8:	095b      	lsrs	r3, r3, #5
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005100:	b29b      	uxth	r3, r3
 8005102:	440b      	add	r3, r1
 8005104:	b299      	uxth	r1, r3
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	4613      	mov	r3, r2
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	4413      	add	r3, r2
 800510e:	009a      	lsls	r2, r3, #2
 8005110:	441a      	add	r2, r3
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	009b      	lsls	r3, r3, #2
 8005116:	fbb2 f2f3 	udiv	r2, r2, r3
 800511a:	4b0e      	ldr	r3, [pc, #56]	; (8005154 <LL_USART_SetBaudRate+0xb8>)
 800511c:	fba3 0302 	umull	r0, r3, r3, r2
 8005120:	095b      	lsrs	r3, r3, #5
 8005122:	2064      	movs	r0, #100	; 0x64
 8005124:	fb00 f303 	mul.w	r3, r0, r3
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	011b      	lsls	r3, r3, #4
 800512c:	3332      	adds	r3, #50	; 0x32
 800512e:	4a09      	ldr	r2, [pc, #36]	; (8005154 <LL_USART_SetBaudRate+0xb8>)
 8005130:	fba2 2303 	umull	r2, r3, r2, r3
 8005134:	095b      	lsrs	r3, r3, #5
 8005136:	b29b      	uxth	r3, r3
 8005138:	f003 030f 	and.w	r3, r3, #15
 800513c:	b29b      	uxth	r3, r3
 800513e:	440b      	add	r3, r1
 8005140:	b29b      	uxth	r3, r3
 8005142:	461a      	mov	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	609a      	str	r2, [r3, #8]
}
 8005148:	bf00      	nop
 800514a:	3714      	adds	r7, #20
 800514c:	46bd      	mov	sp, r7
 800514e:	bc80      	pop	{r7}
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	51eb851f 	.word	0x51eb851f

08005158 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b088      	sub	sp, #32
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005166:	2300      	movs	r3, #0
 8005168:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7ff ff5e 	bl	800502c <LL_USART_IsEnabled>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d145      	bne.n	8005202 <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800517e:	f023 030c 	bic.w	r3, r3, #12
 8005182:	683a      	ldr	r2, [r7, #0]
 8005184:	6851      	ldr	r1, [r2, #4]
 8005186:	683a      	ldr	r2, [r7, #0]
 8005188:	68d2      	ldr	r2, [r2, #12]
 800518a:	4311      	orrs	r1, r2
 800518c:	683a      	ldr	r2, [r7, #0]
 800518e:	6912      	ldr	r2, [r2, #16]
 8005190:	430a      	orrs	r2, r1
 8005192:	431a      	orrs	r2, r3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	4619      	mov	r1, r3
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7ff ff57 	bl	8005052 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	4619      	mov	r1, r3
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f7ff ff63 	bl	8005076 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80051b0:	f107 0308 	add.w	r3, r7, #8
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7ff fbaf 	bl	8004918 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a13      	ldr	r2, [pc, #76]	; (800520c <LL_USART_Init+0xb4>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d102      	bne.n	80051c8 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	61bb      	str	r3, [r7, #24]
 80051c6:	e00c      	b.n	80051e2 <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a11      	ldr	r2, [pc, #68]	; (8005210 <LL_USART_Init+0xb8>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d102      	bne.n	80051d6 <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	61bb      	str	r3, [r7, #24]
 80051d4:	e005      	b.n	80051e2 <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a0e      	ldr	r2, [pc, #56]	; (8005214 <LL_USART_Init+0xbc>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d101      	bne.n	80051e2 <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00c      	beq.n	8005202 <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d008      	beq.n	8005202 <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 80051f0:	2300      	movs	r3, #0
 80051f2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	461a      	mov	r2, r3
 80051fa:	69b9      	ldr	r1, [r7, #24]
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f7ff ff4d 	bl	800509c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005202:	7ffb      	ldrb	r3, [r7, #31]
}
 8005204:	4618      	mov	r0, r3
 8005206:	3720      	adds	r7, #32
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	40013800 	.word	0x40013800
 8005210:	40004400 	.word	0x40004400
 8005214:	40004800 	.word	0x40004800

08005218 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	fbb2 f3f3 	udiv	r3, r2, r3
 800522a:	4a07      	ldr	r2, [pc, #28]	; (8005248 <LL_InitTick+0x30>)
 800522c:	3b01      	subs	r3, #1
 800522e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8005230:	4b05      	ldr	r3, [pc, #20]	; (8005248 <LL_InitTick+0x30>)
 8005232:	2200      	movs	r2, #0
 8005234:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005236:	4b04      	ldr	r3, [pc, #16]	; (8005248 <LL_InitTick+0x30>)
 8005238:	2205      	movs	r2, #5
 800523a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	bc80      	pop	{r7}
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	e000e010 	.word	0xe000e010

0800524c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8005254:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f7ff ffdd 	bl	8005218 <LL_InitTick>
}
 800525e:	bf00      	nop
 8005260:	3708      	adds	r7, #8
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
	...

08005268 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8005270:	4a03      	ldr	r2, [pc, #12]	; (8005280 <LL_SetSystemCoreClock+0x18>)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6013      	str	r3, [r2, #0]
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	bc80      	pop	{r7}
 800527e:	4770      	bx	lr
 8005280:	20000014 	.word	0x20000014

08005284 <__errno>:
 8005284:	4b01      	ldr	r3, [pc, #4]	; (800528c <__errno+0x8>)
 8005286:	6818      	ldr	r0, [r3, #0]
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	20000018 	.word	0x20000018

08005290 <__libc_init_array>:
 8005290:	b570      	push	{r4, r5, r6, lr}
 8005292:	2500      	movs	r5, #0
 8005294:	4e0c      	ldr	r6, [pc, #48]	; (80052c8 <__libc_init_array+0x38>)
 8005296:	4c0d      	ldr	r4, [pc, #52]	; (80052cc <__libc_init_array+0x3c>)
 8005298:	1ba4      	subs	r4, r4, r6
 800529a:	10a4      	asrs	r4, r4, #2
 800529c:	42a5      	cmp	r5, r4
 800529e:	d109      	bne.n	80052b4 <__libc_init_array+0x24>
 80052a0:	f002 fc4c 	bl	8007b3c <_init>
 80052a4:	2500      	movs	r5, #0
 80052a6:	4e0a      	ldr	r6, [pc, #40]	; (80052d0 <__libc_init_array+0x40>)
 80052a8:	4c0a      	ldr	r4, [pc, #40]	; (80052d4 <__libc_init_array+0x44>)
 80052aa:	1ba4      	subs	r4, r4, r6
 80052ac:	10a4      	asrs	r4, r4, #2
 80052ae:	42a5      	cmp	r5, r4
 80052b0:	d105      	bne.n	80052be <__libc_init_array+0x2e>
 80052b2:	bd70      	pop	{r4, r5, r6, pc}
 80052b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052b8:	4798      	blx	r3
 80052ba:	3501      	adds	r5, #1
 80052bc:	e7ee      	b.n	800529c <__libc_init_array+0xc>
 80052be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052c2:	4798      	blx	r3
 80052c4:	3501      	adds	r5, #1
 80052c6:	e7f2      	b.n	80052ae <__libc_init_array+0x1e>
 80052c8:	08007f18 	.word	0x08007f18
 80052cc:	08007f18 	.word	0x08007f18
 80052d0:	08007f18 	.word	0x08007f18
 80052d4:	08007f1c 	.word	0x08007f1c

080052d8 <__itoa>:
 80052d8:	1e93      	subs	r3, r2, #2
 80052da:	2b22      	cmp	r3, #34	; 0x22
 80052dc:	b510      	push	{r4, lr}
 80052de:	460c      	mov	r4, r1
 80052e0:	d904      	bls.n	80052ec <__itoa+0x14>
 80052e2:	2300      	movs	r3, #0
 80052e4:	461c      	mov	r4, r3
 80052e6:	700b      	strb	r3, [r1, #0]
 80052e8:	4620      	mov	r0, r4
 80052ea:	bd10      	pop	{r4, pc}
 80052ec:	2a0a      	cmp	r2, #10
 80052ee:	d109      	bne.n	8005304 <__itoa+0x2c>
 80052f0:	2800      	cmp	r0, #0
 80052f2:	da07      	bge.n	8005304 <__itoa+0x2c>
 80052f4:	232d      	movs	r3, #45	; 0x2d
 80052f6:	700b      	strb	r3, [r1, #0]
 80052f8:	2101      	movs	r1, #1
 80052fa:	4240      	negs	r0, r0
 80052fc:	4421      	add	r1, r4
 80052fe:	f000 fd23 	bl	8005d48 <__utoa>
 8005302:	e7f1      	b.n	80052e8 <__itoa+0x10>
 8005304:	2100      	movs	r1, #0
 8005306:	e7f9      	b.n	80052fc <__itoa+0x24>

08005308 <itoa>:
 8005308:	f7ff bfe6 	b.w	80052d8 <__itoa>

0800530c <memset>:
 800530c:	4603      	mov	r3, r0
 800530e:	4402      	add	r2, r0
 8005310:	4293      	cmp	r3, r2
 8005312:	d100      	bne.n	8005316 <memset+0xa>
 8005314:	4770      	bx	lr
 8005316:	f803 1b01 	strb.w	r1, [r3], #1
 800531a:	e7f9      	b.n	8005310 <memset+0x4>

0800531c <__cvt>:
 800531c:	2b00      	cmp	r3, #0
 800531e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005322:	461e      	mov	r6, r3
 8005324:	bfbb      	ittet	lt
 8005326:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800532a:	461e      	movlt	r6, r3
 800532c:	2300      	movge	r3, #0
 800532e:	232d      	movlt	r3, #45	; 0x2d
 8005330:	b088      	sub	sp, #32
 8005332:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005334:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8005338:	f027 0720 	bic.w	r7, r7, #32
 800533c:	2f46      	cmp	r7, #70	; 0x46
 800533e:	4614      	mov	r4, r2
 8005340:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005342:	700b      	strb	r3, [r1, #0]
 8005344:	d004      	beq.n	8005350 <__cvt+0x34>
 8005346:	2f45      	cmp	r7, #69	; 0x45
 8005348:	d100      	bne.n	800534c <__cvt+0x30>
 800534a:	3501      	adds	r5, #1
 800534c:	2302      	movs	r3, #2
 800534e:	e000      	b.n	8005352 <__cvt+0x36>
 8005350:	2303      	movs	r3, #3
 8005352:	aa07      	add	r2, sp, #28
 8005354:	9204      	str	r2, [sp, #16]
 8005356:	aa06      	add	r2, sp, #24
 8005358:	e9cd a202 	strd	sl, r2, [sp, #8]
 800535c:	e9cd 3500 	strd	r3, r5, [sp]
 8005360:	4622      	mov	r2, r4
 8005362:	4633      	mov	r3, r6
 8005364:	f000 fdbc 	bl	8005ee0 <_dtoa_r>
 8005368:	2f47      	cmp	r7, #71	; 0x47
 800536a:	4680      	mov	r8, r0
 800536c:	d102      	bne.n	8005374 <__cvt+0x58>
 800536e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005370:	07db      	lsls	r3, r3, #31
 8005372:	d526      	bpl.n	80053c2 <__cvt+0xa6>
 8005374:	2f46      	cmp	r7, #70	; 0x46
 8005376:	eb08 0905 	add.w	r9, r8, r5
 800537a:	d111      	bne.n	80053a0 <__cvt+0x84>
 800537c:	f898 3000 	ldrb.w	r3, [r8]
 8005380:	2b30      	cmp	r3, #48	; 0x30
 8005382:	d10a      	bne.n	800539a <__cvt+0x7e>
 8005384:	2200      	movs	r2, #0
 8005386:	2300      	movs	r3, #0
 8005388:	4620      	mov	r0, r4
 800538a:	4631      	mov	r1, r6
 800538c:	f7fb fb0c 	bl	80009a8 <__aeabi_dcmpeq>
 8005390:	b918      	cbnz	r0, 800539a <__cvt+0x7e>
 8005392:	f1c5 0501 	rsb	r5, r5, #1
 8005396:	f8ca 5000 	str.w	r5, [sl]
 800539a:	f8da 3000 	ldr.w	r3, [sl]
 800539e:	4499      	add	r9, r3
 80053a0:	2200      	movs	r2, #0
 80053a2:	2300      	movs	r3, #0
 80053a4:	4620      	mov	r0, r4
 80053a6:	4631      	mov	r1, r6
 80053a8:	f7fb fafe 	bl	80009a8 <__aeabi_dcmpeq>
 80053ac:	b938      	cbnz	r0, 80053be <__cvt+0xa2>
 80053ae:	2230      	movs	r2, #48	; 0x30
 80053b0:	9b07      	ldr	r3, [sp, #28]
 80053b2:	454b      	cmp	r3, r9
 80053b4:	d205      	bcs.n	80053c2 <__cvt+0xa6>
 80053b6:	1c59      	adds	r1, r3, #1
 80053b8:	9107      	str	r1, [sp, #28]
 80053ba:	701a      	strb	r2, [r3, #0]
 80053bc:	e7f8      	b.n	80053b0 <__cvt+0x94>
 80053be:	f8cd 901c 	str.w	r9, [sp, #28]
 80053c2:	4640      	mov	r0, r8
 80053c4:	9b07      	ldr	r3, [sp, #28]
 80053c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80053c8:	eba3 0308 	sub.w	r3, r3, r8
 80053cc:	6013      	str	r3, [r2, #0]
 80053ce:	b008      	add	sp, #32
 80053d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080053d4 <__exponent>:
 80053d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053d6:	2900      	cmp	r1, #0
 80053d8:	bfb4      	ite	lt
 80053da:	232d      	movlt	r3, #45	; 0x2d
 80053dc:	232b      	movge	r3, #43	; 0x2b
 80053de:	4604      	mov	r4, r0
 80053e0:	bfb8      	it	lt
 80053e2:	4249      	neglt	r1, r1
 80053e4:	2909      	cmp	r1, #9
 80053e6:	f804 2b02 	strb.w	r2, [r4], #2
 80053ea:	7043      	strb	r3, [r0, #1]
 80053ec:	dd21      	ble.n	8005432 <__exponent+0x5e>
 80053ee:	f10d 0307 	add.w	r3, sp, #7
 80053f2:	461f      	mov	r7, r3
 80053f4:	260a      	movs	r6, #10
 80053f6:	fb91 f5f6 	sdiv	r5, r1, r6
 80053fa:	fb06 1115 	mls	r1, r6, r5, r1
 80053fe:	2d09      	cmp	r5, #9
 8005400:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8005404:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005408:	f103 32ff 	add.w	r2, r3, #4294967295
 800540c:	4629      	mov	r1, r5
 800540e:	dc09      	bgt.n	8005424 <__exponent+0x50>
 8005410:	3130      	adds	r1, #48	; 0x30
 8005412:	3b02      	subs	r3, #2
 8005414:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005418:	42bb      	cmp	r3, r7
 800541a:	4622      	mov	r2, r4
 800541c:	d304      	bcc.n	8005428 <__exponent+0x54>
 800541e:	1a10      	subs	r0, r2, r0
 8005420:	b003      	add	sp, #12
 8005422:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005424:	4613      	mov	r3, r2
 8005426:	e7e6      	b.n	80053f6 <__exponent+0x22>
 8005428:	f813 2b01 	ldrb.w	r2, [r3], #1
 800542c:	f804 2b01 	strb.w	r2, [r4], #1
 8005430:	e7f2      	b.n	8005418 <__exponent+0x44>
 8005432:	2330      	movs	r3, #48	; 0x30
 8005434:	4419      	add	r1, r3
 8005436:	7083      	strb	r3, [r0, #2]
 8005438:	1d02      	adds	r2, r0, #4
 800543a:	70c1      	strb	r1, [r0, #3]
 800543c:	e7ef      	b.n	800541e <__exponent+0x4a>
	...

08005440 <_printf_float>:
 8005440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005444:	b091      	sub	sp, #68	; 0x44
 8005446:	460c      	mov	r4, r1
 8005448:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800544a:	4693      	mov	fp, r2
 800544c:	461e      	mov	r6, r3
 800544e:	4605      	mov	r5, r0
 8005450:	f001 fc74 	bl	8006d3c <_localeconv_r>
 8005454:	6803      	ldr	r3, [r0, #0]
 8005456:	4618      	mov	r0, r3
 8005458:	9309      	str	r3, [sp, #36]	; 0x24
 800545a:	f7fa fe79 	bl	8000150 <strlen>
 800545e:	2300      	movs	r3, #0
 8005460:	930e      	str	r3, [sp, #56]	; 0x38
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	900a      	str	r0, [sp, #40]	; 0x28
 8005466:	3307      	adds	r3, #7
 8005468:	f023 0307 	bic.w	r3, r3, #7
 800546c:	f103 0208 	add.w	r2, r3, #8
 8005470:	f894 8018 	ldrb.w	r8, [r4, #24]
 8005474:	f8d4 a000 	ldr.w	sl, [r4]
 8005478:	603a      	str	r2, [r7, #0]
 800547a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005482:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8005486:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800548a:	930b      	str	r3, [sp, #44]	; 0x2c
 800548c:	f04f 32ff 	mov.w	r2, #4294967295
 8005490:	4ba6      	ldr	r3, [pc, #664]	; (800572c <_printf_float+0x2ec>)
 8005492:	4638      	mov	r0, r7
 8005494:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005496:	f7fb fab9 	bl	8000a0c <__aeabi_dcmpun>
 800549a:	bb68      	cbnz	r0, 80054f8 <_printf_float+0xb8>
 800549c:	f04f 32ff 	mov.w	r2, #4294967295
 80054a0:	4ba2      	ldr	r3, [pc, #648]	; (800572c <_printf_float+0x2ec>)
 80054a2:	4638      	mov	r0, r7
 80054a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80054a6:	f7fb fa93 	bl	80009d0 <__aeabi_dcmple>
 80054aa:	bb28      	cbnz	r0, 80054f8 <_printf_float+0xb8>
 80054ac:	2200      	movs	r2, #0
 80054ae:	2300      	movs	r3, #0
 80054b0:	4638      	mov	r0, r7
 80054b2:	4649      	mov	r1, r9
 80054b4:	f7fb fa82 	bl	80009bc <__aeabi_dcmplt>
 80054b8:	b110      	cbz	r0, 80054c0 <_printf_float+0x80>
 80054ba:	232d      	movs	r3, #45	; 0x2d
 80054bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054c0:	4f9b      	ldr	r7, [pc, #620]	; (8005730 <_printf_float+0x2f0>)
 80054c2:	4b9c      	ldr	r3, [pc, #624]	; (8005734 <_printf_float+0x2f4>)
 80054c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054c8:	bf98      	it	ls
 80054ca:	461f      	movls	r7, r3
 80054cc:	2303      	movs	r3, #3
 80054ce:	f04f 0900 	mov.w	r9, #0
 80054d2:	6123      	str	r3, [r4, #16]
 80054d4:	f02a 0304 	bic.w	r3, sl, #4
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	9600      	str	r6, [sp, #0]
 80054dc:	465b      	mov	r3, fp
 80054de:	aa0f      	add	r2, sp, #60	; 0x3c
 80054e0:	4621      	mov	r1, r4
 80054e2:	4628      	mov	r0, r5
 80054e4:	f000 f9e2 	bl	80058ac <_printf_common>
 80054e8:	3001      	adds	r0, #1
 80054ea:	f040 8090 	bne.w	800560e <_printf_float+0x1ce>
 80054ee:	f04f 30ff 	mov.w	r0, #4294967295
 80054f2:	b011      	add	sp, #68	; 0x44
 80054f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054f8:	463a      	mov	r2, r7
 80054fa:	464b      	mov	r3, r9
 80054fc:	4638      	mov	r0, r7
 80054fe:	4649      	mov	r1, r9
 8005500:	f7fb fa84 	bl	8000a0c <__aeabi_dcmpun>
 8005504:	b110      	cbz	r0, 800550c <_printf_float+0xcc>
 8005506:	4f8c      	ldr	r7, [pc, #560]	; (8005738 <_printf_float+0x2f8>)
 8005508:	4b8c      	ldr	r3, [pc, #560]	; (800573c <_printf_float+0x2fc>)
 800550a:	e7db      	b.n	80054c4 <_printf_float+0x84>
 800550c:	6863      	ldr	r3, [r4, #4]
 800550e:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8005512:	1c59      	adds	r1, r3, #1
 8005514:	a80d      	add	r0, sp, #52	; 0x34
 8005516:	a90e      	add	r1, sp, #56	; 0x38
 8005518:	d140      	bne.n	800559c <_printf_float+0x15c>
 800551a:	2306      	movs	r3, #6
 800551c:	6063      	str	r3, [r4, #4]
 800551e:	f04f 0c00 	mov.w	ip, #0
 8005522:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8005526:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800552a:	6863      	ldr	r3, [r4, #4]
 800552c:	6022      	str	r2, [r4, #0]
 800552e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8005532:	9300      	str	r3, [sp, #0]
 8005534:	463a      	mov	r2, r7
 8005536:	464b      	mov	r3, r9
 8005538:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800553c:	4628      	mov	r0, r5
 800553e:	f7ff feed 	bl	800531c <__cvt>
 8005542:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8005546:	2b47      	cmp	r3, #71	; 0x47
 8005548:	4607      	mov	r7, r0
 800554a:	d109      	bne.n	8005560 <_printf_float+0x120>
 800554c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800554e:	1cd8      	adds	r0, r3, #3
 8005550:	db02      	blt.n	8005558 <_printf_float+0x118>
 8005552:	6862      	ldr	r2, [r4, #4]
 8005554:	4293      	cmp	r3, r2
 8005556:	dd47      	ble.n	80055e8 <_printf_float+0x1a8>
 8005558:	f1a8 0802 	sub.w	r8, r8, #2
 800555c:	fa5f f888 	uxtb.w	r8, r8
 8005560:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8005564:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005566:	d824      	bhi.n	80055b2 <_printf_float+0x172>
 8005568:	3901      	subs	r1, #1
 800556a:	4642      	mov	r2, r8
 800556c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005570:	910d      	str	r1, [sp, #52]	; 0x34
 8005572:	f7ff ff2f 	bl	80053d4 <__exponent>
 8005576:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005578:	4681      	mov	r9, r0
 800557a:	1813      	adds	r3, r2, r0
 800557c:	2a01      	cmp	r2, #1
 800557e:	6123      	str	r3, [r4, #16]
 8005580:	dc02      	bgt.n	8005588 <_printf_float+0x148>
 8005582:	6822      	ldr	r2, [r4, #0]
 8005584:	07d1      	lsls	r1, r2, #31
 8005586:	d501      	bpl.n	800558c <_printf_float+0x14c>
 8005588:	3301      	adds	r3, #1
 800558a:	6123      	str	r3, [r4, #16]
 800558c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0a2      	beq.n	80054da <_printf_float+0x9a>
 8005594:	232d      	movs	r3, #45	; 0x2d
 8005596:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800559a:	e79e      	b.n	80054da <_printf_float+0x9a>
 800559c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80055a0:	f000 816e 	beq.w	8005880 <_printf_float+0x440>
 80055a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80055a8:	d1b9      	bne.n	800551e <_printf_float+0xde>
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1b7      	bne.n	800551e <_printf_float+0xde>
 80055ae:	2301      	movs	r3, #1
 80055b0:	e7b4      	b.n	800551c <_printf_float+0xdc>
 80055b2:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80055b6:	d119      	bne.n	80055ec <_printf_float+0x1ac>
 80055b8:	2900      	cmp	r1, #0
 80055ba:	6863      	ldr	r3, [r4, #4]
 80055bc:	dd0c      	ble.n	80055d8 <_printf_float+0x198>
 80055be:	6121      	str	r1, [r4, #16]
 80055c0:	b913      	cbnz	r3, 80055c8 <_printf_float+0x188>
 80055c2:	6822      	ldr	r2, [r4, #0]
 80055c4:	07d2      	lsls	r2, r2, #31
 80055c6:	d502      	bpl.n	80055ce <_printf_float+0x18e>
 80055c8:	3301      	adds	r3, #1
 80055ca:	440b      	add	r3, r1
 80055cc:	6123      	str	r3, [r4, #16]
 80055ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055d0:	f04f 0900 	mov.w	r9, #0
 80055d4:	65a3      	str	r3, [r4, #88]	; 0x58
 80055d6:	e7d9      	b.n	800558c <_printf_float+0x14c>
 80055d8:	b913      	cbnz	r3, 80055e0 <_printf_float+0x1a0>
 80055da:	6822      	ldr	r2, [r4, #0]
 80055dc:	07d0      	lsls	r0, r2, #31
 80055de:	d501      	bpl.n	80055e4 <_printf_float+0x1a4>
 80055e0:	3302      	adds	r3, #2
 80055e2:	e7f3      	b.n	80055cc <_printf_float+0x18c>
 80055e4:	2301      	movs	r3, #1
 80055e6:	e7f1      	b.n	80055cc <_printf_float+0x18c>
 80055e8:	f04f 0867 	mov.w	r8, #103	; 0x67
 80055ec:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80055f0:	4293      	cmp	r3, r2
 80055f2:	db05      	blt.n	8005600 <_printf_float+0x1c0>
 80055f4:	6822      	ldr	r2, [r4, #0]
 80055f6:	6123      	str	r3, [r4, #16]
 80055f8:	07d1      	lsls	r1, r2, #31
 80055fa:	d5e8      	bpl.n	80055ce <_printf_float+0x18e>
 80055fc:	3301      	adds	r3, #1
 80055fe:	e7e5      	b.n	80055cc <_printf_float+0x18c>
 8005600:	2b00      	cmp	r3, #0
 8005602:	bfcc      	ite	gt
 8005604:	2301      	movgt	r3, #1
 8005606:	f1c3 0302 	rsble	r3, r3, #2
 800560a:	4413      	add	r3, r2
 800560c:	e7de      	b.n	80055cc <_printf_float+0x18c>
 800560e:	6823      	ldr	r3, [r4, #0]
 8005610:	055a      	lsls	r2, r3, #21
 8005612:	d407      	bmi.n	8005624 <_printf_float+0x1e4>
 8005614:	6923      	ldr	r3, [r4, #16]
 8005616:	463a      	mov	r2, r7
 8005618:	4659      	mov	r1, fp
 800561a:	4628      	mov	r0, r5
 800561c:	47b0      	blx	r6
 800561e:	3001      	adds	r0, #1
 8005620:	d129      	bne.n	8005676 <_printf_float+0x236>
 8005622:	e764      	b.n	80054ee <_printf_float+0xae>
 8005624:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8005628:	f240 80d7 	bls.w	80057da <_printf_float+0x39a>
 800562c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005630:	2200      	movs	r2, #0
 8005632:	2300      	movs	r3, #0
 8005634:	f7fb f9b8 	bl	80009a8 <__aeabi_dcmpeq>
 8005638:	b388      	cbz	r0, 800569e <_printf_float+0x25e>
 800563a:	2301      	movs	r3, #1
 800563c:	4a40      	ldr	r2, [pc, #256]	; (8005740 <_printf_float+0x300>)
 800563e:	4659      	mov	r1, fp
 8005640:	4628      	mov	r0, r5
 8005642:	47b0      	blx	r6
 8005644:	3001      	adds	r0, #1
 8005646:	f43f af52 	beq.w	80054ee <_printf_float+0xae>
 800564a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800564e:	429a      	cmp	r2, r3
 8005650:	db02      	blt.n	8005658 <_printf_float+0x218>
 8005652:	6823      	ldr	r3, [r4, #0]
 8005654:	07d8      	lsls	r0, r3, #31
 8005656:	d50e      	bpl.n	8005676 <_printf_float+0x236>
 8005658:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800565c:	4659      	mov	r1, fp
 800565e:	4628      	mov	r0, r5
 8005660:	47b0      	blx	r6
 8005662:	3001      	adds	r0, #1
 8005664:	f43f af43 	beq.w	80054ee <_printf_float+0xae>
 8005668:	2700      	movs	r7, #0
 800566a:	f104 081a 	add.w	r8, r4, #26
 800566e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005670:	3b01      	subs	r3, #1
 8005672:	42bb      	cmp	r3, r7
 8005674:	dc09      	bgt.n	800568a <_printf_float+0x24a>
 8005676:	6823      	ldr	r3, [r4, #0]
 8005678:	079f      	lsls	r7, r3, #30
 800567a:	f100 80fd 	bmi.w	8005878 <_printf_float+0x438>
 800567e:	68e0      	ldr	r0, [r4, #12]
 8005680:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005682:	4298      	cmp	r0, r3
 8005684:	bfb8      	it	lt
 8005686:	4618      	movlt	r0, r3
 8005688:	e733      	b.n	80054f2 <_printf_float+0xb2>
 800568a:	2301      	movs	r3, #1
 800568c:	4642      	mov	r2, r8
 800568e:	4659      	mov	r1, fp
 8005690:	4628      	mov	r0, r5
 8005692:	47b0      	blx	r6
 8005694:	3001      	adds	r0, #1
 8005696:	f43f af2a 	beq.w	80054ee <_printf_float+0xae>
 800569a:	3701      	adds	r7, #1
 800569c:	e7e7      	b.n	800566e <_printf_float+0x22e>
 800569e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	dc2b      	bgt.n	80056fc <_printf_float+0x2bc>
 80056a4:	2301      	movs	r3, #1
 80056a6:	4a26      	ldr	r2, [pc, #152]	; (8005740 <_printf_float+0x300>)
 80056a8:	4659      	mov	r1, fp
 80056aa:	4628      	mov	r0, r5
 80056ac:	47b0      	blx	r6
 80056ae:	3001      	adds	r0, #1
 80056b0:	f43f af1d 	beq.w	80054ee <_printf_float+0xae>
 80056b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056b6:	b923      	cbnz	r3, 80056c2 <_printf_float+0x282>
 80056b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056ba:	b913      	cbnz	r3, 80056c2 <_printf_float+0x282>
 80056bc:	6823      	ldr	r3, [r4, #0]
 80056be:	07d9      	lsls	r1, r3, #31
 80056c0:	d5d9      	bpl.n	8005676 <_printf_float+0x236>
 80056c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056c6:	4659      	mov	r1, fp
 80056c8:	4628      	mov	r0, r5
 80056ca:	47b0      	blx	r6
 80056cc:	3001      	adds	r0, #1
 80056ce:	f43f af0e 	beq.w	80054ee <_printf_float+0xae>
 80056d2:	f04f 0800 	mov.w	r8, #0
 80056d6:	f104 091a 	add.w	r9, r4, #26
 80056da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056dc:	425b      	negs	r3, r3
 80056de:	4543      	cmp	r3, r8
 80056e0:	dc01      	bgt.n	80056e6 <_printf_float+0x2a6>
 80056e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056e4:	e797      	b.n	8005616 <_printf_float+0x1d6>
 80056e6:	2301      	movs	r3, #1
 80056e8:	464a      	mov	r2, r9
 80056ea:	4659      	mov	r1, fp
 80056ec:	4628      	mov	r0, r5
 80056ee:	47b0      	blx	r6
 80056f0:	3001      	adds	r0, #1
 80056f2:	f43f aefc 	beq.w	80054ee <_printf_float+0xae>
 80056f6:	f108 0801 	add.w	r8, r8, #1
 80056fa:	e7ee      	b.n	80056da <_printf_float+0x29a>
 80056fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80056fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005700:	429a      	cmp	r2, r3
 8005702:	bfa8      	it	ge
 8005704:	461a      	movge	r2, r3
 8005706:	2a00      	cmp	r2, #0
 8005708:	4690      	mov	r8, r2
 800570a:	dd07      	ble.n	800571c <_printf_float+0x2dc>
 800570c:	4613      	mov	r3, r2
 800570e:	4659      	mov	r1, fp
 8005710:	463a      	mov	r2, r7
 8005712:	4628      	mov	r0, r5
 8005714:	47b0      	blx	r6
 8005716:	3001      	adds	r0, #1
 8005718:	f43f aee9 	beq.w	80054ee <_printf_float+0xae>
 800571c:	f104 031a 	add.w	r3, r4, #26
 8005720:	f04f 0a00 	mov.w	sl, #0
 8005724:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8005728:	930b      	str	r3, [sp, #44]	; 0x2c
 800572a:	e015      	b.n	8005758 <_printf_float+0x318>
 800572c:	7fefffff 	.word	0x7fefffff
 8005730:	08007c3c 	.word	0x08007c3c
 8005734:	08007c38 	.word	0x08007c38
 8005738:	08007c44 	.word	0x08007c44
 800573c:	08007c40 	.word	0x08007c40
 8005740:	08007c48 	.word	0x08007c48
 8005744:	2301      	movs	r3, #1
 8005746:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005748:	4659      	mov	r1, fp
 800574a:	4628      	mov	r0, r5
 800574c:	47b0      	blx	r6
 800574e:	3001      	adds	r0, #1
 8005750:	f43f aecd 	beq.w	80054ee <_printf_float+0xae>
 8005754:	f10a 0a01 	add.w	sl, sl, #1
 8005758:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800575c:	eba9 0308 	sub.w	r3, r9, r8
 8005760:	4553      	cmp	r3, sl
 8005762:	dcef      	bgt.n	8005744 <_printf_float+0x304>
 8005764:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005768:	429a      	cmp	r2, r3
 800576a:	444f      	add	r7, r9
 800576c:	db14      	blt.n	8005798 <_printf_float+0x358>
 800576e:	6823      	ldr	r3, [r4, #0]
 8005770:	07da      	lsls	r2, r3, #31
 8005772:	d411      	bmi.n	8005798 <_printf_float+0x358>
 8005774:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005776:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005778:	eba3 0209 	sub.w	r2, r3, r9
 800577c:	eba3 0901 	sub.w	r9, r3, r1
 8005780:	4591      	cmp	r9, r2
 8005782:	bfa8      	it	ge
 8005784:	4691      	movge	r9, r2
 8005786:	f1b9 0f00 	cmp.w	r9, #0
 800578a:	dc0d      	bgt.n	80057a8 <_printf_float+0x368>
 800578c:	2700      	movs	r7, #0
 800578e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005792:	f104 081a 	add.w	r8, r4, #26
 8005796:	e018      	b.n	80057ca <_printf_float+0x38a>
 8005798:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800579c:	4659      	mov	r1, fp
 800579e:	4628      	mov	r0, r5
 80057a0:	47b0      	blx	r6
 80057a2:	3001      	adds	r0, #1
 80057a4:	d1e6      	bne.n	8005774 <_printf_float+0x334>
 80057a6:	e6a2      	b.n	80054ee <_printf_float+0xae>
 80057a8:	464b      	mov	r3, r9
 80057aa:	463a      	mov	r2, r7
 80057ac:	4659      	mov	r1, fp
 80057ae:	4628      	mov	r0, r5
 80057b0:	47b0      	blx	r6
 80057b2:	3001      	adds	r0, #1
 80057b4:	d1ea      	bne.n	800578c <_printf_float+0x34c>
 80057b6:	e69a      	b.n	80054ee <_printf_float+0xae>
 80057b8:	2301      	movs	r3, #1
 80057ba:	4642      	mov	r2, r8
 80057bc:	4659      	mov	r1, fp
 80057be:	4628      	mov	r0, r5
 80057c0:	47b0      	blx	r6
 80057c2:	3001      	adds	r0, #1
 80057c4:	f43f ae93 	beq.w	80054ee <_printf_float+0xae>
 80057c8:	3701      	adds	r7, #1
 80057ca:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80057ce:	1a9b      	subs	r3, r3, r2
 80057d0:	eba3 0309 	sub.w	r3, r3, r9
 80057d4:	42bb      	cmp	r3, r7
 80057d6:	dcef      	bgt.n	80057b8 <_printf_float+0x378>
 80057d8:	e74d      	b.n	8005676 <_printf_float+0x236>
 80057da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80057dc:	2a01      	cmp	r2, #1
 80057de:	dc01      	bgt.n	80057e4 <_printf_float+0x3a4>
 80057e0:	07db      	lsls	r3, r3, #31
 80057e2:	d538      	bpl.n	8005856 <_printf_float+0x416>
 80057e4:	2301      	movs	r3, #1
 80057e6:	463a      	mov	r2, r7
 80057e8:	4659      	mov	r1, fp
 80057ea:	4628      	mov	r0, r5
 80057ec:	47b0      	blx	r6
 80057ee:	3001      	adds	r0, #1
 80057f0:	f43f ae7d 	beq.w	80054ee <_printf_float+0xae>
 80057f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057f8:	4659      	mov	r1, fp
 80057fa:	4628      	mov	r0, r5
 80057fc:	47b0      	blx	r6
 80057fe:	3001      	adds	r0, #1
 8005800:	f107 0701 	add.w	r7, r7, #1
 8005804:	f43f ae73 	beq.w	80054ee <_printf_float+0xae>
 8005808:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800580c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800580e:	2200      	movs	r2, #0
 8005810:	f103 38ff 	add.w	r8, r3, #4294967295
 8005814:	2300      	movs	r3, #0
 8005816:	f7fb f8c7 	bl	80009a8 <__aeabi_dcmpeq>
 800581a:	b9c0      	cbnz	r0, 800584e <_printf_float+0x40e>
 800581c:	4643      	mov	r3, r8
 800581e:	463a      	mov	r2, r7
 8005820:	4659      	mov	r1, fp
 8005822:	4628      	mov	r0, r5
 8005824:	47b0      	blx	r6
 8005826:	3001      	adds	r0, #1
 8005828:	d10d      	bne.n	8005846 <_printf_float+0x406>
 800582a:	e660      	b.n	80054ee <_printf_float+0xae>
 800582c:	2301      	movs	r3, #1
 800582e:	4642      	mov	r2, r8
 8005830:	4659      	mov	r1, fp
 8005832:	4628      	mov	r0, r5
 8005834:	47b0      	blx	r6
 8005836:	3001      	adds	r0, #1
 8005838:	f43f ae59 	beq.w	80054ee <_printf_float+0xae>
 800583c:	3701      	adds	r7, #1
 800583e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005840:	3b01      	subs	r3, #1
 8005842:	42bb      	cmp	r3, r7
 8005844:	dcf2      	bgt.n	800582c <_printf_float+0x3ec>
 8005846:	464b      	mov	r3, r9
 8005848:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800584c:	e6e4      	b.n	8005618 <_printf_float+0x1d8>
 800584e:	2700      	movs	r7, #0
 8005850:	f104 081a 	add.w	r8, r4, #26
 8005854:	e7f3      	b.n	800583e <_printf_float+0x3fe>
 8005856:	2301      	movs	r3, #1
 8005858:	e7e1      	b.n	800581e <_printf_float+0x3de>
 800585a:	2301      	movs	r3, #1
 800585c:	4642      	mov	r2, r8
 800585e:	4659      	mov	r1, fp
 8005860:	4628      	mov	r0, r5
 8005862:	47b0      	blx	r6
 8005864:	3001      	adds	r0, #1
 8005866:	f43f ae42 	beq.w	80054ee <_printf_float+0xae>
 800586a:	3701      	adds	r7, #1
 800586c:	68e3      	ldr	r3, [r4, #12]
 800586e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005870:	1a9b      	subs	r3, r3, r2
 8005872:	42bb      	cmp	r3, r7
 8005874:	dcf1      	bgt.n	800585a <_printf_float+0x41a>
 8005876:	e702      	b.n	800567e <_printf_float+0x23e>
 8005878:	2700      	movs	r7, #0
 800587a:	f104 0819 	add.w	r8, r4, #25
 800587e:	e7f5      	b.n	800586c <_printf_float+0x42c>
 8005880:	2b00      	cmp	r3, #0
 8005882:	f43f ae94 	beq.w	80055ae <_printf_float+0x16e>
 8005886:	f04f 0c00 	mov.w	ip, #0
 800588a:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800588e:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8005892:	6022      	str	r2, [r4, #0]
 8005894:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8005898:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800589c:	9300      	str	r3, [sp, #0]
 800589e:	463a      	mov	r2, r7
 80058a0:	464b      	mov	r3, r9
 80058a2:	4628      	mov	r0, r5
 80058a4:	f7ff fd3a 	bl	800531c <__cvt>
 80058a8:	4607      	mov	r7, r0
 80058aa:	e64f      	b.n	800554c <_printf_float+0x10c>

080058ac <_printf_common>:
 80058ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058b0:	4691      	mov	r9, r2
 80058b2:	461f      	mov	r7, r3
 80058b4:	688a      	ldr	r2, [r1, #8]
 80058b6:	690b      	ldr	r3, [r1, #16]
 80058b8:	4606      	mov	r6, r0
 80058ba:	4293      	cmp	r3, r2
 80058bc:	bfb8      	it	lt
 80058be:	4613      	movlt	r3, r2
 80058c0:	f8c9 3000 	str.w	r3, [r9]
 80058c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058c8:	460c      	mov	r4, r1
 80058ca:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058ce:	b112      	cbz	r2, 80058d6 <_printf_common+0x2a>
 80058d0:	3301      	adds	r3, #1
 80058d2:	f8c9 3000 	str.w	r3, [r9]
 80058d6:	6823      	ldr	r3, [r4, #0]
 80058d8:	0699      	lsls	r1, r3, #26
 80058da:	bf42      	ittt	mi
 80058dc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80058e0:	3302      	addmi	r3, #2
 80058e2:	f8c9 3000 	strmi.w	r3, [r9]
 80058e6:	6825      	ldr	r5, [r4, #0]
 80058e8:	f015 0506 	ands.w	r5, r5, #6
 80058ec:	d107      	bne.n	80058fe <_printf_common+0x52>
 80058ee:	f104 0a19 	add.w	sl, r4, #25
 80058f2:	68e3      	ldr	r3, [r4, #12]
 80058f4:	f8d9 2000 	ldr.w	r2, [r9]
 80058f8:	1a9b      	subs	r3, r3, r2
 80058fa:	42ab      	cmp	r3, r5
 80058fc:	dc29      	bgt.n	8005952 <_printf_common+0xa6>
 80058fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005902:	6822      	ldr	r2, [r4, #0]
 8005904:	3300      	adds	r3, #0
 8005906:	bf18      	it	ne
 8005908:	2301      	movne	r3, #1
 800590a:	0692      	lsls	r2, r2, #26
 800590c:	d42e      	bmi.n	800596c <_printf_common+0xc0>
 800590e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005912:	4639      	mov	r1, r7
 8005914:	4630      	mov	r0, r6
 8005916:	47c0      	blx	r8
 8005918:	3001      	adds	r0, #1
 800591a:	d021      	beq.n	8005960 <_printf_common+0xb4>
 800591c:	6823      	ldr	r3, [r4, #0]
 800591e:	68e5      	ldr	r5, [r4, #12]
 8005920:	f003 0306 	and.w	r3, r3, #6
 8005924:	2b04      	cmp	r3, #4
 8005926:	bf18      	it	ne
 8005928:	2500      	movne	r5, #0
 800592a:	f8d9 2000 	ldr.w	r2, [r9]
 800592e:	f04f 0900 	mov.w	r9, #0
 8005932:	bf08      	it	eq
 8005934:	1aad      	subeq	r5, r5, r2
 8005936:	68a3      	ldr	r3, [r4, #8]
 8005938:	6922      	ldr	r2, [r4, #16]
 800593a:	bf08      	it	eq
 800593c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005940:	4293      	cmp	r3, r2
 8005942:	bfc4      	itt	gt
 8005944:	1a9b      	subgt	r3, r3, r2
 8005946:	18ed      	addgt	r5, r5, r3
 8005948:	341a      	adds	r4, #26
 800594a:	454d      	cmp	r5, r9
 800594c:	d11a      	bne.n	8005984 <_printf_common+0xd8>
 800594e:	2000      	movs	r0, #0
 8005950:	e008      	b.n	8005964 <_printf_common+0xb8>
 8005952:	2301      	movs	r3, #1
 8005954:	4652      	mov	r2, sl
 8005956:	4639      	mov	r1, r7
 8005958:	4630      	mov	r0, r6
 800595a:	47c0      	blx	r8
 800595c:	3001      	adds	r0, #1
 800595e:	d103      	bne.n	8005968 <_printf_common+0xbc>
 8005960:	f04f 30ff 	mov.w	r0, #4294967295
 8005964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005968:	3501      	adds	r5, #1
 800596a:	e7c2      	b.n	80058f2 <_printf_common+0x46>
 800596c:	2030      	movs	r0, #48	; 0x30
 800596e:	18e1      	adds	r1, r4, r3
 8005970:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005974:	1c5a      	adds	r2, r3, #1
 8005976:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800597a:	4422      	add	r2, r4
 800597c:	3302      	adds	r3, #2
 800597e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005982:	e7c4      	b.n	800590e <_printf_common+0x62>
 8005984:	2301      	movs	r3, #1
 8005986:	4622      	mov	r2, r4
 8005988:	4639      	mov	r1, r7
 800598a:	4630      	mov	r0, r6
 800598c:	47c0      	blx	r8
 800598e:	3001      	adds	r0, #1
 8005990:	d0e6      	beq.n	8005960 <_printf_common+0xb4>
 8005992:	f109 0901 	add.w	r9, r9, #1
 8005996:	e7d8      	b.n	800594a <_printf_common+0x9e>

08005998 <_printf_i>:
 8005998:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800599c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80059a0:	460c      	mov	r4, r1
 80059a2:	7e09      	ldrb	r1, [r1, #24]
 80059a4:	b085      	sub	sp, #20
 80059a6:	296e      	cmp	r1, #110	; 0x6e
 80059a8:	4617      	mov	r7, r2
 80059aa:	4606      	mov	r6, r0
 80059ac:	4698      	mov	r8, r3
 80059ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059b0:	f000 80b3 	beq.w	8005b1a <_printf_i+0x182>
 80059b4:	d822      	bhi.n	80059fc <_printf_i+0x64>
 80059b6:	2963      	cmp	r1, #99	; 0x63
 80059b8:	d036      	beq.n	8005a28 <_printf_i+0x90>
 80059ba:	d80a      	bhi.n	80059d2 <_printf_i+0x3a>
 80059bc:	2900      	cmp	r1, #0
 80059be:	f000 80b9 	beq.w	8005b34 <_printf_i+0x19c>
 80059c2:	2958      	cmp	r1, #88	; 0x58
 80059c4:	f000 8083 	beq.w	8005ace <_printf_i+0x136>
 80059c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059cc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80059d0:	e032      	b.n	8005a38 <_printf_i+0xa0>
 80059d2:	2964      	cmp	r1, #100	; 0x64
 80059d4:	d001      	beq.n	80059da <_printf_i+0x42>
 80059d6:	2969      	cmp	r1, #105	; 0x69
 80059d8:	d1f6      	bne.n	80059c8 <_printf_i+0x30>
 80059da:	6820      	ldr	r0, [r4, #0]
 80059dc:	6813      	ldr	r3, [r2, #0]
 80059de:	0605      	lsls	r5, r0, #24
 80059e0:	f103 0104 	add.w	r1, r3, #4
 80059e4:	d52a      	bpl.n	8005a3c <_printf_i+0xa4>
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	6011      	str	r1, [r2, #0]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	da03      	bge.n	80059f6 <_printf_i+0x5e>
 80059ee:	222d      	movs	r2, #45	; 0x2d
 80059f0:	425b      	negs	r3, r3
 80059f2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80059f6:	486f      	ldr	r0, [pc, #444]	; (8005bb4 <_printf_i+0x21c>)
 80059f8:	220a      	movs	r2, #10
 80059fa:	e039      	b.n	8005a70 <_printf_i+0xd8>
 80059fc:	2973      	cmp	r1, #115	; 0x73
 80059fe:	f000 809d 	beq.w	8005b3c <_printf_i+0x1a4>
 8005a02:	d808      	bhi.n	8005a16 <_printf_i+0x7e>
 8005a04:	296f      	cmp	r1, #111	; 0x6f
 8005a06:	d020      	beq.n	8005a4a <_printf_i+0xb2>
 8005a08:	2970      	cmp	r1, #112	; 0x70
 8005a0a:	d1dd      	bne.n	80059c8 <_printf_i+0x30>
 8005a0c:	6823      	ldr	r3, [r4, #0]
 8005a0e:	f043 0320 	orr.w	r3, r3, #32
 8005a12:	6023      	str	r3, [r4, #0]
 8005a14:	e003      	b.n	8005a1e <_printf_i+0x86>
 8005a16:	2975      	cmp	r1, #117	; 0x75
 8005a18:	d017      	beq.n	8005a4a <_printf_i+0xb2>
 8005a1a:	2978      	cmp	r1, #120	; 0x78
 8005a1c:	d1d4      	bne.n	80059c8 <_printf_i+0x30>
 8005a1e:	2378      	movs	r3, #120	; 0x78
 8005a20:	4865      	ldr	r0, [pc, #404]	; (8005bb8 <_printf_i+0x220>)
 8005a22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005a26:	e055      	b.n	8005ad4 <_printf_i+0x13c>
 8005a28:	6813      	ldr	r3, [r2, #0]
 8005a2a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a2e:	1d19      	adds	r1, r3, #4
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	6011      	str	r1, [r2, #0]
 8005a34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e08c      	b.n	8005b56 <_printf_i+0x1be>
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a42:	6011      	str	r1, [r2, #0]
 8005a44:	bf18      	it	ne
 8005a46:	b21b      	sxthne	r3, r3
 8005a48:	e7cf      	b.n	80059ea <_printf_i+0x52>
 8005a4a:	6813      	ldr	r3, [r2, #0]
 8005a4c:	6825      	ldr	r5, [r4, #0]
 8005a4e:	1d18      	adds	r0, r3, #4
 8005a50:	6010      	str	r0, [r2, #0]
 8005a52:	0628      	lsls	r0, r5, #24
 8005a54:	d501      	bpl.n	8005a5a <_printf_i+0xc2>
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	e002      	b.n	8005a60 <_printf_i+0xc8>
 8005a5a:	0668      	lsls	r0, r5, #25
 8005a5c:	d5fb      	bpl.n	8005a56 <_printf_i+0xbe>
 8005a5e:	881b      	ldrh	r3, [r3, #0]
 8005a60:	296f      	cmp	r1, #111	; 0x6f
 8005a62:	bf14      	ite	ne
 8005a64:	220a      	movne	r2, #10
 8005a66:	2208      	moveq	r2, #8
 8005a68:	4852      	ldr	r0, [pc, #328]	; (8005bb4 <_printf_i+0x21c>)
 8005a6a:	2100      	movs	r1, #0
 8005a6c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a70:	6865      	ldr	r5, [r4, #4]
 8005a72:	2d00      	cmp	r5, #0
 8005a74:	60a5      	str	r5, [r4, #8]
 8005a76:	f2c0 8095 	blt.w	8005ba4 <_printf_i+0x20c>
 8005a7a:	6821      	ldr	r1, [r4, #0]
 8005a7c:	f021 0104 	bic.w	r1, r1, #4
 8005a80:	6021      	str	r1, [r4, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d13d      	bne.n	8005b02 <_printf_i+0x16a>
 8005a86:	2d00      	cmp	r5, #0
 8005a88:	f040 808e 	bne.w	8005ba8 <_printf_i+0x210>
 8005a8c:	4665      	mov	r5, ip
 8005a8e:	2a08      	cmp	r2, #8
 8005a90:	d10b      	bne.n	8005aaa <_printf_i+0x112>
 8005a92:	6823      	ldr	r3, [r4, #0]
 8005a94:	07db      	lsls	r3, r3, #31
 8005a96:	d508      	bpl.n	8005aaa <_printf_i+0x112>
 8005a98:	6923      	ldr	r3, [r4, #16]
 8005a9a:	6862      	ldr	r2, [r4, #4]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	bfde      	ittt	le
 8005aa0:	2330      	movle	r3, #48	; 0x30
 8005aa2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005aa6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005aaa:	ebac 0305 	sub.w	r3, ip, r5
 8005aae:	6123      	str	r3, [r4, #16]
 8005ab0:	f8cd 8000 	str.w	r8, [sp]
 8005ab4:	463b      	mov	r3, r7
 8005ab6:	aa03      	add	r2, sp, #12
 8005ab8:	4621      	mov	r1, r4
 8005aba:	4630      	mov	r0, r6
 8005abc:	f7ff fef6 	bl	80058ac <_printf_common>
 8005ac0:	3001      	adds	r0, #1
 8005ac2:	d14d      	bne.n	8005b60 <_printf_i+0x1c8>
 8005ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ac8:	b005      	add	sp, #20
 8005aca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ace:	4839      	ldr	r0, [pc, #228]	; (8005bb4 <_printf_i+0x21c>)
 8005ad0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005ad4:	6813      	ldr	r3, [r2, #0]
 8005ad6:	6821      	ldr	r1, [r4, #0]
 8005ad8:	1d1d      	adds	r5, r3, #4
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	6015      	str	r5, [r2, #0]
 8005ade:	060a      	lsls	r2, r1, #24
 8005ae0:	d50b      	bpl.n	8005afa <_printf_i+0x162>
 8005ae2:	07ca      	lsls	r2, r1, #31
 8005ae4:	bf44      	itt	mi
 8005ae6:	f041 0120 	orrmi.w	r1, r1, #32
 8005aea:	6021      	strmi	r1, [r4, #0]
 8005aec:	b91b      	cbnz	r3, 8005af6 <_printf_i+0x15e>
 8005aee:	6822      	ldr	r2, [r4, #0]
 8005af0:	f022 0220 	bic.w	r2, r2, #32
 8005af4:	6022      	str	r2, [r4, #0]
 8005af6:	2210      	movs	r2, #16
 8005af8:	e7b7      	b.n	8005a6a <_printf_i+0xd2>
 8005afa:	064d      	lsls	r5, r1, #25
 8005afc:	bf48      	it	mi
 8005afe:	b29b      	uxthmi	r3, r3
 8005b00:	e7ef      	b.n	8005ae2 <_printf_i+0x14a>
 8005b02:	4665      	mov	r5, ip
 8005b04:	fbb3 f1f2 	udiv	r1, r3, r2
 8005b08:	fb02 3311 	mls	r3, r2, r1, r3
 8005b0c:	5cc3      	ldrb	r3, [r0, r3]
 8005b0e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005b12:	460b      	mov	r3, r1
 8005b14:	2900      	cmp	r1, #0
 8005b16:	d1f5      	bne.n	8005b04 <_printf_i+0x16c>
 8005b18:	e7b9      	b.n	8005a8e <_printf_i+0xf6>
 8005b1a:	6813      	ldr	r3, [r2, #0]
 8005b1c:	6825      	ldr	r5, [r4, #0]
 8005b1e:	1d18      	adds	r0, r3, #4
 8005b20:	6961      	ldr	r1, [r4, #20]
 8005b22:	6010      	str	r0, [r2, #0]
 8005b24:	0628      	lsls	r0, r5, #24
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	d501      	bpl.n	8005b2e <_printf_i+0x196>
 8005b2a:	6019      	str	r1, [r3, #0]
 8005b2c:	e002      	b.n	8005b34 <_printf_i+0x19c>
 8005b2e:	066a      	lsls	r2, r5, #25
 8005b30:	d5fb      	bpl.n	8005b2a <_printf_i+0x192>
 8005b32:	8019      	strh	r1, [r3, #0]
 8005b34:	2300      	movs	r3, #0
 8005b36:	4665      	mov	r5, ip
 8005b38:	6123      	str	r3, [r4, #16]
 8005b3a:	e7b9      	b.n	8005ab0 <_printf_i+0x118>
 8005b3c:	6813      	ldr	r3, [r2, #0]
 8005b3e:	1d19      	adds	r1, r3, #4
 8005b40:	6011      	str	r1, [r2, #0]
 8005b42:	681d      	ldr	r5, [r3, #0]
 8005b44:	6862      	ldr	r2, [r4, #4]
 8005b46:	2100      	movs	r1, #0
 8005b48:	4628      	mov	r0, r5
 8005b4a:	f001 f971 	bl	8006e30 <memchr>
 8005b4e:	b108      	cbz	r0, 8005b54 <_printf_i+0x1bc>
 8005b50:	1b40      	subs	r0, r0, r5
 8005b52:	6060      	str	r0, [r4, #4]
 8005b54:	6863      	ldr	r3, [r4, #4]
 8005b56:	6123      	str	r3, [r4, #16]
 8005b58:	2300      	movs	r3, #0
 8005b5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b5e:	e7a7      	b.n	8005ab0 <_printf_i+0x118>
 8005b60:	6923      	ldr	r3, [r4, #16]
 8005b62:	462a      	mov	r2, r5
 8005b64:	4639      	mov	r1, r7
 8005b66:	4630      	mov	r0, r6
 8005b68:	47c0      	blx	r8
 8005b6a:	3001      	adds	r0, #1
 8005b6c:	d0aa      	beq.n	8005ac4 <_printf_i+0x12c>
 8005b6e:	6823      	ldr	r3, [r4, #0]
 8005b70:	079b      	lsls	r3, r3, #30
 8005b72:	d413      	bmi.n	8005b9c <_printf_i+0x204>
 8005b74:	68e0      	ldr	r0, [r4, #12]
 8005b76:	9b03      	ldr	r3, [sp, #12]
 8005b78:	4298      	cmp	r0, r3
 8005b7a:	bfb8      	it	lt
 8005b7c:	4618      	movlt	r0, r3
 8005b7e:	e7a3      	b.n	8005ac8 <_printf_i+0x130>
 8005b80:	2301      	movs	r3, #1
 8005b82:	464a      	mov	r2, r9
 8005b84:	4639      	mov	r1, r7
 8005b86:	4630      	mov	r0, r6
 8005b88:	47c0      	blx	r8
 8005b8a:	3001      	adds	r0, #1
 8005b8c:	d09a      	beq.n	8005ac4 <_printf_i+0x12c>
 8005b8e:	3501      	adds	r5, #1
 8005b90:	68e3      	ldr	r3, [r4, #12]
 8005b92:	9a03      	ldr	r2, [sp, #12]
 8005b94:	1a9b      	subs	r3, r3, r2
 8005b96:	42ab      	cmp	r3, r5
 8005b98:	dcf2      	bgt.n	8005b80 <_printf_i+0x1e8>
 8005b9a:	e7eb      	b.n	8005b74 <_printf_i+0x1dc>
 8005b9c:	2500      	movs	r5, #0
 8005b9e:	f104 0919 	add.w	r9, r4, #25
 8005ba2:	e7f5      	b.n	8005b90 <_printf_i+0x1f8>
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d1ac      	bne.n	8005b02 <_printf_i+0x16a>
 8005ba8:	7803      	ldrb	r3, [r0, #0]
 8005baa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bb2:	e76c      	b.n	8005a8e <_printf_i+0xf6>
 8005bb4:	08007c4a 	.word	0x08007c4a
 8005bb8:	08007c5b 	.word	0x08007c5b

08005bbc <iprintf>:
 8005bbc:	b40f      	push	{r0, r1, r2, r3}
 8005bbe:	4b0a      	ldr	r3, [pc, #40]	; (8005be8 <iprintf+0x2c>)
 8005bc0:	b513      	push	{r0, r1, r4, lr}
 8005bc2:	681c      	ldr	r4, [r3, #0]
 8005bc4:	b124      	cbz	r4, 8005bd0 <iprintf+0x14>
 8005bc6:	69a3      	ldr	r3, [r4, #24]
 8005bc8:	b913      	cbnz	r3, 8005bd0 <iprintf+0x14>
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f001 f82c 	bl	8006c28 <__sinit>
 8005bd0:	ab05      	add	r3, sp, #20
 8005bd2:	9a04      	ldr	r2, [sp, #16]
 8005bd4:	68a1      	ldr	r1, [r4, #8]
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	9301      	str	r3, [sp, #4]
 8005bda:	f001 fcfb 	bl	80075d4 <_vfiprintf_r>
 8005bde:	b002      	add	sp, #8
 8005be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be4:	b004      	add	sp, #16
 8005be6:	4770      	bx	lr
 8005be8:	20000018 	.word	0x20000018

08005bec <setvbuf>:
 8005bec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005bf0:	461d      	mov	r5, r3
 8005bf2:	4b51      	ldr	r3, [pc, #324]	; (8005d38 <setvbuf+0x14c>)
 8005bf4:	4604      	mov	r4, r0
 8005bf6:	681e      	ldr	r6, [r3, #0]
 8005bf8:	460f      	mov	r7, r1
 8005bfa:	4690      	mov	r8, r2
 8005bfc:	b126      	cbz	r6, 8005c08 <setvbuf+0x1c>
 8005bfe:	69b3      	ldr	r3, [r6, #24]
 8005c00:	b913      	cbnz	r3, 8005c08 <setvbuf+0x1c>
 8005c02:	4630      	mov	r0, r6
 8005c04:	f001 f810 	bl	8006c28 <__sinit>
 8005c08:	4b4c      	ldr	r3, [pc, #304]	; (8005d3c <setvbuf+0x150>)
 8005c0a:	429c      	cmp	r4, r3
 8005c0c:	d152      	bne.n	8005cb4 <setvbuf+0xc8>
 8005c0e:	6874      	ldr	r4, [r6, #4]
 8005c10:	f1b8 0f02 	cmp.w	r8, #2
 8005c14:	d006      	beq.n	8005c24 <setvbuf+0x38>
 8005c16:	f1b8 0f01 	cmp.w	r8, #1
 8005c1a:	f200 8089 	bhi.w	8005d30 <setvbuf+0x144>
 8005c1e:	2d00      	cmp	r5, #0
 8005c20:	f2c0 8086 	blt.w	8005d30 <setvbuf+0x144>
 8005c24:	4621      	mov	r1, r4
 8005c26:	4630      	mov	r0, r6
 8005c28:	f000 ff94 	bl	8006b54 <_fflush_r>
 8005c2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c2e:	b141      	cbz	r1, 8005c42 <setvbuf+0x56>
 8005c30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c34:	4299      	cmp	r1, r3
 8005c36:	d002      	beq.n	8005c3e <setvbuf+0x52>
 8005c38:	4630      	mov	r0, r6
 8005c3a:	f001 fbfd 	bl	8007438 <_free_r>
 8005c3e:	2300      	movs	r3, #0
 8005c40:	6363      	str	r3, [r4, #52]	; 0x34
 8005c42:	2300      	movs	r3, #0
 8005c44:	61a3      	str	r3, [r4, #24]
 8005c46:	6063      	str	r3, [r4, #4]
 8005c48:	89a3      	ldrh	r3, [r4, #12]
 8005c4a:	061b      	lsls	r3, r3, #24
 8005c4c:	d503      	bpl.n	8005c56 <setvbuf+0x6a>
 8005c4e:	6921      	ldr	r1, [r4, #16]
 8005c50:	4630      	mov	r0, r6
 8005c52:	f001 fbf1 	bl	8007438 <_free_r>
 8005c56:	89a3      	ldrh	r3, [r4, #12]
 8005c58:	f1b8 0f02 	cmp.w	r8, #2
 8005c5c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005c60:	f023 0303 	bic.w	r3, r3, #3
 8005c64:	81a3      	strh	r3, [r4, #12]
 8005c66:	d05d      	beq.n	8005d24 <setvbuf+0x138>
 8005c68:	ab01      	add	r3, sp, #4
 8005c6a:	466a      	mov	r2, sp
 8005c6c:	4621      	mov	r1, r4
 8005c6e:	4630      	mov	r0, r6
 8005c70:	f001 f872 	bl	8006d58 <__swhatbuf_r>
 8005c74:	89a3      	ldrh	r3, [r4, #12]
 8005c76:	4318      	orrs	r0, r3
 8005c78:	81a0      	strh	r0, [r4, #12]
 8005c7a:	bb2d      	cbnz	r5, 8005cc8 <setvbuf+0xdc>
 8005c7c:	9d00      	ldr	r5, [sp, #0]
 8005c7e:	4628      	mov	r0, r5
 8005c80:	f001 f8ce 	bl	8006e20 <malloc>
 8005c84:	4607      	mov	r7, r0
 8005c86:	2800      	cmp	r0, #0
 8005c88:	d14e      	bne.n	8005d28 <setvbuf+0x13c>
 8005c8a:	f8dd 9000 	ldr.w	r9, [sp]
 8005c8e:	45a9      	cmp	r9, r5
 8005c90:	d13c      	bne.n	8005d0c <setvbuf+0x120>
 8005c92:	f04f 30ff 	mov.w	r0, #4294967295
 8005c96:	89a3      	ldrh	r3, [r4, #12]
 8005c98:	f043 0302 	orr.w	r3, r3, #2
 8005c9c:	81a3      	strh	r3, [r4, #12]
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	60a3      	str	r3, [r4, #8]
 8005ca2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005ca6:	6023      	str	r3, [r4, #0]
 8005ca8:	6123      	str	r3, [r4, #16]
 8005caa:	2301      	movs	r3, #1
 8005cac:	6163      	str	r3, [r4, #20]
 8005cae:	b003      	add	sp, #12
 8005cb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005cb4:	4b22      	ldr	r3, [pc, #136]	; (8005d40 <setvbuf+0x154>)
 8005cb6:	429c      	cmp	r4, r3
 8005cb8:	d101      	bne.n	8005cbe <setvbuf+0xd2>
 8005cba:	68b4      	ldr	r4, [r6, #8]
 8005cbc:	e7a8      	b.n	8005c10 <setvbuf+0x24>
 8005cbe:	4b21      	ldr	r3, [pc, #132]	; (8005d44 <setvbuf+0x158>)
 8005cc0:	429c      	cmp	r4, r3
 8005cc2:	bf08      	it	eq
 8005cc4:	68f4      	ldreq	r4, [r6, #12]
 8005cc6:	e7a3      	b.n	8005c10 <setvbuf+0x24>
 8005cc8:	2f00      	cmp	r7, #0
 8005cca:	d0d8      	beq.n	8005c7e <setvbuf+0x92>
 8005ccc:	69b3      	ldr	r3, [r6, #24]
 8005cce:	b913      	cbnz	r3, 8005cd6 <setvbuf+0xea>
 8005cd0:	4630      	mov	r0, r6
 8005cd2:	f000 ffa9 	bl	8006c28 <__sinit>
 8005cd6:	f1b8 0f01 	cmp.w	r8, #1
 8005cda:	bf08      	it	eq
 8005cdc:	89a3      	ldrheq	r3, [r4, #12]
 8005cde:	6027      	str	r7, [r4, #0]
 8005ce0:	bf04      	itt	eq
 8005ce2:	f043 0301 	orreq.w	r3, r3, #1
 8005ce6:	81a3      	strheq	r3, [r4, #12]
 8005ce8:	89a3      	ldrh	r3, [r4, #12]
 8005cea:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8005cee:	f013 0008 	ands.w	r0, r3, #8
 8005cf2:	d01b      	beq.n	8005d2c <setvbuf+0x140>
 8005cf4:	f013 0001 	ands.w	r0, r3, #1
 8005cf8:	f04f 0300 	mov.w	r3, #0
 8005cfc:	bf1f      	itttt	ne
 8005cfe:	426d      	negne	r5, r5
 8005d00:	60a3      	strne	r3, [r4, #8]
 8005d02:	61a5      	strne	r5, [r4, #24]
 8005d04:	4618      	movne	r0, r3
 8005d06:	bf08      	it	eq
 8005d08:	60a5      	streq	r5, [r4, #8]
 8005d0a:	e7d0      	b.n	8005cae <setvbuf+0xc2>
 8005d0c:	4648      	mov	r0, r9
 8005d0e:	f001 f887 	bl	8006e20 <malloc>
 8005d12:	4607      	mov	r7, r0
 8005d14:	2800      	cmp	r0, #0
 8005d16:	d0bc      	beq.n	8005c92 <setvbuf+0xa6>
 8005d18:	89a3      	ldrh	r3, [r4, #12]
 8005d1a:	464d      	mov	r5, r9
 8005d1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d20:	81a3      	strh	r3, [r4, #12]
 8005d22:	e7d3      	b.n	8005ccc <setvbuf+0xe0>
 8005d24:	2000      	movs	r0, #0
 8005d26:	e7b6      	b.n	8005c96 <setvbuf+0xaa>
 8005d28:	46a9      	mov	r9, r5
 8005d2a:	e7f5      	b.n	8005d18 <setvbuf+0x12c>
 8005d2c:	60a0      	str	r0, [r4, #8]
 8005d2e:	e7be      	b.n	8005cae <setvbuf+0xc2>
 8005d30:	f04f 30ff 	mov.w	r0, #4294967295
 8005d34:	e7bb      	b.n	8005cae <setvbuf+0xc2>
 8005d36:	bf00      	nop
 8005d38:	20000018 	.word	0x20000018
 8005d3c:	08007cc0 	.word	0x08007cc0
 8005d40:	08007ce0 	.word	0x08007ce0
 8005d44:	08007ca0 	.word	0x08007ca0

08005d48 <__utoa>:
 8005d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d4a:	b08b      	sub	sp, #44	; 0x2c
 8005d4c:	4605      	mov	r5, r0
 8005d4e:	460c      	mov	r4, r1
 8005d50:	466e      	mov	r6, sp
 8005d52:	4b1b      	ldr	r3, [pc, #108]	; (8005dc0 <__utoa+0x78>)
 8005d54:	f103 0c20 	add.w	ip, r3, #32
 8005d58:	4637      	mov	r7, r6
 8005d5a:	6818      	ldr	r0, [r3, #0]
 8005d5c:	6859      	ldr	r1, [r3, #4]
 8005d5e:	3308      	adds	r3, #8
 8005d60:	c703      	stmia	r7!, {r0, r1}
 8005d62:	4563      	cmp	r3, ip
 8005d64:	463e      	mov	r6, r7
 8005d66:	d1f7      	bne.n	8005d58 <__utoa+0x10>
 8005d68:	6818      	ldr	r0, [r3, #0]
 8005d6a:	791b      	ldrb	r3, [r3, #4]
 8005d6c:	6038      	str	r0, [r7, #0]
 8005d6e:	713b      	strb	r3, [r7, #4]
 8005d70:	1e93      	subs	r3, r2, #2
 8005d72:	2b22      	cmp	r3, #34	; 0x22
 8005d74:	f04f 0300 	mov.w	r3, #0
 8005d78:	d904      	bls.n	8005d84 <__utoa+0x3c>
 8005d7a:	7023      	strb	r3, [r4, #0]
 8005d7c:	461c      	mov	r4, r3
 8005d7e:	4620      	mov	r0, r4
 8005d80:	b00b      	add	sp, #44	; 0x2c
 8005d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d84:	1e66      	subs	r6, r4, #1
 8005d86:	fbb5 f0f2 	udiv	r0, r5, r2
 8005d8a:	fb02 5510 	mls	r5, r2, r0, r5
 8005d8e:	af0a      	add	r7, sp, #40	; 0x28
 8005d90:	443d      	add	r5, r7
 8005d92:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8005d96:	1c59      	adds	r1, r3, #1
 8005d98:	f806 5f01 	strb.w	r5, [r6, #1]!
 8005d9c:	4605      	mov	r5, r0
 8005d9e:	b968      	cbnz	r0, 8005dbc <__utoa+0x74>
 8005da0:	4622      	mov	r2, r4
 8005da2:	5460      	strb	r0, [r4, r1]
 8005da4:	4423      	add	r3, r4
 8005da6:	1b19      	subs	r1, r3, r4
 8005da8:	1b10      	subs	r0, r2, r4
 8005daa:	4281      	cmp	r1, r0
 8005dac:	dde7      	ble.n	8005d7e <__utoa+0x36>
 8005dae:	7811      	ldrb	r1, [r2, #0]
 8005db0:	7818      	ldrb	r0, [r3, #0]
 8005db2:	f802 0b01 	strb.w	r0, [r2], #1
 8005db6:	f803 1901 	strb.w	r1, [r3], #-1
 8005dba:	e7f4      	b.n	8005da6 <__utoa+0x5e>
 8005dbc:	460b      	mov	r3, r1
 8005dbe:	e7e2      	b.n	8005d86 <__utoa+0x3e>
 8005dc0:	08007c6c 	.word	0x08007c6c

08005dc4 <quorem>:
 8005dc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc8:	6903      	ldr	r3, [r0, #16]
 8005dca:	690c      	ldr	r4, [r1, #16]
 8005dcc:	4680      	mov	r8, r0
 8005dce:	42a3      	cmp	r3, r4
 8005dd0:	f2c0 8084 	blt.w	8005edc <quorem+0x118>
 8005dd4:	3c01      	subs	r4, #1
 8005dd6:	f101 0714 	add.w	r7, r1, #20
 8005dda:	f100 0614 	add.w	r6, r0, #20
 8005dde:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005de2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005de6:	3501      	adds	r5, #1
 8005de8:	fbb0 f5f5 	udiv	r5, r0, r5
 8005dec:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005df0:	eb06 030c 	add.w	r3, r6, ip
 8005df4:	eb07 090c 	add.w	r9, r7, ip
 8005df8:	9301      	str	r3, [sp, #4]
 8005dfa:	b39d      	cbz	r5, 8005e64 <quorem+0xa0>
 8005dfc:	f04f 0a00 	mov.w	sl, #0
 8005e00:	4638      	mov	r0, r7
 8005e02:	46b6      	mov	lr, r6
 8005e04:	46d3      	mov	fp, sl
 8005e06:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e0a:	b293      	uxth	r3, r2
 8005e0c:	fb05 a303 	mla	r3, r5, r3, sl
 8005e10:	0c12      	lsrs	r2, r2, #16
 8005e12:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e16:	fb05 a202 	mla	r2, r5, r2, sl
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	ebab 0303 	sub.w	r3, fp, r3
 8005e20:	f8de b000 	ldr.w	fp, [lr]
 8005e24:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005e28:	fa1f fb8b 	uxth.w	fp, fp
 8005e2c:	445b      	add	r3, fp
 8005e2e:	fa1f fb82 	uxth.w	fp, r2
 8005e32:	f8de 2000 	ldr.w	r2, [lr]
 8005e36:	4581      	cmp	r9, r0
 8005e38:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005e3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e46:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005e4a:	f84e 3b04 	str.w	r3, [lr], #4
 8005e4e:	d2da      	bcs.n	8005e06 <quorem+0x42>
 8005e50:	f856 300c 	ldr.w	r3, [r6, ip]
 8005e54:	b933      	cbnz	r3, 8005e64 <quorem+0xa0>
 8005e56:	9b01      	ldr	r3, [sp, #4]
 8005e58:	3b04      	subs	r3, #4
 8005e5a:	429e      	cmp	r6, r3
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	d331      	bcc.n	8005ec4 <quorem+0x100>
 8005e60:	f8c8 4010 	str.w	r4, [r8, #16]
 8005e64:	4640      	mov	r0, r8
 8005e66:	f001 fa11 	bl	800728c <__mcmp>
 8005e6a:	2800      	cmp	r0, #0
 8005e6c:	db26      	blt.n	8005ebc <quorem+0xf8>
 8005e6e:	4630      	mov	r0, r6
 8005e70:	f04f 0c00 	mov.w	ip, #0
 8005e74:	3501      	adds	r5, #1
 8005e76:	f857 1b04 	ldr.w	r1, [r7], #4
 8005e7a:	f8d0 e000 	ldr.w	lr, [r0]
 8005e7e:	b28b      	uxth	r3, r1
 8005e80:	ebac 0303 	sub.w	r3, ip, r3
 8005e84:	fa1f f28e 	uxth.w	r2, lr
 8005e88:	4413      	add	r3, r2
 8005e8a:	0c0a      	lsrs	r2, r1, #16
 8005e8c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005e90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e9a:	45b9      	cmp	r9, r7
 8005e9c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005ea0:	f840 3b04 	str.w	r3, [r0], #4
 8005ea4:	d2e7      	bcs.n	8005e76 <quorem+0xb2>
 8005ea6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005eaa:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005eae:	b92a      	cbnz	r2, 8005ebc <quorem+0xf8>
 8005eb0:	3b04      	subs	r3, #4
 8005eb2:	429e      	cmp	r6, r3
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	d30b      	bcc.n	8005ed0 <quorem+0x10c>
 8005eb8:	f8c8 4010 	str.w	r4, [r8, #16]
 8005ebc:	4628      	mov	r0, r5
 8005ebe:	b003      	add	sp, #12
 8005ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec4:	6812      	ldr	r2, [r2, #0]
 8005ec6:	3b04      	subs	r3, #4
 8005ec8:	2a00      	cmp	r2, #0
 8005eca:	d1c9      	bne.n	8005e60 <quorem+0x9c>
 8005ecc:	3c01      	subs	r4, #1
 8005ece:	e7c4      	b.n	8005e5a <quorem+0x96>
 8005ed0:	6812      	ldr	r2, [r2, #0]
 8005ed2:	3b04      	subs	r3, #4
 8005ed4:	2a00      	cmp	r2, #0
 8005ed6:	d1ef      	bne.n	8005eb8 <quorem+0xf4>
 8005ed8:	3c01      	subs	r4, #1
 8005eda:	e7ea      	b.n	8005eb2 <quorem+0xee>
 8005edc:	2000      	movs	r0, #0
 8005ede:	e7ee      	b.n	8005ebe <quorem+0xfa>

08005ee0 <_dtoa_r>:
 8005ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee4:	4616      	mov	r6, r2
 8005ee6:	461f      	mov	r7, r3
 8005ee8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005eea:	b095      	sub	sp, #84	; 0x54
 8005eec:	4604      	mov	r4, r0
 8005eee:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8005ef2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005ef6:	b93d      	cbnz	r5, 8005f08 <_dtoa_r+0x28>
 8005ef8:	2010      	movs	r0, #16
 8005efa:	f000 ff91 	bl	8006e20 <malloc>
 8005efe:	6260      	str	r0, [r4, #36]	; 0x24
 8005f00:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005f04:	6005      	str	r5, [r0, #0]
 8005f06:	60c5      	str	r5, [r0, #12]
 8005f08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f0a:	6819      	ldr	r1, [r3, #0]
 8005f0c:	b151      	cbz	r1, 8005f24 <_dtoa_r+0x44>
 8005f0e:	685a      	ldr	r2, [r3, #4]
 8005f10:	2301      	movs	r3, #1
 8005f12:	4093      	lsls	r3, r2
 8005f14:	604a      	str	r2, [r1, #4]
 8005f16:	608b      	str	r3, [r1, #8]
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f000 ffd6 	bl	8006eca <_Bfree>
 8005f1e:	2200      	movs	r2, #0
 8005f20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f22:	601a      	str	r2, [r3, #0]
 8005f24:	1e3b      	subs	r3, r7, #0
 8005f26:	bfaf      	iteee	ge
 8005f28:	2300      	movge	r3, #0
 8005f2a:	2201      	movlt	r2, #1
 8005f2c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f30:	9303      	strlt	r3, [sp, #12]
 8005f32:	bfac      	ite	ge
 8005f34:	f8c8 3000 	strge.w	r3, [r8]
 8005f38:	f8c8 2000 	strlt.w	r2, [r8]
 8005f3c:	4bae      	ldr	r3, [pc, #696]	; (80061f8 <_dtoa_r+0x318>)
 8005f3e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005f42:	ea33 0308 	bics.w	r3, r3, r8
 8005f46:	d11b      	bne.n	8005f80 <_dtoa_r+0xa0>
 8005f48:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f4c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005f4e:	6013      	str	r3, [r2, #0]
 8005f50:	9b02      	ldr	r3, [sp, #8]
 8005f52:	b923      	cbnz	r3, 8005f5e <_dtoa_r+0x7e>
 8005f54:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	f000 8545 	beq.w	80069e8 <_dtoa_r+0xb08>
 8005f5e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f60:	b953      	cbnz	r3, 8005f78 <_dtoa_r+0x98>
 8005f62:	4ba6      	ldr	r3, [pc, #664]	; (80061fc <_dtoa_r+0x31c>)
 8005f64:	e021      	b.n	8005faa <_dtoa_r+0xca>
 8005f66:	4ba6      	ldr	r3, [pc, #664]	; (8006200 <_dtoa_r+0x320>)
 8005f68:	9306      	str	r3, [sp, #24]
 8005f6a:	3308      	adds	r3, #8
 8005f6c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	9806      	ldr	r0, [sp, #24]
 8005f72:	b015      	add	sp, #84	; 0x54
 8005f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f78:	4ba0      	ldr	r3, [pc, #640]	; (80061fc <_dtoa_r+0x31c>)
 8005f7a:	9306      	str	r3, [sp, #24]
 8005f7c:	3303      	adds	r3, #3
 8005f7e:	e7f5      	b.n	8005f6c <_dtoa_r+0x8c>
 8005f80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005f84:	2200      	movs	r2, #0
 8005f86:	2300      	movs	r3, #0
 8005f88:	4630      	mov	r0, r6
 8005f8a:	4639      	mov	r1, r7
 8005f8c:	f7fa fd0c 	bl	80009a8 <__aeabi_dcmpeq>
 8005f90:	4682      	mov	sl, r0
 8005f92:	b160      	cbz	r0, 8005fae <_dtoa_r+0xce>
 8005f94:	2301      	movs	r3, #1
 8005f96:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005f98:	6013      	str	r3, [r2, #0]
 8005f9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 8520 	beq.w	80069e2 <_dtoa_r+0xb02>
 8005fa2:	4b98      	ldr	r3, [pc, #608]	; (8006204 <_dtoa_r+0x324>)
 8005fa4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005fa6:	6013      	str	r3, [r2, #0]
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	9306      	str	r3, [sp, #24]
 8005fac:	e7e0      	b.n	8005f70 <_dtoa_r+0x90>
 8005fae:	ab12      	add	r3, sp, #72	; 0x48
 8005fb0:	9301      	str	r3, [sp, #4]
 8005fb2:	ab13      	add	r3, sp, #76	; 0x4c
 8005fb4:	9300      	str	r3, [sp, #0]
 8005fb6:	4632      	mov	r2, r6
 8005fb8:	463b      	mov	r3, r7
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f001 f9de 	bl	800737c <__d2b>
 8005fc0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005fc4:	4683      	mov	fp, r0
 8005fc6:	2d00      	cmp	r5, #0
 8005fc8:	d07d      	beq.n	80060c6 <_dtoa_r+0x1e6>
 8005fca:	46b0      	mov	r8, r6
 8005fcc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005fd0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8005fd4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005fd8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005fdc:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	4b89      	ldr	r3, [pc, #548]	; (8006208 <_dtoa_r+0x328>)
 8005fe4:	4640      	mov	r0, r8
 8005fe6:	4649      	mov	r1, r9
 8005fe8:	f7fa f8be 	bl	8000168 <__aeabi_dsub>
 8005fec:	a37c      	add	r3, pc, #496	; (adr r3, 80061e0 <_dtoa_r+0x300>)
 8005fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff2:	f7fa fa71 	bl	80004d8 <__aeabi_dmul>
 8005ff6:	a37c      	add	r3, pc, #496	; (adr r3, 80061e8 <_dtoa_r+0x308>)
 8005ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffc:	f7fa f8b6 	bl	800016c <__adddf3>
 8006000:	4606      	mov	r6, r0
 8006002:	4628      	mov	r0, r5
 8006004:	460f      	mov	r7, r1
 8006006:	f7fa f9fd 	bl	8000404 <__aeabi_i2d>
 800600a:	a379      	add	r3, pc, #484	; (adr r3, 80061f0 <_dtoa_r+0x310>)
 800600c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006010:	f7fa fa62 	bl	80004d8 <__aeabi_dmul>
 8006014:	4602      	mov	r2, r0
 8006016:	460b      	mov	r3, r1
 8006018:	4630      	mov	r0, r6
 800601a:	4639      	mov	r1, r7
 800601c:	f7fa f8a6 	bl	800016c <__adddf3>
 8006020:	4606      	mov	r6, r0
 8006022:	460f      	mov	r7, r1
 8006024:	f7fa fd08 	bl	8000a38 <__aeabi_d2iz>
 8006028:	2200      	movs	r2, #0
 800602a:	4682      	mov	sl, r0
 800602c:	2300      	movs	r3, #0
 800602e:	4630      	mov	r0, r6
 8006030:	4639      	mov	r1, r7
 8006032:	f7fa fcc3 	bl	80009bc <__aeabi_dcmplt>
 8006036:	b148      	cbz	r0, 800604c <_dtoa_r+0x16c>
 8006038:	4650      	mov	r0, sl
 800603a:	f7fa f9e3 	bl	8000404 <__aeabi_i2d>
 800603e:	4632      	mov	r2, r6
 8006040:	463b      	mov	r3, r7
 8006042:	f7fa fcb1 	bl	80009a8 <__aeabi_dcmpeq>
 8006046:	b908      	cbnz	r0, 800604c <_dtoa_r+0x16c>
 8006048:	f10a 3aff 	add.w	sl, sl, #4294967295
 800604c:	f1ba 0f16 	cmp.w	sl, #22
 8006050:	d85a      	bhi.n	8006108 <_dtoa_r+0x228>
 8006052:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006056:	496d      	ldr	r1, [pc, #436]	; (800620c <_dtoa_r+0x32c>)
 8006058:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800605c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006060:	f7fa fcca 	bl	80009f8 <__aeabi_dcmpgt>
 8006064:	2800      	cmp	r0, #0
 8006066:	d051      	beq.n	800610c <_dtoa_r+0x22c>
 8006068:	2300      	movs	r3, #0
 800606a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800606e:	930d      	str	r3, [sp, #52]	; 0x34
 8006070:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006072:	1b5d      	subs	r5, r3, r5
 8006074:	1e6b      	subs	r3, r5, #1
 8006076:	9307      	str	r3, [sp, #28]
 8006078:	bf43      	ittte	mi
 800607a:	2300      	movmi	r3, #0
 800607c:	f1c5 0901 	rsbmi	r9, r5, #1
 8006080:	9307      	strmi	r3, [sp, #28]
 8006082:	f04f 0900 	movpl.w	r9, #0
 8006086:	f1ba 0f00 	cmp.w	sl, #0
 800608a:	db41      	blt.n	8006110 <_dtoa_r+0x230>
 800608c:	9b07      	ldr	r3, [sp, #28]
 800608e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8006092:	4453      	add	r3, sl
 8006094:	9307      	str	r3, [sp, #28]
 8006096:	2300      	movs	r3, #0
 8006098:	9308      	str	r3, [sp, #32]
 800609a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800609c:	2b09      	cmp	r3, #9
 800609e:	f200 808f 	bhi.w	80061c0 <_dtoa_r+0x2e0>
 80060a2:	2b05      	cmp	r3, #5
 80060a4:	bfc4      	itt	gt
 80060a6:	3b04      	subgt	r3, #4
 80060a8:	931e      	strgt	r3, [sp, #120]	; 0x78
 80060aa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80060ac:	bfc8      	it	gt
 80060ae:	2500      	movgt	r5, #0
 80060b0:	f1a3 0302 	sub.w	r3, r3, #2
 80060b4:	bfd8      	it	le
 80060b6:	2501      	movle	r5, #1
 80060b8:	2b03      	cmp	r3, #3
 80060ba:	f200 808d 	bhi.w	80061d8 <_dtoa_r+0x2f8>
 80060be:	e8df f003 	tbb	[pc, r3]
 80060c2:	7d7b      	.short	0x7d7b
 80060c4:	6f2f      	.short	0x6f2f
 80060c6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80060ca:	441d      	add	r5, r3
 80060cc:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80060d0:	2820      	cmp	r0, #32
 80060d2:	dd13      	ble.n	80060fc <_dtoa_r+0x21c>
 80060d4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80060d8:	9b02      	ldr	r3, [sp, #8]
 80060da:	fa08 f800 	lsl.w	r8, r8, r0
 80060de:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80060e2:	fa23 f000 	lsr.w	r0, r3, r0
 80060e6:	ea48 0000 	orr.w	r0, r8, r0
 80060ea:	f7fa f97b 	bl	80003e4 <__aeabi_ui2d>
 80060ee:	2301      	movs	r3, #1
 80060f0:	4680      	mov	r8, r0
 80060f2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80060f6:	3d01      	subs	r5, #1
 80060f8:	9310      	str	r3, [sp, #64]	; 0x40
 80060fa:	e771      	b.n	8005fe0 <_dtoa_r+0x100>
 80060fc:	9b02      	ldr	r3, [sp, #8]
 80060fe:	f1c0 0020 	rsb	r0, r0, #32
 8006102:	fa03 f000 	lsl.w	r0, r3, r0
 8006106:	e7f0      	b.n	80060ea <_dtoa_r+0x20a>
 8006108:	2301      	movs	r3, #1
 800610a:	e7b0      	b.n	800606e <_dtoa_r+0x18e>
 800610c:	900d      	str	r0, [sp, #52]	; 0x34
 800610e:	e7af      	b.n	8006070 <_dtoa_r+0x190>
 8006110:	f1ca 0300 	rsb	r3, sl, #0
 8006114:	9308      	str	r3, [sp, #32]
 8006116:	2300      	movs	r3, #0
 8006118:	eba9 090a 	sub.w	r9, r9, sl
 800611c:	930c      	str	r3, [sp, #48]	; 0x30
 800611e:	e7bc      	b.n	800609a <_dtoa_r+0x1ba>
 8006120:	2301      	movs	r3, #1
 8006122:	9309      	str	r3, [sp, #36]	; 0x24
 8006124:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006126:	2b00      	cmp	r3, #0
 8006128:	dd74      	ble.n	8006214 <_dtoa_r+0x334>
 800612a:	4698      	mov	r8, r3
 800612c:	9304      	str	r3, [sp, #16]
 800612e:	2200      	movs	r2, #0
 8006130:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006132:	6072      	str	r2, [r6, #4]
 8006134:	2204      	movs	r2, #4
 8006136:	f102 0014 	add.w	r0, r2, #20
 800613a:	4298      	cmp	r0, r3
 800613c:	6871      	ldr	r1, [r6, #4]
 800613e:	d96e      	bls.n	800621e <_dtoa_r+0x33e>
 8006140:	4620      	mov	r0, r4
 8006142:	f000 fe8e 	bl	8006e62 <_Balloc>
 8006146:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006148:	6030      	str	r0, [r6, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f1b8 0f0e 	cmp.w	r8, #14
 8006150:	9306      	str	r3, [sp, #24]
 8006152:	f200 80ed 	bhi.w	8006330 <_dtoa_r+0x450>
 8006156:	2d00      	cmp	r5, #0
 8006158:	f000 80ea 	beq.w	8006330 <_dtoa_r+0x450>
 800615c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006160:	f1ba 0f00 	cmp.w	sl, #0
 8006164:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006168:	dd77      	ble.n	800625a <_dtoa_r+0x37a>
 800616a:	4a28      	ldr	r2, [pc, #160]	; (800620c <_dtoa_r+0x32c>)
 800616c:	f00a 030f 	and.w	r3, sl, #15
 8006170:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006174:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006178:	06f0      	lsls	r0, r6, #27
 800617a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006182:	d568      	bpl.n	8006256 <_dtoa_r+0x376>
 8006184:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006188:	4b21      	ldr	r3, [pc, #132]	; (8006210 <_dtoa_r+0x330>)
 800618a:	2503      	movs	r5, #3
 800618c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006190:	f7fa facc 	bl	800072c <__aeabi_ddiv>
 8006194:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006198:	f006 060f 	and.w	r6, r6, #15
 800619c:	4f1c      	ldr	r7, [pc, #112]	; (8006210 <_dtoa_r+0x330>)
 800619e:	e04f      	b.n	8006240 <_dtoa_r+0x360>
 80061a0:	2301      	movs	r3, #1
 80061a2:	9309      	str	r3, [sp, #36]	; 0x24
 80061a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80061a6:	4453      	add	r3, sl
 80061a8:	f103 0801 	add.w	r8, r3, #1
 80061ac:	9304      	str	r3, [sp, #16]
 80061ae:	4643      	mov	r3, r8
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	bfb8      	it	lt
 80061b4:	2301      	movlt	r3, #1
 80061b6:	e7ba      	b.n	800612e <_dtoa_r+0x24e>
 80061b8:	2300      	movs	r3, #0
 80061ba:	e7b2      	b.n	8006122 <_dtoa_r+0x242>
 80061bc:	2300      	movs	r3, #0
 80061be:	e7f0      	b.n	80061a2 <_dtoa_r+0x2c2>
 80061c0:	2501      	movs	r5, #1
 80061c2:	2300      	movs	r3, #0
 80061c4:	9509      	str	r5, [sp, #36]	; 0x24
 80061c6:	931e      	str	r3, [sp, #120]	; 0x78
 80061c8:	f04f 33ff 	mov.w	r3, #4294967295
 80061cc:	2200      	movs	r2, #0
 80061ce:	9304      	str	r3, [sp, #16]
 80061d0:	4698      	mov	r8, r3
 80061d2:	2312      	movs	r3, #18
 80061d4:	921f      	str	r2, [sp, #124]	; 0x7c
 80061d6:	e7aa      	b.n	800612e <_dtoa_r+0x24e>
 80061d8:	2301      	movs	r3, #1
 80061da:	9309      	str	r3, [sp, #36]	; 0x24
 80061dc:	e7f4      	b.n	80061c8 <_dtoa_r+0x2e8>
 80061de:	bf00      	nop
 80061e0:	636f4361 	.word	0x636f4361
 80061e4:	3fd287a7 	.word	0x3fd287a7
 80061e8:	8b60c8b3 	.word	0x8b60c8b3
 80061ec:	3fc68a28 	.word	0x3fc68a28
 80061f0:	509f79fb 	.word	0x509f79fb
 80061f4:	3fd34413 	.word	0x3fd34413
 80061f8:	7ff00000 	.word	0x7ff00000
 80061fc:	08007c9a 	.word	0x08007c9a
 8006200:	08007c91 	.word	0x08007c91
 8006204:	08007c49 	.word	0x08007c49
 8006208:	3ff80000 	.word	0x3ff80000
 800620c:	08007d28 	.word	0x08007d28
 8006210:	08007d00 	.word	0x08007d00
 8006214:	2301      	movs	r3, #1
 8006216:	9304      	str	r3, [sp, #16]
 8006218:	4698      	mov	r8, r3
 800621a:	461a      	mov	r2, r3
 800621c:	e7da      	b.n	80061d4 <_dtoa_r+0x2f4>
 800621e:	3101      	adds	r1, #1
 8006220:	6071      	str	r1, [r6, #4]
 8006222:	0052      	lsls	r2, r2, #1
 8006224:	e787      	b.n	8006136 <_dtoa_r+0x256>
 8006226:	07f1      	lsls	r1, r6, #31
 8006228:	d508      	bpl.n	800623c <_dtoa_r+0x35c>
 800622a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800622e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006232:	f7fa f951 	bl	80004d8 <__aeabi_dmul>
 8006236:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800623a:	3501      	adds	r5, #1
 800623c:	1076      	asrs	r6, r6, #1
 800623e:	3708      	adds	r7, #8
 8006240:	2e00      	cmp	r6, #0
 8006242:	d1f0      	bne.n	8006226 <_dtoa_r+0x346>
 8006244:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006248:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800624c:	f7fa fa6e 	bl	800072c <__aeabi_ddiv>
 8006250:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006254:	e01b      	b.n	800628e <_dtoa_r+0x3ae>
 8006256:	2502      	movs	r5, #2
 8006258:	e7a0      	b.n	800619c <_dtoa_r+0x2bc>
 800625a:	f000 80a4 	beq.w	80063a6 <_dtoa_r+0x4c6>
 800625e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006262:	f1ca 0600 	rsb	r6, sl, #0
 8006266:	4ba0      	ldr	r3, [pc, #640]	; (80064e8 <_dtoa_r+0x608>)
 8006268:	f006 020f 	and.w	r2, r6, #15
 800626c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006274:	f7fa f930 	bl	80004d8 <__aeabi_dmul>
 8006278:	2502      	movs	r5, #2
 800627a:	2300      	movs	r3, #0
 800627c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006280:	4f9a      	ldr	r7, [pc, #616]	; (80064ec <_dtoa_r+0x60c>)
 8006282:	1136      	asrs	r6, r6, #4
 8006284:	2e00      	cmp	r6, #0
 8006286:	f040 8083 	bne.w	8006390 <_dtoa_r+0x4b0>
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1e0      	bne.n	8006250 <_dtoa_r+0x370>
 800628e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006290:	2b00      	cmp	r3, #0
 8006292:	f000 808a 	beq.w	80063aa <_dtoa_r+0x4ca>
 8006296:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800629a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800629e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80062a2:	2200      	movs	r2, #0
 80062a4:	4b92      	ldr	r3, [pc, #584]	; (80064f0 <_dtoa_r+0x610>)
 80062a6:	f7fa fb89 	bl	80009bc <__aeabi_dcmplt>
 80062aa:	2800      	cmp	r0, #0
 80062ac:	d07d      	beq.n	80063aa <_dtoa_r+0x4ca>
 80062ae:	f1b8 0f00 	cmp.w	r8, #0
 80062b2:	d07a      	beq.n	80063aa <_dtoa_r+0x4ca>
 80062b4:	9b04      	ldr	r3, [sp, #16]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	dd36      	ble.n	8006328 <_dtoa_r+0x448>
 80062ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80062be:	2200      	movs	r2, #0
 80062c0:	4b8c      	ldr	r3, [pc, #560]	; (80064f4 <_dtoa_r+0x614>)
 80062c2:	f7fa f909 	bl	80004d8 <__aeabi_dmul>
 80062c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062ca:	9e04      	ldr	r6, [sp, #16]
 80062cc:	f10a 37ff 	add.w	r7, sl, #4294967295
 80062d0:	3501      	adds	r5, #1
 80062d2:	4628      	mov	r0, r5
 80062d4:	f7fa f896 	bl	8000404 <__aeabi_i2d>
 80062d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062dc:	f7fa f8fc 	bl	80004d8 <__aeabi_dmul>
 80062e0:	2200      	movs	r2, #0
 80062e2:	4b85      	ldr	r3, [pc, #532]	; (80064f8 <_dtoa_r+0x618>)
 80062e4:	f7f9 ff42 	bl	800016c <__adddf3>
 80062e8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80062ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80062f0:	950b      	str	r5, [sp, #44]	; 0x2c
 80062f2:	2e00      	cmp	r6, #0
 80062f4:	d15c      	bne.n	80063b0 <_dtoa_r+0x4d0>
 80062f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062fa:	2200      	movs	r2, #0
 80062fc:	4b7f      	ldr	r3, [pc, #508]	; (80064fc <_dtoa_r+0x61c>)
 80062fe:	f7f9 ff33 	bl	8000168 <__aeabi_dsub>
 8006302:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006304:	462b      	mov	r3, r5
 8006306:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800630a:	f7fa fb75 	bl	80009f8 <__aeabi_dcmpgt>
 800630e:	2800      	cmp	r0, #0
 8006310:	f040 8281 	bne.w	8006816 <_dtoa_r+0x936>
 8006314:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006318:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800631a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800631e:	f7fa fb4d 	bl	80009bc <__aeabi_dcmplt>
 8006322:	2800      	cmp	r0, #0
 8006324:	f040 8275 	bne.w	8006812 <_dtoa_r+0x932>
 8006328:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800632c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006330:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006332:	2b00      	cmp	r3, #0
 8006334:	f2c0 814b 	blt.w	80065ce <_dtoa_r+0x6ee>
 8006338:	f1ba 0f0e 	cmp.w	sl, #14
 800633c:	f300 8147 	bgt.w	80065ce <_dtoa_r+0x6ee>
 8006340:	4b69      	ldr	r3, [pc, #420]	; (80064e8 <_dtoa_r+0x608>)
 8006342:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800634e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006350:	2b00      	cmp	r3, #0
 8006352:	f280 80d7 	bge.w	8006504 <_dtoa_r+0x624>
 8006356:	f1b8 0f00 	cmp.w	r8, #0
 800635a:	f300 80d3 	bgt.w	8006504 <_dtoa_r+0x624>
 800635e:	f040 8257 	bne.w	8006810 <_dtoa_r+0x930>
 8006362:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006366:	2200      	movs	r2, #0
 8006368:	4b64      	ldr	r3, [pc, #400]	; (80064fc <_dtoa_r+0x61c>)
 800636a:	f7fa f8b5 	bl	80004d8 <__aeabi_dmul>
 800636e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006372:	f7fa fb37 	bl	80009e4 <__aeabi_dcmpge>
 8006376:	4646      	mov	r6, r8
 8006378:	4647      	mov	r7, r8
 800637a:	2800      	cmp	r0, #0
 800637c:	f040 822d 	bne.w	80067da <_dtoa_r+0x8fa>
 8006380:	9b06      	ldr	r3, [sp, #24]
 8006382:	9a06      	ldr	r2, [sp, #24]
 8006384:	1c5d      	adds	r5, r3, #1
 8006386:	2331      	movs	r3, #49	; 0x31
 8006388:	f10a 0a01 	add.w	sl, sl, #1
 800638c:	7013      	strb	r3, [r2, #0]
 800638e:	e228      	b.n	80067e2 <_dtoa_r+0x902>
 8006390:	07f2      	lsls	r2, r6, #31
 8006392:	d505      	bpl.n	80063a0 <_dtoa_r+0x4c0>
 8006394:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006398:	f7fa f89e 	bl	80004d8 <__aeabi_dmul>
 800639c:	2301      	movs	r3, #1
 800639e:	3501      	adds	r5, #1
 80063a0:	1076      	asrs	r6, r6, #1
 80063a2:	3708      	adds	r7, #8
 80063a4:	e76e      	b.n	8006284 <_dtoa_r+0x3a4>
 80063a6:	2502      	movs	r5, #2
 80063a8:	e771      	b.n	800628e <_dtoa_r+0x3ae>
 80063aa:	4657      	mov	r7, sl
 80063ac:	4646      	mov	r6, r8
 80063ae:	e790      	b.n	80062d2 <_dtoa_r+0x3f2>
 80063b0:	4b4d      	ldr	r3, [pc, #308]	; (80064e8 <_dtoa_r+0x608>)
 80063b2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80063b6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80063ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d048      	beq.n	8006452 <_dtoa_r+0x572>
 80063c0:	4602      	mov	r2, r0
 80063c2:	460b      	mov	r3, r1
 80063c4:	2000      	movs	r0, #0
 80063c6:	494e      	ldr	r1, [pc, #312]	; (8006500 <_dtoa_r+0x620>)
 80063c8:	f7fa f9b0 	bl	800072c <__aeabi_ddiv>
 80063cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80063d0:	f7f9 feca 	bl	8000168 <__aeabi_dsub>
 80063d4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80063d8:	9d06      	ldr	r5, [sp, #24]
 80063da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063de:	f7fa fb2b 	bl	8000a38 <__aeabi_d2iz>
 80063e2:	9011      	str	r0, [sp, #68]	; 0x44
 80063e4:	f7fa f80e 	bl	8000404 <__aeabi_i2d>
 80063e8:	4602      	mov	r2, r0
 80063ea:	460b      	mov	r3, r1
 80063ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063f0:	f7f9 feba 	bl	8000168 <__aeabi_dsub>
 80063f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80063f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063fa:	3330      	adds	r3, #48	; 0x30
 80063fc:	f805 3b01 	strb.w	r3, [r5], #1
 8006400:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006404:	f7fa fada 	bl	80009bc <__aeabi_dcmplt>
 8006408:	2800      	cmp	r0, #0
 800640a:	d163      	bne.n	80064d4 <_dtoa_r+0x5f4>
 800640c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006410:	2000      	movs	r0, #0
 8006412:	4937      	ldr	r1, [pc, #220]	; (80064f0 <_dtoa_r+0x610>)
 8006414:	f7f9 fea8 	bl	8000168 <__aeabi_dsub>
 8006418:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800641c:	f7fa face 	bl	80009bc <__aeabi_dcmplt>
 8006420:	2800      	cmp	r0, #0
 8006422:	f040 80b5 	bne.w	8006590 <_dtoa_r+0x6b0>
 8006426:	9b06      	ldr	r3, [sp, #24]
 8006428:	1aeb      	subs	r3, r5, r3
 800642a:	429e      	cmp	r6, r3
 800642c:	f77f af7c 	ble.w	8006328 <_dtoa_r+0x448>
 8006430:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006434:	2200      	movs	r2, #0
 8006436:	4b2f      	ldr	r3, [pc, #188]	; (80064f4 <_dtoa_r+0x614>)
 8006438:	f7fa f84e 	bl	80004d8 <__aeabi_dmul>
 800643c:	2200      	movs	r2, #0
 800643e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006442:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006446:	4b2b      	ldr	r3, [pc, #172]	; (80064f4 <_dtoa_r+0x614>)
 8006448:	f7fa f846 	bl	80004d8 <__aeabi_dmul>
 800644c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006450:	e7c3      	b.n	80063da <_dtoa_r+0x4fa>
 8006452:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006456:	f7fa f83f 	bl	80004d8 <__aeabi_dmul>
 800645a:	9b06      	ldr	r3, [sp, #24]
 800645c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006460:	199d      	adds	r5, r3, r6
 8006462:	461e      	mov	r6, r3
 8006464:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006468:	f7fa fae6 	bl	8000a38 <__aeabi_d2iz>
 800646c:	9011      	str	r0, [sp, #68]	; 0x44
 800646e:	f7f9 ffc9 	bl	8000404 <__aeabi_i2d>
 8006472:	4602      	mov	r2, r0
 8006474:	460b      	mov	r3, r1
 8006476:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800647a:	f7f9 fe75 	bl	8000168 <__aeabi_dsub>
 800647e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006480:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006484:	3330      	adds	r3, #48	; 0x30
 8006486:	f806 3b01 	strb.w	r3, [r6], #1
 800648a:	42ae      	cmp	r6, r5
 800648c:	f04f 0200 	mov.w	r2, #0
 8006490:	d124      	bne.n	80064dc <_dtoa_r+0x5fc>
 8006492:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006496:	4b1a      	ldr	r3, [pc, #104]	; (8006500 <_dtoa_r+0x620>)
 8006498:	f7f9 fe68 	bl	800016c <__adddf3>
 800649c:	4602      	mov	r2, r0
 800649e:	460b      	mov	r3, r1
 80064a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064a4:	f7fa faa8 	bl	80009f8 <__aeabi_dcmpgt>
 80064a8:	2800      	cmp	r0, #0
 80064aa:	d171      	bne.n	8006590 <_dtoa_r+0x6b0>
 80064ac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80064b0:	2000      	movs	r0, #0
 80064b2:	4913      	ldr	r1, [pc, #76]	; (8006500 <_dtoa_r+0x620>)
 80064b4:	f7f9 fe58 	bl	8000168 <__aeabi_dsub>
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064c0:	f7fa fa7c 	bl	80009bc <__aeabi_dcmplt>
 80064c4:	2800      	cmp	r0, #0
 80064c6:	f43f af2f 	beq.w	8006328 <_dtoa_r+0x448>
 80064ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064ce:	1e6a      	subs	r2, r5, #1
 80064d0:	2b30      	cmp	r3, #48	; 0x30
 80064d2:	d001      	beq.n	80064d8 <_dtoa_r+0x5f8>
 80064d4:	46ba      	mov	sl, r7
 80064d6:	e04a      	b.n	800656e <_dtoa_r+0x68e>
 80064d8:	4615      	mov	r5, r2
 80064da:	e7f6      	b.n	80064ca <_dtoa_r+0x5ea>
 80064dc:	4b05      	ldr	r3, [pc, #20]	; (80064f4 <_dtoa_r+0x614>)
 80064de:	f7f9 fffb 	bl	80004d8 <__aeabi_dmul>
 80064e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80064e6:	e7bd      	b.n	8006464 <_dtoa_r+0x584>
 80064e8:	08007d28 	.word	0x08007d28
 80064ec:	08007d00 	.word	0x08007d00
 80064f0:	3ff00000 	.word	0x3ff00000
 80064f4:	40240000 	.word	0x40240000
 80064f8:	401c0000 	.word	0x401c0000
 80064fc:	40140000 	.word	0x40140000
 8006500:	3fe00000 	.word	0x3fe00000
 8006504:	9d06      	ldr	r5, [sp, #24]
 8006506:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800650a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800650e:	4630      	mov	r0, r6
 8006510:	4639      	mov	r1, r7
 8006512:	f7fa f90b 	bl	800072c <__aeabi_ddiv>
 8006516:	f7fa fa8f 	bl	8000a38 <__aeabi_d2iz>
 800651a:	4681      	mov	r9, r0
 800651c:	f7f9 ff72 	bl	8000404 <__aeabi_i2d>
 8006520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006524:	f7f9 ffd8 	bl	80004d8 <__aeabi_dmul>
 8006528:	4602      	mov	r2, r0
 800652a:	460b      	mov	r3, r1
 800652c:	4630      	mov	r0, r6
 800652e:	4639      	mov	r1, r7
 8006530:	f7f9 fe1a 	bl	8000168 <__aeabi_dsub>
 8006534:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8006538:	f805 6b01 	strb.w	r6, [r5], #1
 800653c:	9e06      	ldr	r6, [sp, #24]
 800653e:	4602      	mov	r2, r0
 8006540:	1bae      	subs	r6, r5, r6
 8006542:	45b0      	cmp	r8, r6
 8006544:	460b      	mov	r3, r1
 8006546:	d135      	bne.n	80065b4 <_dtoa_r+0x6d4>
 8006548:	f7f9 fe10 	bl	800016c <__adddf3>
 800654c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006550:	4606      	mov	r6, r0
 8006552:	460f      	mov	r7, r1
 8006554:	f7fa fa50 	bl	80009f8 <__aeabi_dcmpgt>
 8006558:	b9c8      	cbnz	r0, 800658e <_dtoa_r+0x6ae>
 800655a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800655e:	4630      	mov	r0, r6
 8006560:	4639      	mov	r1, r7
 8006562:	f7fa fa21 	bl	80009a8 <__aeabi_dcmpeq>
 8006566:	b110      	cbz	r0, 800656e <_dtoa_r+0x68e>
 8006568:	f019 0f01 	tst.w	r9, #1
 800656c:	d10f      	bne.n	800658e <_dtoa_r+0x6ae>
 800656e:	4659      	mov	r1, fp
 8006570:	4620      	mov	r0, r4
 8006572:	f000 fcaa 	bl	8006eca <_Bfree>
 8006576:	2300      	movs	r3, #0
 8006578:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800657a:	702b      	strb	r3, [r5, #0]
 800657c:	f10a 0301 	add.w	r3, sl, #1
 8006580:	6013      	str	r3, [r2, #0]
 8006582:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006584:	2b00      	cmp	r3, #0
 8006586:	f43f acf3 	beq.w	8005f70 <_dtoa_r+0x90>
 800658a:	601d      	str	r5, [r3, #0]
 800658c:	e4f0      	b.n	8005f70 <_dtoa_r+0x90>
 800658e:	4657      	mov	r7, sl
 8006590:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006594:	1e6b      	subs	r3, r5, #1
 8006596:	2a39      	cmp	r2, #57	; 0x39
 8006598:	d106      	bne.n	80065a8 <_dtoa_r+0x6c8>
 800659a:	9a06      	ldr	r2, [sp, #24]
 800659c:	429a      	cmp	r2, r3
 800659e:	d107      	bne.n	80065b0 <_dtoa_r+0x6d0>
 80065a0:	2330      	movs	r3, #48	; 0x30
 80065a2:	7013      	strb	r3, [r2, #0]
 80065a4:	4613      	mov	r3, r2
 80065a6:	3701      	adds	r7, #1
 80065a8:	781a      	ldrb	r2, [r3, #0]
 80065aa:	3201      	adds	r2, #1
 80065ac:	701a      	strb	r2, [r3, #0]
 80065ae:	e791      	b.n	80064d4 <_dtoa_r+0x5f4>
 80065b0:	461d      	mov	r5, r3
 80065b2:	e7ed      	b.n	8006590 <_dtoa_r+0x6b0>
 80065b4:	2200      	movs	r2, #0
 80065b6:	4b99      	ldr	r3, [pc, #612]	; (800681c <_dtoa_r+0x93c>)
 80065b8:	f7f9 ff8e 	bl	80004d8 <__aeabi_dmul>
 80065bc:	2200      	movs	r2, #0
 80065be:	2300      	movs	r3, #0
 80065c0:	4606      	mov	r6, r0
 80065c2:	460f      	mov	r7, r1
 80065c4:	f7fa f9f0 	bl	80009a8 <__aeabi_dcmpeq>
 80065c8:	2800      	cmp	r0, #0
 80065ca:	d09e      	beq.n	800650a <_dtoa_r+0x62a>
 80065cc:	e7cf      	b.n	800656e <_dtoa_r+0x68e>
 80065ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065d0:	2a00      	cmp	r2, #0
 80065d2:	f000 8088 	beq.w	80066e6 <_dtoa_r+0x806>
 80065d6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80065d8:	2a01      	cmp	r2, #1
 80065da:	dc6d      	bgt.n	80066b8 <_dtoa_r+0x7d8>
 80065dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80065de:	2a00      	cmp	r2, #0
 80065e0:	d066      	beq.n	80066b0 <_dtoa_r+0x7d0>
 80065e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80065e6:	464d      	mov	r5, r9
 80065e8:	9e08      	ldr	r6, [sp, #32]
 80065ea:	9a07      	ldr	r2, [sp, #28]
 80065ec:	2101      	movs	r1, #1
 80065ee:	441a      	add	r2, r3
 80065f0:	4620      	mov	r0, r4
 80065f2:	4499      	add	r9, r3
 80065f4:	9207      	str	r2, [sp, #28]
 80065f6:	f000 fd08 	bl	800700a <__i2b>
 80065fa:	4607      	mov	r7, r0
 80065fc:	2d00      	cmp	r5, #0
 80065fe:	dd0b      	ble.n	8006618 <_dtoa_r+0x738>
 8006600:	9b07      	ldr	r3, [sp, #28]
 8006602:	2b00      	cmp	r3, #0
 8006604:	dd08      	ble.n	8006618 <_dtoa_r+0x738>
 8006606:	42ab      	cmp	r3, r5
 8006608:	bfa8      	it	ge
 800660a:	462b      	movge	r3, r5
 800660c:	9a07      	ldr	r2, [sp, #28]
 800660e:	eba9 0903 	sub.w	r9, r9, r3
 8006612:	1aed      	subs	r5, r5, r3
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	9307      	str	r3, [sp, #28]
 8006618:	9b08      	ldr	r3, [sp, #32]
 800661a:	b1eb      	cbz	r3, 8006658 <_dtoa_r+0x778>
 800661c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800661e:	2b00      	cmp	r3, #0
 8006620:	d065      	beq.n	80066ee <_dtoa_r+0x80e>
 8006622:	b18e      	cbz	r6, 8006648 <_dtoa_r+0x768>
 8006624:	4639      	mov	r1, r7
 8006626:	4632      	mov	r2, r6
 8006628:	4620      	mov	r0, r4
 800662a:	f000 fd8d 	bl	8007148 <__pow5mult>
 800662e:	465a      	mov	r2, fp
 8006630:	4601      	mov	r1, r0
 8006632:	4607      	mov	r7, r0
 8006634:	4620      	mov	r0, r4
 8006636:	f000 fcf1 	bl	800701c <__multiply>
 800663a:	4659      	mov	r1, fp
 800663c:	900a      	str	r0, [sp, #40]	; 0x28
 800663e:	4620      	mov	r0, r4
 8006640:	f000 fc43 	bl	8006eca <_Bfree>
 8006644:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006646:	469b      	mov	fp, r3
 8006648:	9b08      	ldr	r3, [sp, #32]
 800664a:	1b9a      	subs	r2, r3, r6
 800664c:	d004      	beq.n	8006658 <_dtoa_r+0x778>
 800664e:	4659      	mov	r1, fp
 8006650:	4620      	mov	r0, r4
 8006652:	f000 fd79 	bl	8007148 <__pow5mult>
 8006656:	4683      	mov	fp, r0
 8006658:	2101      	movs	r1, #1
 800665a:	4620      	mov	r0, r4
 800665c:	f000 fcd5 	bl	800700a <__i2b>
 8006660:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006662:	4606      	mov	r6, r0
 8006664:	2b00      	cmp	r3, #0
 8006666:	f000 81c6 	beq.w	80069f6 <_dtoa_r+0xb16>
 800666a:	461a      	mov	r2, r3
 800666c:	4601      	mov	r1, r0
 800666e:	4620      	mov	r0, r4
 8006670:	f000 fd6a 	bl	8007148 <__pow5mult>
 8006674:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006676:	4606      	mov	r6, r0
 8006678:	2b01      	cmp	r3, #1
 800667a:	dc3e      	bgt.n	80066fa <_dtoa_r+0x81a>
 800667c:	9b02      	ldr	r3, [sp, #8]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d137      	bne.n	80066f2 <_dtoa_r+0x812>
 8006682:	9b03      	ldr	r3, [sp, #12]
 8006684:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006688:	2b00      	cmp	r3, #0
 800668a:	d134      	bne.n	80066f6 <_dtoa_r+0x816>
 800668c:	9b03      	ldr	r3, [sp, #12]
 800668e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006692:	0d1b      	lsrs	r3, r3, #20
 8006694:	051b      	lsls	r3, r3, #20
 8006696:	b12b      	cbz	r3, 80066a4 <_dtoa_r+0x7c4>
 8006698:	9b07      	ldr	r3, [sp, #28]
 800669a:	f109 0901 	add.w	r9, r9, #1
 800669e:	3301      	adds	r3, #1
 80066a0:	9307      	str	r3, [sp, #28]
 80066a2:	2301      	movs	r3, #1
 80066a4:	9308      	str	r3, [sp, #32]
 80066a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d128      	bne.n	80066fe <_dtoa_r+0x81e>
 80066ac:	2001      	movs	r0, #1
 80066ae:	e02e      	b.n	800670e <_dtoa_r+0x82e>
 80066b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80066b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80066b6:	e796      	b.n	80065e6 <_dtoa_r+0x706>
 80066b8:	9b08      	ldr	r3, [sp, #32]
 80066ba:	f108 36ff 	add.w	r6, r8, #4294967295
 80066be:	42b3      	cmp	r3, r6
 80066c0:	bfb7      	itett	lt
 80066c2:	9b08      	ldrlt	r3, [sp, #32]
 80066c4:	1b9e      	subge	r6, r3, r6
 80066c6:	1af2      	sublt	r2, r6, r3
 80066c8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80066ca:	bfbf      	itttt	lt
 80066cc:	9608      	strlt	r6, [sp, #32]
 80066ce:	189b      	addlt	r3, r3, r2
 80066d0:	930c      	strlt	r3, [sp, #48]	; 0x30
 80066d2:	2600      	movlt	r6, #0
 80066d4:	f1b8 0f00 	cmp.w	r8, #0
 80066d8:	bfb9      	ittee	lt
 80066da:	eba9 0508 	sublt.w	r5, r9, r8
 80066de:	2300      	movlt	r3, #0
 80066e0:	464d      	movge	r5, r9
 80066e2:	4643      	movge	r3, r8
 80066e4:	e781      	b.n	80065ea <_dtoa_r+0x70a>
 80066e6:	9e08      	ldr	r6, [sp, #32]
 80066e8:	464d      	mov	r5, r9
 80066ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80066ec:	e786      	b.n	80065fc <_dtoa_r+0x71c>
 80066ee:	9a08      	ldr	r2, [sp, #32]
 80066f0:	e7ad      	b.n	800664e <_dtoa_r+0x76e>
 80066f2:	2300      	movs	r3, #0
 80066f4:	e7d6      	b.n	80066a4 <_dtoa_r+0x7c4>
 80066f6:	9b02      	ldr	r3, [sp, #8]
 80066f8:	e7d4      	b.n	80066a4 <_dtoa_r+0x7c4>
 80066fa:	2300      	movs	r3, #0
 80066fc:	9308      	str	r3, [sp, #32]
 80066fe:	6933      	ldr	r3, [r6, #16]
 8006700:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006704:	6918      	ldr	r0, [r3, #16]
 8006706:	f000 fc32 	bl	8006f6e <__hi0bits>
 800670a:	f1c0 0020 	rsb	r0, r0, #32
 800670e:	9b07      	ldr	r3, [sp, #28]
 8006710:	4418      	add	r0, r3
 8006712:	f010 001f 	ands.w	r0, r0, #31
 8006716:	d047      	beq.n	80067a8 <_dtoa_r+0x8c8>
 8006718:	f1c0 0320 	rsb	r3, r0, #32
 800671c:	2b04      	cmp	r3, #4
 800671e:	dd3b      	ble.n	8006798 <_dtoa_r+0x8b8>
 8006720:	9b07      	ldr	r3, [sp, #28]
 8006722:	f1c0 001c 	rsb	r0, r0, #28
 8006726:	4481      	add	r9, r0
 8006728:	4405      	add	r5, r0
 800672a:	4403      	add	r3, r0
 800672c:	9307      	str	r3, [sp, #28]
 800672e:	f1b9 0f00 	cmp.w	r9, #0
 8006732:	dd05      	ble.n	8006740 <_dtoa_r+0x860>
 8006734:	4659      	mov	r1, fp
 8006736:	464a      	mov	r2, r9
 8006738:	4620      	mov	r0, r4
 800673a:	f000 fd53 	bl	80071e4 <__lshift>
 800673e:	4683      	mov	fp, r0
 8006740:	9b07      	ldr	r3, [sp, #28]
 8006742:	2b00      	cmp	r3, #0
 8006744:	dd05      	ble.n	8006752 <_dtoa_r+0x872>
 8006746:	4631      	mov	r1, r6
 8006748:	461a      	mov	r2, r3
 800674a:	4620      	mov	r0, r4
 800674c:	f000 fd4a 	bl	80071e4 <__lshift>
 8006750:	4606      	mov	r6, r0
 8006752:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006754:	b353      	cbz	r3, 80067ac <_dtoa_r+0x8cc>
 8006756:	4631      	mov	r1, r6
 8006758:	4658      	mov	r0, fp
 800675a:	f000 fd97 	bl	800728c <__mcmp>
 800675e:	2800      	cmp	r0, #0
 8006760:	da24      	bge.n	80067ac <_dtoa_r+0x8cc>
 8006762:	2300      	movs	r3, #0
 8006764:	4659      	mov	r1, fp
 8006766:	220a      	movs	r2, #10
 8006768:	4620      	mov	r0, r4
 800676a:	f000 fbc5 	bl	8006ef8 <__multadd>
 800676e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006770:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006774:	4683      	mov	fp, r0
 8006776:	2b00      	cmp	r3, #0
 8006778:	f000 8144 	beq.w	8006a04 <_dtoa_r+0xb24>
 800677c:	2300      	movs	r3, #0
 800677e:	4639      	mov	r1, r7
 8006780:	220a      	movs	r2, #10
 8006782:	4620      	mov	r0, r4
 8006784:	f000 fbb8 	bl	8006ef8 <__multadd>
 8006788:	9b04      	ldr	r3, [sp, #16]
 800678a:	4607      	mov	r7, r0
 800678c:	2b00      	cmp	r3, #0
 800678e:	dc4d      	bgt.n	800682c <_dtoa_r+0x94c>
 8006790:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006792:	2b02      	cmp	r3, #2
 8006794:	dd4a      	ble.n	800682c <_dtoa_r+0x94c>
 8006796:	e011      	b.n	80067bc <_dtoa_r+0x8dc>
 8006798:	d0c9      	beq.n	800672e <_dtoa_r+0x84e>
 800679a:	9a07      	ldr	r2, [sp, #28]
 800679c:	331c      	adds	r3, #28
 800679e:	441a      	add	r2, r3
 80067a0:	4499      	add	r9, r3
 80067a2:	441d      	add	r5, r3
 80067a4:	4613      	mov	r3, r2
 80067a6:	e7c1      	b.n	800672c <_dtoa_r+0x84c>
 80067a8:	4603      	mov	r3, r0
 80067aa:	e7f6      	b.n	800679a <_dtoa_r+0x8ba>
 80067ac:	f1b8 0f00 	cmp.w	r8, #0
 80067b0:	dc36      	bgt.n	8006820 <_dtoa_r+0x940>
 80067b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	dd33      	ble.n	8006820 <_dtoa_r+0x940>
 80067b8:	f8cd 8010 	str.w	r8, [sp, #16]
 80067bc:	9b04      	ldr	r3, [sp, #16]
 80067be:	b963      	cbnz	r3, 80067da <_dtoa_r+0x8fa>
 80067c0:	4631      	mov	r1, r6
 80067c2:	2205      	movs	r2, #5
 80067c4:	4620      	mov	r0, r4
 80067c6:	f000 fb97 	bl	8006ef8 <__multadd>
 80067ca:	4601      	mov	r1, r0
 80067cc:	4606      	mov	r6, r0
 80067ce:	4658      	mov	r0, fp
 80067d0:	f000 fd5c 	bl	800728c <__mcmp>
 80067d4:	2800      	cmp	r0, #0
 80067d6:	f73f add3 	bgt.w	8006380 <_dtoa_r+0x4a0>
 80067da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80067dc:	9d06      	ldr	r5, [sp, #24]
 80067de:	ea6f 0a03 	mvn.w	sl, r3
 80067e2:	f04f 0900 	mov.w	r9, #0
 80067e6:	4631      	mov	r1, r6
 80067e8:	4620      	mov	r0, r4
 80067ea:	f000 fb6e 	bl	8006eca <_Bfree>
 80067ee:	2f00      	cmp	r7, #0
 80067f0:	f43f aebd 	beq.w	800656e <_dtoa_r+0x68e>
 80067f4:	f1b9 0f00 	cmp.w	r9, #0
 80067f8:	d005      	beq.n	8006806 <_dtoa_r+0x926>
 80067fa:	45b9      	cmp	r9, r7
 80067fc:	d003      	beq.n	8006806 <_dtoa_r+0x926>
 80067fe:	4649      	mov	r1, r9
 8006800:	4620      	mov	r0, r4
 8006802:	f000 fb62 	bl	8006eca <_Bfree>
 8006806:	4639      	mov	r1, r7
 8006808:	4620      	mov	r0, r4
 800680a:	f000 fb5e 	bl	8006eca <_Bfree>
 800680e:	e6ae      	b.n	800656e <_dtoa_r+0x68e>
 8006810:	2600      	movs	r6, #0
 8006812:	4637      	mov	r7, r6
 8006814:	e7e1      	b.n	80067da <_dtoa_r+0x8fa>
 8006816:	46ba      	mov	sl, r7
 8006818:	4637      	mov	r7, r6
 800681a:	e5b1      	b.n	8006380 <_dtoa_r+0x4a0>
 800681c:	40240000 	.word	0x40240000
 8006820:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006822:	f8cd 8010 	str.w	r8, [sp, #16]
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 80f3 	beq.w	8006a12 <_dtoa_r+0xb32>
 800682c:	2d00      	cmp	r5, #0
 800682e:	dd05      	ble.n	800683c <_dtoa_r+0x95c>
 8006830:	4639      	mov	r1, r7
 8006832:	462a      	mov	r2, r5
 8006834:	4620      	mov	r0, r4
 8006836:	f000 fcd5 	bl	80071e4 <__lshift>
 800683a:	4607      	mov	r7, r0
 800683c:	9b08      	ldr	r3, [sp, #32]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d04c      	beq.n	80068dc <_dtoa_r+0x9fc>
 8006842:	6879      	ldr	r1, [r7, #4]
 8006844:	4620      	mov	r0, r4
 8006846:	f000 fb0c 	bl	8006e62 <_Balloc>
 800684a:	4605      	mov	r5, r0
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	f107 010c 	add.w	r1, r7, #12
 8006852:	3202      	adds	r2, #2
 8006854:	0092      	lsls	r2, r2, #2
 8006856:	300c      	adds	r0, #12
 8006858:	f000 faf8 	bl	8006e4c <memcpy>
 800685c:	2201      	movs	r2, #1
 800685e:	4629      	mov	r1, r5
 8006860:	4620      	mov	r0, r4
 8006862:	f000 fcbf 	bl	80071e4 <__lshift>
 8006866:	46b9      	mov	r9, r7
 8006868:	4607      	mov	r7, r0
 800686a:	9b06      	ldr	r3, [sp, #24]
 800686c:	9307      	str	r3, [sp, #28]
 800686e:	9b02      	ldr	r3, [sp, #8]
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	9308      	str	r3, [sp, #32]
 8006876:	4631      	mov	r1, r6
 8006878:	4658      	mov	r0, fp
 800687a:	f7ff faa3 	bl	8005dc4 <quorem>
 800687e:	4649      	mov	r1, r9
 8006880:	4605      	mov	r5, r0
 8006882:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006886:	4658      	mov	r0, fp
 8006888:	f000 fd00 	bl	800728c <__mcmp>
 800688c:	463a      	mov	r2, r7
 800688e:	9002      	str	r0, [sp, #8]
 8006890:	4631      	mov	r1, r6
 8006892:	4620      	mov	r0, r4
 8006894:	f000 fd14 	bl	80072c0 <__mdiff>
 8006898:	68c3      	ldr	r3, [r0, #12]
 800689a:	4602      	mov	r2, r0
 800689c:	bb03      	cbnz	r3, 80068e0 <_dtoa_r+0xa00>
 800689e:	4601      	mov	r1, r0
 80068a0:	9009      	str	r0, [sp, #36]	; 0x24
 80068a2:	4658      	mov	r0, fp
 80068a4:	f000 fcf2 	bl	800728c <__mcmp>
 80068a8:	4603      	mov	r3, r0
 80068aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068ac:	4611      	mov	r1, r2
 80068ae:	4620      	mov	r0, r4
 80068b0:	9309      	str	r3, [sp, #36]	; 0x24
 80068b2:	f000 fb0a 	bl	8006eca <_Bfree>
 80068b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068b8:	b9a3      	cbnz	r3, 80068e4 <_dtoa_r+0xa04>
 80068ba:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80068bc:	b992      	cbnz	r2, 80068e4 <_dtoa_r+0xa04>
 80068be:	9a08      	ldr	r2, [sp, #32]
 80068c0:	b982      	cbnz	r2, 80068e4 <_dtoa_r+0xa04>
 80068c2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80068c6:	d029      	beq.n	800691c <_dtoa_r+0xa3c>
 80068c8:	9b02      	ldr	r3, [sp, #8]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	dd01      	ble.n	80068d2 <_dtoa_r+0x9f2>
 80068ce:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80068d2:	9b07      	ldr	r3, [sp, #28]
 80068d4:	1c5d      	adds	r5, r3, #1
 80068d6:	f883 8000 	strb.w	r8, [r3]
 80068da:	e784      	b.n	80067e6 <_dtoa_r+0x906>
 80068dc:	4638      	mov	r0, r7
 80068de:	e7c2      	b.n	8006866 <_dtoa_r+0x986>
 80068e0:	2301      	movs	r3, #1
 80068e2:	e7e3      	b.n	80068ac <_dtoa_r+0x9cc>
 80068e4:	9a02      	ldr	r2, [sp, #8]
 80068e6:	2a00      	cmp	r2, #0
 80068e8:	db04      	blt.n	80068f4 <_dtoa_r+0xa14>
 80068ea:	d123      	bne.n	8006934 <_dtoa_r+0xa54>
 80068ec:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80068ee:	bb0a      	cbnz	r2, 8006934 <_dtoa_r+0xa54>
 80068f0:	9a08      	ldr	r2, [sp, #32]
 80068f2:	b9fa      	cbnz	r2, 8006934 <_dtoa_r+0xa54>
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	ddec      	ble.n	80068d2 <_dtoa_r+0x9f2>
 80068f8:	4659      	mov	r1, fp
 80068fa:	2201      	movs	r2, #1
 80068fc:	4620      	mov	r0, r4
 80068fe:	f000 fc71 	bl	80071e4 <__lshift>
 8006902:	4631      	mov	r1, r6
 8006904:	4683      	mov	fp, r0
 8006906:	f000 fcc1 	bl	800728c <__mcmp>
 800690a:	2800      	cmp	r0, #0
 800690c:	dc03      	bgt.n	8006916 <_dtoa_r+0xa36>
 800690e:	d1e0      	bne.n	80068d2 <_dtoa_r+0x9f2>
 8006910:	f018 0f01 	tst.w	r8, #1
 8006914:	d0dd      	beq.n	80068d2 <_dtoa_r+0x9f2>
 8006916:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800691a:	d1d8      	bne.n	80068ce <_dtoa_r+0x9ee>
 800691c:	9b07      	ldr	r3, [sp, #28]
 800691e:	9a07      	ldr	r2, [sp, #28]
 8006920:	1c5d      	adds	r5, r3, #1
 8006922:	2339      	movs	r3, #57	; 0x39
 8006924:	7013      	strb	r3, [r2, #0]
 8006926:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800692a:	1e6a      	subs	r2, r5, #1
 800692c:	2b39      	cmp	r3, #57	; 0x39
 800692e:	d04d      	beq.n	80069cc <_dtoa_r+0xaec>
 8006930:	3301      	adds	r3, #1
 8006932:	e052      	b.n	80069da <_dtoa_r+0xafa>
 8006934:	9a07      	ldr	r2, [sp, #28]
 8006936:	2b00      	cmp	r3, #0
 8006938:	f102 0501 	add.w	r5, r2, #1
 800693c:	dd06      	ble.n	800694c <_dtoa_r+0xa6c>
 800693e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006942:	d0eb      	beq.n	800691c <_dtoa_r+0xa3c>
 8006944:	f108 0801 	add.w	r8, r8, #1
 8006948:	9b07      	ldr	r3, [sp, #28]
 800694a:	e7c4      	b.n	80068d6 <_dtoa_r+0x9f6>
 800694c:	9b06      	ldr	r3, [sp, #24]
 800694e:	9a04      	ldr	r2, [sp, #16]
 8006950:	1aeb      	subs	r3, r5, r3
 8006952:	4293      	cmp	r3, r2
 8006954:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006958:	d021      	beq.n	800699e <_dtoa_r+0xabe>
 800695a:	4659      	mov	r1, fp
 800695c:	2300      	movs	r3, #0
 800695e:	220a      	movs	r2, #10
 8006960:	4620      	mov	r0, r4
 8006962:	f000 fac9 	bl	8006ef8 <__multadd>
 8006966:	45b9      	cmp	r9, r7
 8006968:	4683      	mov	fp, r0
 800696a:	f04f 0300 	mov.w	r3, #0
 800696e:	f04f 020a 	mov.w	r2, #10
 8006972:	4649      	mov	r1, r9
 8006974:	4620      	mov	r0, r4
 8006976:	d105      	bne.n	8006984 <_dtoa_r+0xaa4>
 8006978:	f000 fabe 	bl	8006ef8 <__multadd>
 800697c:	4681      	mov	r9, r0
 800697e:	4607      	mov	r7, r0
 8006980:	9507      	str	r5, [sp, #28]
 8006982:	e778      	b.n	8006876 <_dtoa_r+0x996>
 8006984:	f000 fab8 	bl	8006ef8 <__multadd>
 8006988:	4639      	mov	r1, r7
 800698a:	4681      	mov	r9, r0
 800698c:	2300      	movs	r3, #0
 800698e:	220a      	movs	r2, #10
 8006990:	4620      	mov	r0, r4
 8006992:	f000 fab1 	bl	8006ef8 <__multadd>
 8006996:	4607      	mov	r7, r0
 8006998:	e7f2      	b.n	8006980 <_dtoa_r+0xaa0>
 800699a:	f04f 0900 	mov.w	r9, #0
 800699e:	4659      	mov	r1, fp
 80069a0:	2201      	movs	r2, #1
 80069a2:	4620      	mov	r0, r4
 80069a4:	f000 fc1e 	bl	80071e4 <__lshift>
 80069a8:	4631      	mov	r1, r6
 80069aa:	4683      	mov	fp, r0
 80069ac:	f000 fc6e 	bl	800728c <__mcmp>
 80069b0:	2800      	cmp	r0, #0
 80069b2:	dcb8      	bgt.n	8006926 <_dtoa_r+0xa46>
 80069b4:	d102      	bne.n	80069bc <_dtoa_r+0xadc>
 80069b6:	f018 0f01 	tst.w	r8, #1
 80069ba:	d1b4      	bne.n	8006926 <_dtoa_r+0xa46>
 80069bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80069c0:	1e6a      	subs	r2, r5, #1
 80069c2:	2b30      	cmp	r3, #48	; 0x30
 80069c4:	f47f af0f 	bne.w	80067e6 <_dtoa_r+0x906>
 80069c8:	4615      	mov	r5, r2
 80069ca:	e7f7      	b.n	80069bc <_dtoa_r+0xadc>
 80069cc:	9b06      	ldr	r3, [sp, #24]
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d105      	bne.n	80069de <_dtoa_r+0xafe>
 80069d2:	2331      	movs	r3, #49	; 0x31
 80069d4:	9a06      	ldr	r2, [sp, #24]
 80069d6:	f10a 0a01 	add.w	sl, sl, #1
 80069da:	7013      	strb	r3, [r2, #0]
 80069dc:	e703      	b.n	80067e6 <_dtoa_r+0x906>
 80069de:	4615      	mov	r5, r2
 80069e0:	e7a1      	b.n	8006926 <_dtoa_r+0xa46>
 80069e2:	4b17      	ldr	r3, [pc, #92]	; (8006a40 <_dtoa_r+0xb60>)
 80069e4:	f7ff bae1 	b.w	8005faa <_dtoa_r+0xca>
 80069e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	f47f aabb 	bne.w	8005f66 <_dtoa_r+0x86>
 80069f0:	4b14      	ldr	r3, [pc, #80]	; (8006a44 <_dtoa_r+0xb64>)
 80069f2:	f7ff bada 	b.w	8005faa <_dtoa_r+0xca>
 80069f6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	f77f ae3f 	ble.w	800667c <_dtoa_r+0x79c>
 80069fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a00:	9308      	str	r3, [sp, #32]
 8006a02:	e653      	b.n	80066ac <_dtoa_r+0x7cc>
 8006a04:	9b04      	ldr	r3, [sp, #16]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	dc03      	bgt.n	8006a12 <_dtoa_r+0xb32>
 8006a0a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	f73f aed5 	bgt.w	80067bc <_dtoa_r+0x8dc>
 8006a12:	9d06      	ldr	r5, [sp, #24]
 8006a14:	4631      	mov	r1, r6
 8006a16:	4658      	mov	r0, fp
 8006a18:	f7ff f9d4 	bl	8005dc4 <quorem>
 8006a1c:	9b06      	ldr	r3, [sp, #24]
 8006a1e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006a22:	f805 8b01 	strb.w	r8, [r5], #1
 8006a26:	9a04      	ldr	r2, [sp, #16]
 8006a28:	1aeb      	subs	r3, r5, r3
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	ddb5      	ble.n	800699a <_dtoa_r+0xaba>
 8006a2e:	4659      	mov	r1, fp
 8006a30:	2300      	movs	r3, #0
 8006a32:	220a      	movs	r2, #10
 8006a34:	4620      	mov	r0, r4
 8006a36:	f000 fa5f 	bl	8006ef8 <__multadd>
 8006a3a:	4683      	mov	fp, r0
 8006a3c:	e7ea      	b.n	8006a14 <_dtoa_r+0xb34>
 8006a3e:	bf00      	nop
 8006a40:	08007c48 	.word	0x08007c48
 8006a44:	08007c91 	.word	0x08007c91

08006a48 <__sflush_r>:
 8006a48:	898a      	ldrh	r2, [r1, #12]
 8006a4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a4e:	4605      	mov	r5, r0
 8006a50:	0710      	lsls	r0, r2, #28
 8006a52:	460c      	mov	r4, r1
 8006a54:	d458      	bmi.n	8006b08 <__sflush_r+0xc0>
 8006a56:	684b      	ldr	r3, [r1, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	dc05      	bgt.n	8006a68 <__sflush_r+0x20>
 8006a5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	dc02      	bgt.n	8006a68 <__sflush_r+0x20>
 8006a62:	2000      	movs	r0, #0
 8006a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a6a:	2e00      	cmp	r6, #0
 8006a6c:	d0f9      	beq.n	8006a62 <__sflush_r+0x1a>
 8006a6e:	2300      	movs	r3, #0
 8006a70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a74:	682f      	ldr	r7, [r5, #0]
 8006a76:	6a21      	ldr	r1, [r4, #32]
 8006a78:	602b      	str	r3, [r5, #0]
 8006a7a:	d032      	beq.n	8006ae2 <__sflush_r+0x9a>
 8006a7c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a7e:	89a3      	ldrh	r3, [r4, #12]
 8006a80:	075a      	lsls	r2, r3, #29
 8006a82:	d505      	bpl.n	8006a90 <__sflush_r+0x48>
 8006a84:	6863      	ldr	r3, [r4, #4]
 8006a86:	1ac0      	subs	r0, r0, r3
 8006a88:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a8a:	b10b      	cbz	r3, 8006a90 <__sflush_r+0x48>
 8006a8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a8e:	1ac0      	subs	r0, r0, r3
 8006a90:	2300      	movs	r3, #0
 8006a92:	4602      	mov	r2, r0
 8006a94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a96:	6a21      	ldr	r1, [r4, #32]
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b0      	blx	r6
 8006a9c:	1c43      	adds	r3, r0, #1
 8006a9e:	89a3      	ldrh	r3, [r4, #12]
 8006aa0:	d106      	bne.n	8006ab0 <__sflush_r+0x68>
 8006aa2:	6829      	ldr	r1, [r5, #0]
 8006aa4:	291d      	cmp	r1, #29
 8006aa6:	d848      	bhi.n	8006b3a <__sflush_r+0xf2>
 8006aa8:	4a29      	ldr	r2, [pc, #164]	; (8006b50 <__sflush_r+0x108>)
 8006aaa:	40ca      	lsrs	r2, r1
 8006aac:	07d6      	lsls	r6, r2, #31
 8006aae:	d544      	bpl.n	8006b3a <__sflush_r+0xf2>
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	6062      	str	r2, [r4, #4]
 8006ab4:	6922      	ldr	r2, [r4, #16]
 8006ab6:	04d9      	lsls	r1, r3, #19
 8006ab8:	6022      	str	r2, [r4, #0]
 8006aba:	d504      	bpl.n	8006ac6 <__sflush_r+0x7e>
 8006abc:	1c42      	adds	r2, r0, #1
 8006abe:	d101      	bne.n	8006ac4 <__sflush_r+0x7c>
 8006ac0:	682b      	ldr	r3, [r5, #0]
 8006ac2:	b903      	cbnz	r3, 8006ac6 <__sflush_r+0x7e>
 8006ac4:	6560      	str	r0, [r4, #84]	; 0x54
 8006ac6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ac8:	602f      	str	r7, [r5, #0]
 8006aca:	2900      	cmp	r1, #0
 8006acc:	d0c9      	beq.n	8006a62 <__sflush_r+0x1a>
 8006ace:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ad2:	4299      	cmp	r1, r3
 8006ad4:	d002      	beq.n	8006adc <__sflush_r+0x94>
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	f000 fcae 	bl	8007438 <_free_r>
 8006adc:	2000      	movs	r0, #0
 8006ade:	6360      	str	r0, [r4, #52]	; 0x34
 8006ae0:	e7c0      	b.n	8006a64 <__sflush_r+0x1c>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	47b0      	blx	r6
 8006ae8:	1c41      	adds	r1, r0, #1
 8006aea:	d1c8      	bne.n	8006a7e <__sflush_r+0x36>
 8006aec:	682b      	ldr	r3, [r5, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d0c5      	beq.n	8006a7e <__sflush_r+0x36>
 8006af2:	2b1d      	cmp	r3, #29
 8006af4:	d001      	beq.n	8006afa <__sflush_r+0xb2>
 8006af6:	2b16      	cmp	r3, #22
 8006af8:	d101      	bne.n	8006afe <__sflush_r+0xb6>
 8006afa:	602f      	str	r7, [r5, #0]
 8006afc:	e7b1      	b.n	8006a62 <__sflush_r+0x1a>
 8006afe:	89a3      	ldrh	r3, [r4, #12]
 8006b00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b04:	81a3      	strh	r3, [r4, #12]
 8006b06:	e7ad      	b.n	8006a64 <__sflush_r+0x1c>
 8006b08:	690f      	ldr	r7, [r1, #16]
 8006b0a:	2f00      	cmp	r7, #0
 8006b0c:	d0a9      	beq.n	8006a62 <__sflush_r+0x1a>
 8006b0e:	0793      	lsls	r3, r2, #30
 8006b10:	bf18      	it	ne
 8006b12:	2300      	movne	r3, #0
 8006b14:	680e      	ldr	r6, [r1, #0]
 8006b16:	bf08      	it	eq
 8006b18:	694b      	ldreq	r3, [r1, #20]
 8006b1a:	eba6 0807 	sub.w	r8, r6, r7
 8006b1e:	600f      	str	r7, [r1, #0]
 8006b20:	608b      	str	r3, [r1, #8]
 8006b22:	f1b8 0f00 	cmp.w	r8, #0
 8006b26:	dd9c      	ble.n	8006a62 <__sflush_r+0x1a>
 8006b28:	4643      	mov	r3, r8
 8006b2a:	463a      	mov	r2, r7
 8006b2c:	6a21      	ldr	r1, [r4, #32]
 8006b2e:	4628      	mov	r0, r5
 8006b30:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b32:	47b0      	blx	r6
 8006b34:	2800      	cmp	r0, #0
 8006b36:	dc06      	bgt.n	8006b46 <__sflush_r+0xfe>
 8006b38:	89a3      	ldrh	r3, [r4, #12]
 8006b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b3e:	81a3      	strh	r3, [r4, #12]
 8006b40:	f04f 30ff 	mov.w	r0, #4294967295
 8006b44:	e78e      	b.n	8006a64 <__sflush_r+0x1c>
 8006b46:	4407      	add	r7, r0
 8006b48:	eba8 0800 	sub.w	r8, r8, r0
 8006b4c:	e7e9      	b.n	8006b22 <__sflush_r+0xda>
 8006b4e:	bf00      	nop
 8006b50:	20400001 	.word	0x20400001

08006b54 <_fflush_r>:
 8006b54:	b538      	push	{r3, r4, r5, lr}
 8006b56:	690b      	ldr	r3, [r1, #16]
 8006b58:	4605      	mov	r5, r0
 8006b5a:	460c      	mov	r4, r1
 8006b5c:	b1db      	cbz	r3, 8006b96 <_fflush_r+0x42>
 8006b5e:	b118      	cbz	r0, 8006b68 <_fflush_r+0x14>
 8006b60:	6983      	ldr	r3, [r0, #24]
 8006b62:	b90b      	cbnz	r3, 8006b68 <_fflush_r+0x14>
 8006b64:	f000 f860 	bl	8006c28 <__sinit>
 8006b68:	4b0c      	ldr	r3, [pc, #48]	; (8006b9c <_fflush_r+0x48>)
 8006b6a:	429c      	cmp	r4, r3
 8006b6c:	d109      	bne.n	8006b82 <_fflush_r+0x2e>
 8006b6e:	686c      	ldr	r4, [r5, #4]
 8006b70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b74:	b17b      	cbz	r3, 8006b96 <_fflush_r+0x42>
 8006b76:	4621      	mov	r1, r4
 8006b78:	4628      	mov	r0, r5
 8006b7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b7e:	f7ff bf63 	b.w	8006a48 <__sflush_r>
 8006b82:	4b07      	ldr	r3, [pc, #28]	; (8006ba0 <_fflush_r+0x4c>)
 8006b84:	429c      	cmp	r4, r3
 8006b86:	d101      	bne.n	8006b8c <_fflush_r+0x38>
 8006b88:	68ac      	ldr	r4, [r5, #8]
 8006b8a:	e7f1      	b.n	8006b70 <_fflush_r+0x1c>
 8006b8c:	4b05      	ldr	r3, [pc, #20]	; (8006ba4 <_fflush_r+0x50>)
 8006b8e:	429c      	cmp	r4, r3
 8006b90:	bf08      	it	eq
 8006b92:	68ec      	ldreq	r4, [r5, #12]
 8006b94:	e7ec      	b.n	8006b70 <_fflush_r+0x1c>
 8006b96:	2000      	movs	r0, #0
 8006b98:	bd38      	pop	{r3, r4, r5, pc}
 8006b9a:	bf00      	nop
 8006b9c:	08007cc0 	.word	0x08007cc0
 8006ba0:	08007ce0 	.word	0x08007ce0
 8006ba4:	08007ca0 	.word	0x08007ca0

08006ba8 <std>:
 8006ba8:	2300      	movs	r3, #0
 8006baa:	b510      	push	{r4, lr}
 8006bac:	4604      	mov	r4, r0
 8006bae:	e9c0 3300 	strd	r3, r3, [r0]
 8006bb2:	6083      	str	r3, [r0, #8]
 8006bb4:	8181      	strh	r1, [r0, #12]
 8006bb6:	6643      	str	r3, [r0, #100]	; 0x64
 8006bb8:	81c2      	strh	r2, [r0, #14]
 8006bba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bbe:	6183      	str	r3, [r0, #24]
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	2208      	movs	r2, #8
 8006bc4:	305c      	adds	r0, #92	; 0x5c
 8006bc6:	f7fe fba1 	bl	800530c <memset>
 8006bca:	4b05      	ldr	r3, [pc, #20]	; (8006be0 <std+0x38>)
 8006bcc:	6224      	str	r4, [r4, #32]
 8006bce:	6263      	str	r3, [r4, #36]	; 0x24
 8006bd0:	4b04      	ldr	r3, [pc, #16]	; (8006be4 <std+0x3c>)
 8006bd2:	62a3      	str	r3, [r4, #40]	; 0x28
 8006bd4:	4b04      	ldr	r3, [pc, #16]	; (8006be8 <std+0x40>)
 8006bd6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006bd8:	4b04      	ldr	r3, [pc, #16]	; (8006bec <std+0x44>)
 8006bda:	6323      	str	r3, [r4, #48]	; 0x30
 8006bdc:	bd10      	pop	{r4, pc}
 8006bde:	bf00      	nop
 8006be0:	08007821 	.word	0x08007821
 8006be4:	08007843 	.word	0x08007843
 8006be8:	0800787b 	.word	0x0800787b
 8006bec:	0800789f 	.word	0x0800789f

08006bf0 <_cleanup_r>:
 8006bf0:	4901      	ldr	r1, [pc, #4]	; (8006bf8 <_cleanup_r+0x8>)
 8006bf2:	f000 b885 	b.w	8006d00 <_fwalk_reent>
 8006bf6:	bf00      	nop
 8006bf8:	08006b55 	.word	0x08006b55

08006bfc <__sfmoreglue>:
 8006bfc:	b570      	push	{r4, r5, r6, lr}
 8006bfe:	2568      	movs	r5, #104	; 0x68
 8006c00:	1e4a      	subs	r2, r1, #1
 8006c02:	4355      	muls	r5, r2
 8006c04:	460e      	mov	r6, r1
 8006c06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006c0a:	f000 fc61 	bl	80074d0 <_malloc_r>
 8006c0e:	4604      	mov	r4, r0
 8006c10:	b140      	cbz	r0, 8006c24 <__sfmoreglue+0x28>
 8006c12:	2100      	movs	r1, #0
 8006c14:	e9c0 1600 	strd	r1, r6, [r0]
 8006c18:	300c      	adds	r0, #12
 8006c1a:	60a0      	str	r0, [r4, #8]
 8006c1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c20:	f7fe fb74 	bl	800530c <memset>
 8006c24:	4620      	mov	r0, r4
 8006c26:	bd70      	pop	{r4, r5, r6, pc}

08006c28 <__sinit>:
 8006c28:	6983      	ldr	r3, [r0, #24]
 8006c2a:	b510      	push	{r4, lr}
 8006c2c:	4604      	mov	r4, r0
 8006c2e:	bb33      	cbnz	r3, 8006c7e <__sinit+0x56>
 8006c30:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006c34:	6503      	str	r3, [r0, #80]	; 0x50
 8006c36:	4b12      	ldr	r3, [pc, #72]	; (8006c80 <__sinit+0x58>)
 8006c38:	4a12      	ldr	r2, [pc, #72]	; (8006c84 <__sinit+0x5c>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	6282      	str	r2, [r0, #40]	; 0x28
 8006c3e:	4298      	cmp	r0, r3
 8006c40:	bf04      	itt	eq
 8006c42:	2301      	moveq	r3, #1
 8006c44:	6183      	streq	r3, [r0, #24]
 8006c46:	f000 f81f 	bl	8006c88 <__sfp>
 8006c4a:	6060      	str	r0, [r4, #4]
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f000 f81b 	bl	8006c88 <__sfp>
 8006c52:	60a0      	str	r0, [r4, #8]
 8006c54:	4620      	mov	r0, r4
 8006c56:	f000 f817 	bl	8006c88 <__sfp>
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	60e0      	str	r0, [r4, #12]
 8006c5e:	2104      	movs	r1, #4
 8006c60:	6860      	ldr	r0, [r4, #4]
 8006c62:	f7ff ffa1 	bl	8006ba8 <std>
 8006c66:	2201      	movs	r2, #1
 8006c68:	2109      	movs	r1, #9
 8006c6a:	68a0      	ldr	r0, [r4, #8]
 8006c6c:	f7ff ff9c 	bl	8006ba8 <std>
 8006c70:	2202      	movs	r2, #2
 8006c72:	2112      	movs	r1, #18
 8006c74:	68e0      	ldr	r0, [r4, #12]
 8006c76:	f7ff ff97 	bl	8006ba8 <std>
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	61a3      	str	r3, [r4, #24]
 8006c7e:	bd10      	pop	{r4, pc}
 8006c80:	08007c34 	.word	0x08007c34
 8006c84:	08006bf1 	.word	0x08006bf1

08006c88 <__sfp>:
 8006c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c8a:	4b1b      	ldr	r3, [pc, #108]	; (8006cf8 <__sfp+0x70>)
 8006c8c:	4607      	mov	r7, r0
 8006c8e:	681e      	ldr	r6, [r3, #0]
 8006c90:	69b3      	ldr	r3, [r6, #24]
 8006c92:	b913      	cbnz	r3, 8006c9a <__sfp+0x12>
 8006c94:	4630      	mov	r0, r6
 8006c96:	f7ff ffc7 	bl	8006c28 <__sinit>
 8006c9a:	3648      	adds	r6, #72	; 0x48
 8006c9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	d503      	bpl.n	8006cac <__sfp+0x24>
 8006ca4:	6833      	ldr	r3, [r6, #0]
 8006ca6:	b133      	cbz	r3, 8006cb6 <__sfp+0x2e>
 8006ca8:	6836      	ldr	r6, [r6, #0]
 8006caa:	e7f7      	b.n	8006c9c <__sfp+0x14>
 8006cac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006cb0:	b16d      	cbz	r5, 8006cce <__sfp+0x46>
 8006cb2:	3468      	adds	r4, #104	; 0x68
 8006cb4:	e7f4      	b.n	8006ca0 <__sfp+0x18>
 8006cb6:	2104      	movs	r1, #4
 8006cb8:	4638      	mov	r0, r7
 8006cba:	f7ff ff9f 	bl	8006bfc <__sfmoreglue>
 8006cbe:	6030      	str	r0, [r6, #0]
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	d1f1      	bne.n	8006ca8 <__sfp+0x20>
 8006cc4:	230c      	movs	r3, #12
 8006cc6:	4604      	mov	r4, r0
 8006cc8:	603b      	str	r3, [r7, #0]
 8006cca:	4620      	mov	r0, r4
 8006ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cce:	4b0b      	ldr	r3, [pc, #44]	; (8006cfc <__sfp+0x74>)
 8006cd0:	6665      	str	r5, [r4, #100]	; 0x64
 8006cd2:	e9c4 5500 	strd	r5, r5, [r4]
 8006cd6:	60a5      	str	r5, [r4, #8]
 8006cd8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006cdc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006ce0:	2208      	movs	r2, #8
 8006ce2:	4629      	mov	r1, r5
 8006ce4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ce8:	f7fe fb10 	bl	800530c <memset>
 8006cec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006cf0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006cf4:	e7e9      	b.n	8006cca <__sfp+0x42>
 8006cf6:	bf00      	nop
 8006cf8:	08007c34 	.word	0x08007c34
 8006cfc:	ffff0001 	.word	0xffff0001

08006d00 <_fwalk_reent>:
 8006d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d04:	4680      	mov	r8, r0
 8006d06:	4689      	mov	r9, r1
 8006d08:	2600      	movs	r6, #0
 8006d0a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d0e:	b914      	cbnz	r4, 8006d16 <_fwalk_reent+0x16>
 8006d10:	4630      	mov	r0, r6
 8006d12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d16:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006d1a:	3f01      	subs	r7, #1
 8006d1c:	d501      	bpl.n	8006d22 <_fwalk_reent+0x22>
 8006d1e:	6824      	ldr	r4, [r4, #0]
 8006d20:	e7f5      	b.n	8006d0e <_fwalk_reent+0xe>
 8006d22:	89ab      	ldrh	r3, [r5, #12]
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d907      	bls.n	8006d38 <_fwalk_reent+0x38>
 8006d28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	d003      	beq.n	8006d38 <_fwalk_reent+0x38>
 8006d30:	4629      	mov	r1, r5
 8006d32:	4640      	mov	r0, r8
 8006d34:	47c8      	blx	r9
 8006d36:	4306      	orrs	r6, r0
 8006d38:	3568      	adds	r5, #104	; 0x68
 8006d3a:	e7ee      	b.n	8006d1a <_fwalk_reent+0x1a>

08006d3c <_localeconv_r>:
 8006d3c:	4b04      	ldr	r3, [pc, #16]	; (8006d50 <_localeconv_r+0x14>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	6a18      	ldr	r0, [r3, #32]
 8006d42:	4b04      	ldr	r3, [pc, #16]	; (8006d54 <_localeconv_r+0x18>)
 8006d44:	2800      	cmp	r0, #0
 8006d46:	bf08      	it	eq
 8006d48:	4618      	moveq	r0, r3
 8006d4a:	30f0      	adds	r0, #240	; 0xf0
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	20000018 	.word	0x20000018
 8006d54:	2000007c 	.word	0x2000007c

08006d58 <__swhatbuf_r>:
 8006d58:	b570      	push	{r4, r5, r6, lr}
 8006d5a:	460e      	mov	r6, r1
 8006d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d60:	b096      	sub	sp, #88	; 0x58
 8006d62:	2900      	cmp	r1, #0
 8006d64:	4614      	mov	r4, r2
 8006d66:	461d      	mov	r5, r3
 8006d68:	da07      	bge.n	8006d7a <__swhatbuf_r+0x22>
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	602b      	str	r3, [r5, #0]
 8006d6e:	89b3      	ldrh	r3, [r6, #12]
 8006d70:	061a      	lsls	r2, r3, #24
 8006d72:	d410      	bmi.n	8006d96 <__swhatbuf_r+0x3e>
 8006d74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d78:	e00e      	b.n	8006d98 <__swhatbuf_r+0x40>
 8006d7a:	466a      	mov	r2, sp
 8006d7c:	f000 fe76 	bl	8007a6c <_fstat_r>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	dbf2      	blt.n	8006d6a <__swhatbuf_r+0x12>
 8006d84:	9a01      	ldr	r2, [sp, #4]
 8006d86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006d8a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006d8e:	425a      	negs	r2, r3
 8006d90:	415a      	adcs	r2, r3
 8006d92:	602a      	str	r2, [r5, #0]
 8006d94:	e7ee      	b.n	8006d74 <__swhatbuf_r+0x1c>
 8006d96:	2340      	movs	r3, #64	; 0x40
 8006d98:	2000      	movs	r0, #0
 8006d9a:	6023      	str	r3, [r4, #0]
 8006d9c:	b016      	add	sp, #88	; 0x58
 8006d9e:	bd70      	pop	{r4, r5, r6, pc}

08006da0 <__smakebuf_r>:
 8006da0:	898b      	ldrh	r3, [r1, #12]
 8006da2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006da4:	079d      	lsls	r5, r3, #30
 8006da6:	4606      	mov	r6, r0
 8006da8:	460c      	mov	r4, r1
 8006daa:	d507      	bpl.n	8006dbc <__smakebuf_r+0x1c>
 8006dac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006db0:	6023      	str	r3, [r4, #0]
 8006db2:	6123      	str	r3, [r4, #16]
 8006db4:	2301      	movs	r3, #1
 8006db6:	6163      	str	r3, [r4, #20]
 8006db8:	b002      	add	sp, #8
 8006dba:	bd70      	pop	{r4, r5, r6, pc}
 8006dbc:	ab01      	add	r3, sp, #4
 8006dbe:	466a      	mov	r2, sp
 8006dc0:	f7ff ffca 	bl	8006d58 <__swhatbuf_r>
 8006dc4:	9900      	ldr	r1, [sp, #0]
 8006dc6:	4605      	mov	r5, r0
 8006dc8:	4630      	mov	r0, r6
 8006dca:	f000 fb81 	bl	80074d0 <_malloc_r>
 8006dce:	b948      	cbnz	r0, 8006de4 <__smakebuf_r+0x44>
 8006dd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dd4:	059a      	lsls	r2, r3, #22
 8006dd6:	d4ef      	bmi.n	8006db8 <__smakebuf_r+0x18>
 8006dd8:	f023 0303 	bic.w	r3, r3, #3
 8006ddc:	f043 0302 	orr.w	r3, r3, #2
 8006de0:	81a3      	strh	r3, [r4, #12]
 8006de2:	e7e3      	b.n	8006dac <__smakebuf_r+0xc>
 8006de4:	4b0d      	ldr	r3, [pc, #52]	; (8006e1c <__smakebuf_r+0x7c>)
 8006de6:	62b3      	str	r3, [r6, #40]	; 0x28
 8006de8:	89a3      	ldrh	r3, [r4, #12]
 8006dea:	6020      	str	r0, [r4, #0]
 8006dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006df0:	81a3      	strh	r3, [r4, #12]
 8006df2:	9b00      	ldr	r3, [sp, #0]
 8006df4:	6120      	str	r0, [r4, #16]
 8006df6:	6163      	str	r3, [r4, #20]
 8006df8:	9b01      	ldr	r3, [sp, #4]
 8006dfa:	b15b      	cbz	r3, 8006e14 <__smakebuf_r+0x74>
 8006dfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e00:	4630      	mov	r0, r6
 8006e02:	f000 fe45 	bl	8007a90 <_isatty_r>
 8006e06:	b128      	cbz	r0, 8006e14 <__smakebuf_r+0x74>
 8006e08:	89a3      	ldrh	r3, [r4, #12]
 8006e0a:	f023 0303 	bic.w	r3, r3, #3
 8006e0e:	f043 0301 	orr.w	r3, r3, #1
 8006e12:	81a3      	strh	r3, [r4, #12]
 8006e14:	89a3      	ldrh	r3, [r4, #12]
 8006e16:	431d      	orrs	r5, r3
 8006e18:	81a5      	strh	r5, [r4, #12]
 8006e1a:	e7cd      	b.n	8006db8 <__smakebuf_r+0x18>
 8006e1c:	08006bf1 	.word	0x08006bf1

08006e20 <malloc>:
 8006e20:	4b02      	ldr	r3, [pc, #8]	; (8006e2c <malloc+0xc>)
 8006e22:	4601      	mov	r1, r0
 8006e24:	6818      	ldr	r0, [r3, #0]
 8006e26:	f000 bb53 	b.w	80074d0 <_malloc_r>
 8006e2a:	bf00      	nop
 8006e2c:	20000018 	.word	0x20000018

08006e30 <memchr>:
 8006e30:	b510      	push	{r4, lr}
 8006e32:	b2c9      	uxtb	r1, r1
 8006e34:	4402      	add	r2, r0
 8006e36:	4290      	cmp	r0, r2
 8006e38:	4603      	mov	r3, r0
 8006e3a:	d101      	bne.n	8006e40 <memchr+0x10>
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	e003      	b.n	8006e48 <memchr+0x18>
 8006e40:	781c      	ldrb	r4, [r3, #0]
 8006e42:	3001      	adds	r0, #1
 8006e44:	428c      	cmp	r4, r1
 8006e46:	d1f6      	bne.n	8006e36 <memchr+0x6>
 8006e48:	4618      	mov	r0, r3
 8006e4a:	bd10      	pop	{r4, pc}

08006e4c <memcpy>:
 8006e4c:	b510      	push	{r4, lr}
 8006e4e:	1e43      	subs	r3, r0, #1
 8006e50:	440a      	add	r2, r1
 8006e52:	4291      	cmp	r1, r2
 8006e54:	d100      	bne.n	8006e58 <memcpy+0xc>
 8006e56:	bd10      	pop	{r4, pc}
 8006e58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e60:	e7f7      	b.n	8006e52 <memcpy+0x6>

08006e62 <_Balloc>:
 8006e62:	b570      	push	{r4, r5, r6, lr}
 8006e64:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006e66:	4604      	mov	r4, r0
 8006e68:	460e      	mov	r6, r1
 8006e6a:	b93d      	cbnz	r5, 8006e7c <_Balloc+0x1a>
 8006e6c:	2010      	movs	r0, #16
 8006e6e:	f7ff ffd7 	bl	8006e20 <malloc>
 8006e72:	6260      	str	r0, [r4, #36]	; 0x24
 8006e74:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006e78:	6005      	str	r5, [r0, #0]
 8006e7a:	60c5      	str	r5, [r0, #12]
 8006e7c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006e7e:	68eb      	ldr	r3, [r5, #12]
 8006e80:	b183      	cbz	r3, 8006ea4 <_Balloc+0x42>
 8006e82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006e8a:	b9b8      	cbnz	r0, 8006ebc <_Balloc+0x5a>
 8006e8c:	2101      	movs	r1, #1
 8006e8e:	fa01 f506 	lsl.w	r5, r1, r6
 8006e92:	1d6a      	adds	r2, r5, #5
 8006e94:	0092      	lsls	r2, r2, #2
 8006e96:	4620      	mov	r0, r4
 8006e98:	f000 fabf 	bl	800741a <_calloc_r>
 8006e9c:	b160      	cbz	r0, 8006eb8 <_Balloc+0x56>
 8006e9e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006ea2:	e00e      	b.n	8006ec2 <_Balloc+0x60>
 8006ea4:	2221      	movs	r2, #33	; 0x21
 8006ea6:	2104      	movs	r1, #4
 8006ea8:	4620      	mov	r0, r4
 8006eaa:	f000 fab6 	bl	800741a <_calloc_r>
 8006eae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006eb0:	60e8      	str	r0, [r5, #12]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1e4      	bne.n	8006e82 <_Balloc+0x20>
 8006eb8:	2000      	movs	r0, #0
 8006eba:	bd70      	pop	{r4, r5, r6, pc}
 8006ebc:	6802      	ldr	r2, [r0, #0]
 8006ebe:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ec8:	e7f7      	b.n	8006eba <_Balloc+0x58>

08006eca <_Bfree>:
 8006eca:	b570      	push	{r4, r5, r6, lr}
 8006ecc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006ece:	4606      	mov	r6, r0
 8006ed0:	460d      	mov	r5, r1
 8006ed2:	b93c      	cbnz	r4, 8006ee4 <_Bfree+0x1a>
 8006ed4:	2010      	movs	r0, #16
 8006ed6:	f7ff ffa3 	bl	8006e20 <malloc>
 8006eda:	6270      	str	r0, [r6, #36]	; 0x24
 8006edc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ee0:	6004      	str	r4, [r0, #0]
 8006ee2:	60c4      	str	r4, [r0, #12]
 8006ee4:	b13d      	cbz	r5, 8006ef6 <_Bfree+0x2c>
 8006ee6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006ee8:	686a      	ldr	r2, [r5, #4]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ef0:	6029      	str	r1, [r5, #0]
 8006ef2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006ef6:	bd70      	pop	{r4, r5, r6, pc}

08006ef8 <__multadd>:
 8006ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006efc:	461f      	mov	r7, r3
 8006efe:	4606      	mov	r6, r0
 8006f00:	460c      	mov	r4, r1
 8006f02:	2300      	movs	r3, #0
 8006f04:	690d      	ldr	r5, [r1, #16]
 8006f06:	f101 0c14 	add.w	ip, r1, #20
 8006f0a:	f8dc 0000 	ldr.w	r0, [ip]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	b281      	uxth	r1, r0
 8006f12:	fb02 7101 	mla	r1, r2, r1, r7
 8006f16:	0c00      	lsrs	r0, r0, #16
 8006f18:	0c0f      	lsrs	r7, r1, #16
 8006f1a:	fb02 7000 	mla	r0, r2, r0, r7
 8006f1e:	b289      	uxth	r1, r1
 8006f20:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006f24:	429d      	cmp	r5, r3
 8006f26:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006f2a:	f84c 1b04 	str.w	r1, [ip], #4
 8006f2e:	dcec      	bgt.n	8006f0a <__multadd+0x12>
 8006f30:	b1d7      	cbz	r7, 8006f68 <__multadd+0x70>
 8006f32:	68a3      	ldr	r3, [r4, #8]
 8006f34:	42ab      	cmp	r3, r5
 8006f36:	dc12      	bgt.n	8006f5e <__multadd+0x66>
 8006f38:	6861      	ldr	r1, [r4, #4]
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	3101      	adds	r1, #1
 8006f3e:	f7ff ff90 	bl	8006e62 <_Balloc>
 8006f42:	4680      	mov	r8, r0
 8006f44:	6922      	ldr	r2, [r4, #16]
 8006f46:	f104 010c 	add.w	r1, r4, #12
 8006f4a:	3202      	adds	r2, #2
 8006f4c:	0092      	lsls	r2, r2, #2
 8006f4e:	300c      	adds	r0, #12
 8006f50:	f7ff ff7c 	bl	8006e4c <memcpy>
 8006f54:	4621      	mov	r1, r4
 8006f56:	4630      	mov	r0, r6
 8006f58:	f7ff ffb7 	bl	8006eca <_Bfree>
 8006f5c:	4644      	mov	r4, r8
 8006f5e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f62:	3501      	adds	r5, #1
 8006f64:	615f      	str	r7, [r3, #20]
 8006f66:	6125      	str	r5, [r4, #16]
 8006f68:	4620      	mov	r0, r4
 8006f6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006f6e <__hi0bits>:
 8006f6e:	0c02      	lsrs	r2, r0, #16
 8006f70:	0412      	lsls	r2, r2, #16
 8006f72:	4603      	mov	r3, r0
 8006f74:	b9b2      	cbnz	r2, 8006fa4 <__hi0bits+0x36>
 8006f76:	0403      	lsls	r3, r0, #16
 8006f78:	2010      	movs	r0, #16
 8006f7a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006f7e:	bf04      	itt	eq
 8006f80:	021b      	lsleq	r3, r3, #8
 8006f82:	3008      	addeq	r0, #8
 8006f84:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006f88:	bf04      	itt	eq
 8006f8a:	011b      	lsleq	r3, r3, #4
 8006f8c:	3004      	addeq	r0, #4
 8006f8e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006f92:	bf04      	itt	eq
 8006f94:	009b      	lsleq	r3, r3, #2
 8006f96:	3002      	addeq	r0, #2
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	db06      	blt.n	8006faa <__hi0bits+0x3c>
 8006f9c:	005b      	lsls	r3, r3, #1
 8006f9e:	d503      	bpl.n	8006fa8 <__hi0bits+0x3a>
 8006fa0:	3001      	adds	r0, #1
 8006fa2:	4770      	bx	lr
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	e7e8      	b.n	8006f7a <__hi0bits+0xc>
 8006fa8:	2020      	movs	r0, #32
 8006faa:	4770      	bx	lr

08006fac <__lo0bits>:
 8006fac:	6803      	ldr	r3, [r0, #0]
 8006fae:	4601      	mov	r1, r0
 8006fb0:	f013 0207 	ands.w	r2, r3, #7
 8006fb4:	d00b      	beq.n	8006fce <__lo0bits+0x22>
 8006fb6:	07da      	lsls	r2, r3, #31
 8006fb8:	d423      	bmi.n	8007002 <__lo0bits+0x56>
 8006fba:	0798      	lsls	r0, r3, #30
 8006fbc:	bf49      	itett	mi
 8006fbe:	085b      	lsrmi	r3, r3, #1
 8006fc0:	089b      	lsrpl	r3, r3, #2
 8006fc2:	2001      	movmi	r0, #1
 8006fc4:	600b      	strmi	r3, [r1, #0]
 8006fc6:	bf5c      	itt	pl
 8006fc8:	600b      	strpl	r3, [r1, #0]
 8006fca:	2002      	movpl	r0, #2
 8006fcc:	4770      	bx	lr
 8006fce:	b298      	uxth	r0, r3
 8006fd0:	b9a8      	cbnz	r0, 8006ffe <__lo0bits+0x52>
 8006fd2:	2010      	movs	r0, #16
 8006fd4:	0c1b      	lsrs	r3, r3, #16
 8006fd6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006fda:	bf04      	itt	eq
 8006fdc:	0a1b      	lsreq	r3, r3, #8
 8006fde:	3008      	addeq	r0, #8
 8006fe0:	071a      	lsls	r2, r3, #28
 8006fe2:	bf04      	itt	eq
 8006fe4:	091b      	lsreq	r3, r3, #4
 8006fe6:	3004      	addeq	r0, #4
 8006fe8:	079a      	lsls	r2, r3, #30
 8006fea:	bf04      	itt	eq
 8006fec:	089b      	lsreq	r3, r3, #2
 8006fee:	3002      	addeq	r0, #2
 8006ff0:	07da      	lsls	r2, r3, #31
 8006ff2:	d402      	bmi.n	8006ffa <__lo0bits+0x4e>
 8006ff4:	085b      	lsrs	r3, r3, #1
 8006ff6:	d006      	beq.n	8007006 <__lo0bits+0x5a>
 8006ff8:	3001      	adds	r0, #1
 8006ffa:	600b      	str	r3, [r1, #0]
 8006ffc:	4770      	bx	lr
 8006ffe:	4610      	mov	r0, r2
 8007000:	e7e9      	b.n	8006fd6 <__lo0bits+0x2a>
 8007002:	2000      	movs	r0, #0
 8007004:	4770      	bx	lr
 8007006:	2020      	movs	r0, #32
 8007008:	4770      	bx	lr

0800700a <__i2b>:
 800700a:	b510      	push	{r4, lr}
 800700c:	460c      	mov	r4, r1
 800700e:	2101      	movs	r1, #1
 8007010:	f7ff ff27 	bl	8006e62 <_Balloc>
 8007014:	2201      	movs	r2, #1
 8007016:	6144      	str	r4, [r0, #20]
 8007018:	6102      	str	r2, [r0, #16]
 800701a:	bd10      	pop	{r4, pc}

0800701c <__multiply>:
 800701c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007020:	4614      	mov	r4, r2
 8007022:	690a      	ldr	r2, [r1, #16]
 8007024:	6923      	ldr	r3, [r4, #16]
 8007026:	4688      	mov	r8, r1
 8007028:	429a      	cmp	r2, r3
 800702a:	bfbe      	ittt	lt
 800702c:	460b      	movlt	r3, r1
 800702e:	46a0      	movlt	r8, r4
 8007030:	461c      	movlt	r4, r3
 8007032:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007036:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800703a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800703e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007042:	eb07 0609 	add.w	r6, r7, r9
 8007046:	42b3      	cmp	r3, r6
 8007048:	bfb8      	it	lt
 800704a:	3101      	addlt	r1, #1
 800704c:	f7ff ff09 	bl	8006e62 <_Balloc>
 8007050:	f100 0514 	add.w	r5, r0, #20
 8007054:	462b      	mov	r3, r5
 8007056:	2200      	movs	r2, #0
 8007058:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800705c:	4573      	cmp	r3, lr
 800705e:	d316      	bcc.n	800708e <__multiply+0x72>
 8007060:	f104 0214 	add.w	r2, r4, #20
 8007064:	f108 0114 	add.w	r1, r8, #20
 8007068:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800706c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007070:	9300      	str	r3, [sp, #0]
 8007072:	9b00      	ldr	r3, [sp, #0]
 8007074:	9201      	str	r2, [sp, #4]
 8007076:	4293      	cmp	r3, r2
 8007078:	d80c      	bhi.n	8007094 <__multiply+0x78>
 800707a:	2e00      	cmp	r6, #0
 800707c:	dd03      	ble.n	8007086 <__multiply+0x6a>
 800707e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007082:	2b00      	cmp	r3, #0
 8007084:	d05d      	beq.n	8007142 <__multiply+0x126>
 8007086:	6106      	str	r6, [r0, #16]
 8007088:	b003      	add	sp, #12
 800708a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800708e:	f843 2b04 	str.w	r2, [r3], #4
 8007092:	e7e3      	b.n	800705c <__multiply+0x40>
 8007094:	f8b2 b000 	ldrh.w	fp, [r2]
 8007098:	f1bb 0f00 	cmp.w	fp, #0
 800709c:	d023      	beq.n	80070e6 <__multiply+0xca>
 800709e:	4689      	mov	r9, r1
 80070a0:	46ac      	mov	ip, r5
 80070a2:	f04f 0800 	mov.w	r8, #0
 80070a6:	f859 4b04 	ldr.w	r4, [r9], #4
 80070aa:	f8dc a000 	ldr.w	sl, [ip]
 80070ae:	b2a3      	uxth	r3, r4
 80070b0:	fa1f fa8a 	uxth.w	sl, sl
 80070b4:	fb0b a303 	mla	r3, fp, r3, sl
 80070b8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80070bc:	f8dc 4000 	ldr.w	r4, [ip]
 80070c0:	4443      	add	r3, r8
 80070c2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80070c6:	fb0b 840a 	mla	r4, fp, sl, r8
 80070ca:	46e2      	mov	sl, ip
 80070cc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80070d6:	454f      	cmp	r7, r9
 80070d8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80070dc:	f84a 3b04 	str.w	r3, [sl], #4
 80070e0:	d82b      	bhi.n	800713a <__multiply+0x11e>
 80070e2:	f8cc 8004 	str.w	r8, [ip, #4]
 80070e6:	9b01      	ldr	r3, [sp, #4]
 80070e8:	3204      	adds	r2, #4
 80070ea:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80070ee:	f1ba 0f00 	cmp.w	sl, #0
 80070f2:	d020      	beq.n	8007136 <__multiply+0x11a>
 80070f4:	4689      	mov	r9, r1
 80070f6:	46a8      	mov	r8, r5
 80070f8:	f04f 0b00 	mov.w	fp, #0
 80070fc:	682b      	ldr	r3, [r5, #0]
 80070fe:	f8b9 c000 	ldrh.w	ip, [r9]
 8007102:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007106:	b29b      	uxth	r3, r3
 8007108:	fb0a 440c 	mla	r4, sl, ip, r4
 800710c:	46c4      	mov	ip, r8
 800710e:	445c      	add	r4, fp
 8007110:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007114:	f84c 3b04 	str.w	r3, [ip], #4
 8007118:	f859 3b04 	ldr.w	r3, [r9], #4
 800711c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007120:	0c1b      	lsrs	r3, r3, #16
 8007122:	fb0a b303 	mla	r3, sl, r3, fp
 8007126:	454f      	cmp	r7, r9
 8007128:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800712c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007130:	d805      	bhi.n	800713e <__multiply+0x122>
 8007132:	f8c8 3004 	str.w	r3, [r8, #4]
 8007136:	3504      	adds	r5, #4
 8007138:	e79b      	b.n	8007072 <__multiply+0x56>
 800713a:	46d4      	mov	ip, sl
 800713c:	e7b3      	b.n	80070a6 <__multiply+0x8a>
 800713e:	46e0      	mov	r8, ip
 8007140:	e7dd      	b.n	80070fe <__multiply+0xe2>
 8007142:	3e01      	subs	r6, #1
 8007144:	e799      	b.n	800707a <__multiply+0x5e>
	...

08007148 <__pow5mult>:
 8007148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800714c:	4615      	mov	r5, r2
 800714e:	f012 0203 	ands.w	r2, r2, #3
 8007152:	4606      	mov	r6, r0
 8007154:	460f      	mov	r7, r1
 8007156:	d007      	beq.n	8007168 <__pow5mult+0x20>
 8007158:	4c21      	ldr	r4, [pc, #132]	; (80071e0 <__pow5mult+0x98>)
 800715a:	3a01      	subs	r2, #1
 800715c:	2300      	movs	r3, #0
 800715e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007162:	f7ff fec9 	bl	8006ef8 <__multadd>
 8007166:	4607      	mov	r7, r0
 8007168:	10ad      	asrs	r5, r5, #2
 800716a:	d035      	beq.n	80071d8 <__pow5mult+0x90>
 800716c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800716e:	b93c      	cbnz	r4, 8007180 <__pow5mult+0x38>
 8007170:	2010      	movs	r0, #16
 8007172:	f7ff fe55 	bl	8006e20 <malloc>
 8007176:	6270      	str	r0, [r6, #36]	; 0x24
 8007178:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800717c:	6004      	str	r4, [r0, #0]
 800717e:	60c4      	str	r4, [r0, #12]
 8007180:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007184:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007188:	b94c      	cbnz	r4, 800719e <__pow5mult+0x56>
 800718a:	f240 2171 	movw	r1, #625	; 0x271
 800718e:	4630      	mov	r0, r6
 8007190:	f7ff ff3b 	bl	800700a <__i2b>
 8007194:	2300      	movs	r3, #0
 8007196:	4604      	mov	r4, r0
 8007198:	f8c8 0008 	str.w	r0, [r8, #8]
 800719c:	6003      	str	r3, [r0, #0]
 800719e:	f04f 0800 	mov.w	r8, #0
 80071a2:	07eb      	lsls	r3, r5, #31
 80071a4:	d50a      	bpl.n	80071bc <__pow5mult+0x74>
 80071a6:	4639      	mov	r1, r7
 80071a8:	4622      	mov	r2, r4
 80071aa:	4630      	mov	r0, r6
 80071ac:	f7ff ff36 	bl	800701c <__multiply>
 80071b0:	4681      	mov	r9, r0
 80071b2:	4639      	mov	r1, r7
 80071b4:	4630      	mov	r0, r6
 80071b6:	f7ff fe88 	bl	8006eca <_Bfree>
 80071ba:	464f      	mov	r7, r9
 80071bc:	106d      	asrs	r5, r5, #1
 80071be:	d00b      	beq.n	80071d8 <__pow5mult+0x90>
 80071c0:	6820      	ldr	r0, [r4, #0]
 80071c2:	b938      	cbnz	r0, 80071d4 <__pow5mult+0x8c>
 80071c4:	4622      	mov	r2, r4
 80071c6:	4621      	mov	r1, r4
 80071c8:	4630      	mov	r0, r6
 80071ca:	f7ff ff27 	bl	800701c <__multiply>
 80071ce:	6020      	str	r0, [r4, #0]
 80071d0:	f8c0 8000 	str.w	r8, [r0]
 80071d4:	4604      	mov	r4, r0
 80071d6:	e7e4      	b.n	80071a2 <__pow5mult+0x5a>
 80071d8:	4638      	mov	r0, r7
 80071da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071de:	bf00      	nop
 80071e0:	08007df0 	.word	0x08007df0

080071e4 <__lshift>:
 80071e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071e8:	460c      	mov	r4, r1
 80071ea:	4607      	mov	r7, r0
 80071ec:	4616      	mov	r6, r2
 80071ee:	6923      	ldr	r3, [r4, #16]
 80071f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071f4:	eb0a 0903 	add.w	r9, sl, r3
 80071f8:	6849      	ldr	r1, [r1, #4]
 80071fa:	68a3      	ldr	r3, [r4, #8]
 80071fc:	f109 0501 	add.w	r5, r9, #1
 8007200:	42ab      	cmp	r3, r5
 8007202:	db32      	blt.n	800726a <__lshift+0x86>
 8007204:	4638      	mov	r0, r7
 8007206:	f7ff fe2c 	bl	8006e62 <_Balloc>
 800720a:	2300      	movs	r3, #0
 800720c:	4680      	mov	r8, r0
 800720e:	461a      	mov	r2, r3
 8007210:	f100 0114 	add.w	r1, r0, #20
 8007214:	4553      	cmp	r3, sl
 8007216:	db2b      	blt.n	8007270 <__lshift+0x8c>
 8007218:	6920      	ldr	r0, [r4, #16]
 800721a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800721e:	f104 0314 	add.w	r3, r4, #20
 8007222:	f016 021f 	ands.w	r2, r6, #31
 8007226:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800722a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800722e:	d025      	beq.n	800727c <__lshift+0x98>
 8007230:	2000      	movs	r0, #0
 8007232:	f1c2 0e20 	rsb	lr, r2, #32
 8007236:	468a      	mov	sl, r1
 8007238:	681e      	ldr	r6, [r3, #0]
 800723a:	4096      	lsls	r6, r2
 800723c:	4330      	orrs	r0, r6
 800723e:	f84a 0b04 	str.w	r0, [sl], #4
 8007242:	f853 0b04 	ldr.w	r0, [r3], #4
 8007246:	459c      	cmp	ip, r3
 8007248:	fa20 f00e 	lsr.w	r0, r0, lr
 800724c:	d814      	bhi.n	8007278 <__lshift+0x94>
 800724e:	6048      	str	r0, [r1, #4]
 8007250:	b108      	cbz	r0, 8007256 <__lshift+0x72>
 8007252:	f109 0502 	add.w	r5, r9, #2
 8007256:	3d01      	subs	r5, #1
 8007258:	4638      	mov	r0, r7
 800725a:	f8c8 5010 	str.w	r5, [r8, #16]
 800725e:	4621      	mov	r1, r4
 8007260:	f7ff fe33 	bl	8006eca <_Bfree>
 8007264:	4640      	mov	r0, r8
 8007266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800726a:	3101      	adds	r1, #1
 800726c:	005b      	lsls	r3, r3, #1
 800726e:	e7c7      	b.n	8007200 <__lshift+0x1c>
 8007270:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007274:	3301      	adds	r3, #1
 8007276:	e7cd      	b.n	8007214 <__lshift+0x30>
 8007278:	4651      	mov	r1, sl
 800727a:	e7dc      	b.n	8007236 <__lshift+0x52>
 800727c:	3904      	subs	r1, #4
 800727e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007282:	459c      	cmp	ip, r3
 8007284:	f841 2f04 	str.w	r2, [r1, #4]!
 8007288:	d8f9      	bhi.n	800727e <__lshift+0x9a>
 800728a:	e7e4      	b.n	8007256 <__lshift+0x72>

0800728c <__mcmp>:
 800728c:	6903      	ldr	r3, [r0, #16]
 800728e:	690a      	ldr	r2, [r1, #16]
 8007290:	b530      	push	{r4, r5, lr}
 8007292:	1a9b      	subs	r3, r3, r2
 8007294:	d10c      	bne.n	80072b0 <__mcmp+0x24>
 8007296:	0092      	lsls	r2, r2, #2
 8007298:	3014      	adds	r0, #20
 800729a:	3114      	adds	r1, #20
 800729c:	1884      	adds	r4, r0, r2
 800729e:	4411      	add	r1, r2
 80072a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80072a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80072a8:	4295      	cmp	r5, r2
 80072aa:	d003      	beq.n	80072b4 <__mcmp+0x28>
 80072ac:	d305      	bcc.n	80072ba <__mcmp+0x2e>
 80072ae:	2301      	movs	r3, #1
 80072b0:	4618      	mov	r0, r3
 80072b2:	bd30      	pop	{r4, r5, pc}
 80072b4:	42a0      	cmp	r0, r4
 80072b6:	d3f3      	bcc.n	80072a0 <__mcmp+0x14>
 80072b8:	e7fa      	b.n	80072b0 <__mcmp+0x24>
 80072ba:	f04f 33ff 	mov.w	r3, #4294967295
 80072be:	e7f7      	b.n	80072b0 <__mcmp+0x24>

080072c0 <__mdiff>:
 80072c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072c4:	460d      	mov	r5, r1
 80072c6:	4607      	mov	r7, r0
 80072c8:	4611      	mov	r1, r2
 80072ca:	4628      	mov	r0, r5
 80072cc:	4614      	mov	r4, r2
 80072ce:	f7ff ffdd 	bl	800728c <__mcmp>
 80072d2:	1e06      	subs	r6, r0, #0
 80072d4:	d108      	bne.n	80072e8 <__mdiff+0x28>
 80072d6:	4631      	mov	r1, r6
 80072d8:	4638      	mov	r0, r7
 80072da:	f7ff fdc2 	bl	8006e62 <_Balloc>
 80072de:	2301      	movs	r3, #1
 80072e0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80072e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072e8:	bfa4      	itt	ge
 80072ea:	4623      	movge	r3, r4
 80072ec:	462c      	movge	r4, r5
 80072ee:	4638      	mov	r0, r7
 80072f0:	6861      	ldr	r1, [r4, #4]
 80072f2:	bfa6      	itte	ge
 80072f4:	461d      	movge	r5, r3
 80072f6:	2600      	movge	r6, #0
 80072f8:	2601      	movlt	r6, #1
 80072fa:	f7ff fdb2 	bl	8006e62 <_Balloc>
 80072fe:	f04f 0e00 	mov.w	lr, #0
 8007302:	60c6      	str	r6, [r0, #12]
 8007304:	692b      	ldr	r3, [r5, #16]
 8007306:	6926      	ldr	r6, [r4, #16]
 8007308:	f104 0214 	add.w	r2, r4, #20
 800730c:	f105 0914 	add.w	r9, r5, #20
 8007310:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007314:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007318:	f100 0114 	add.w	r1, r0, #20
 800731c:	f852 ab04 	ldr.w	sl, [r2], #4
 8007320:	f859 5b04 	ldr.w	r5, [r9], #4
 8007324:	fa1f f38a 	uxth.w	r3, sl
 8007328:	4473      	add	r3, lr
 800732a:	b2ac      	uxth	r4, r5
 800732c:	1b1b      	subs	r3, r3, r4
 800732e:	0c2c      	lsrs	r4, r5, #16
 8007330:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8007334:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8007338:	b29b      	uxth	r3, r3
 800733a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800733e:	45c8      	cmp	r8, r9
 8007340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8007344:	4694      	mov	ip, r2
 8007346:	f841 4b04 	str.w	r4, [r1], #4
 800734a:	d8e7      	bhi.n	800731c <__mdiff+0x5c>
 800734c:	45bc      	cmp	ip, r7
 800734e:	d304      	bcc.n	800735a <__mdiff+0x9a>
 8007350:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007354:	b183      	cbz	r3, 8007378 <__mdiff+0xb8>
 8007356:	6106      	str	r6, [r0, #16]
 8007358:	e7c4      	b.n	80072e4 <__mdiff+0x24>
 800735a:	f85c 4b04 	ldr.w	r4, [ip], #4
 800735e:	b2a2      	uxth	r2, r4
 8007360:	4472      	add	r2, lr
 8007362:	1413      	asrs	r3, r2, #16
 8007364:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007368:	b292      	uxth	r2, r2
 800736a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800736e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007372:	f841 2b04 	str.w	r2, [r1], #4
 8007376:	e7e9      	b.n	800734c <__mdiff+0x8c>
 8007378:	3e01      	subs	r6, #1
 800737a:	e7e9      	b.n	8007350 <__mdiff+0x90>

0800737c <__d2b>:
 800737c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007380:	461c      	mov	r4, r3
 8007382:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8007386:	2101      	movs	r1, #1
 8007388:	4690      	mov	r8, r2
 800738a:	f7ff fd6a 	bl	8006e62 <_Balloc>
 800738e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8007392:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007396:	4607      	mov	r7, r0
 8007398:	bb34      	cbnz	r4, 80073e8 <__d2b+0x6c>
 800739a:	9201      	str	r2, [sp, #4]
 800739c:	f1b8 0200 	subs.w	r2, r8, #0
 80073a0:	d027      	beq.n	80073f2 <__d2b+0x76>
 80073a2:	a802      	add	r0, sp, #8
 80073a4:	f840 2d08 	str.w	r2, [r0, #-8]!
 80073a8:	f7ff fe00 	bl	8006fac <__lo0bits>
 80073ac:	9900      	ldr	r1, [sp, #0]
 80073ae:	b1f0      	cbz	r0, 80073ee <__d2b+0x72>
 80073b0:	9a01      	ldr	r2, [sp, #4]
 80073b2:	f1c0 0320 	rsb	r3, r0, #32
 80073b6:	fa02 f303 	lsl.w	r3, r2, r3
 80073ba:	430b      	orrs	r3, r1
 80073bc:	40c2      	lsrs	r2, r0
 80073be:	617b      	str	r3, [r7, #20]
 80073c0:	9201      	str	r2, [sp, #4]
 80073c2:	9b01      	ldr	r3, [sp, #4]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	bf14      	ite	ne
 80073c8:	2102      	movne	r1, #2
 80073ca:	2101      	moveq	r1, #1
 80073cc:	61bb      	str	r3, [r7, #24]
 80073ce:	6139      	str	r1, [r7, #16]
 80073d0:	b1c4      	cbz	r4, 8007404 <__d2b+0x88>
 80073d2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80073d6:	4404      	add	r4, r0
 80073d8:	6034      	str	r4, [r6, #0]
 80073da:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80073de:	6028      	str	r0, [r5, #0]
 80073e0:	4638      	mov	r0, r7
 80073e2:	b002      	add	sp, #8
 80073e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073e8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80073ec:	e7d5      	b.n	800739a <__d2b+0x1e>
 80073ee:	6179      	str	r1, [r7, #20]
 80073f0:	e7e7      	b.n	80073c2 <__d2b+0x46>
 80073f2:	a801      	add	r0, sp, #4
 80073f4:	f7ff fdda 	bl	8006fac <__lo0bits>
 80073f8:	2101      	movs	r1, #1
 80073fa:	9b01      	ldr	r3, [sp, #4]
 80073fc:	6139      	str	r1, [r7, #16]
 80073fe:	617b      	str	r3, [r7, #20]
 8007400:	3020      	adds	r0, #32
 8007402:	e7e5      	b.n	80073d0 <__d2b+0x54>
 8007404:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007408:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800740c:	6030      	str	r0, [r6, #0]
 800740e:	6918      	ldr	r0, [r3, #16]
 8007410:	f7ff fdad 	bl	8006f6e <__hi0bits>
 8007414:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007418:	e7e1      	b.n	80073de <__d2b+0x62>

0800741a <_calloc_r>:
 800741a:	b538      	push	{r3, r4, r5, lr}
 800741c:	fb02 f401 	mul.w	r4, r2, r1
 8007420:	4621      	mov	r1, r4
 8007422:	f000 f855 	bl	80074d0 <_malloc_r>
 8007426:	4605      	mov	r5, r0
 8007428:	b118      	cbz	r0, 8007432 <_calloc_r+0x18>
 800742a:	4622      	mov	r2, r4
 800742c:	2100      	movs	r1, #0
 800742e:	f7fd ff6d 	bl	800530c <memset>
 8007432:	4628      	mov	r0, r5
 8007434:	bd38      	pop	{r3, r4, r5, pc}
	...

08007438 <_free_r>:
 8007438:	b538      	push	{r3, r4, r5, lr}
 800743a:	4605      	mov	r5, r0
 800743c:	2900      	cmp	r1, #0
 800743e:	d043      	beq.n	80074c8 <_free_r+0x90>
 8007440:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007444:	1f0c      	subs	r4, r1, #4
 8007446:	2b00      	cmp	r3, #0
 8007448:	bfb8      	it	lt
 800744a:	18e4      	addlt	r4, r4, r3
 800744c:	f000 fb54 	bl	8007af8 <__malloc_lock>
 8007450:	4a1e      	ldr	r2, [pc, #120]	; (80074cc <_free_r+0x94>)
 8007452:	6813      	ldr	r3, [r2, #0]
 8007454:	4610      	mov	r0, r2
 8007456:	b933      	cbnz	r3, 8007466 <_free_r+0x2e>
 8007458:	6063      	str	r3, [r4, #4]
 800745a:	6014      	str	r4, [r2, #0]
 800745c:	4628      	mov	r0, r5
 800745e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007462:	f000 bb4a 	b.w	8007afa <__malloc_unlock>
 8007466:	42a3      	cmp	r3, r4
 8007468:	d90b      	bls.n	8007482 <_free_r+0x4a>
 800746a:	6821      	ldr	r1, [r4, #0]
 800746c:	1862      	adds	r2, r4, r1
 800746e:	4293      	cmp	r3, r2
 8007470:	bf01      	itttt	eq
 8007472:	681a      	ldreq	r2, [r3, #0]
 8007474:	685b      	ldreq	r3, [r3, #4]
 8007476:	1852      	addeq	r2, r2, r1
 8007478:	6022      	streq	r2, [r4, #0]
 800747a:	6063      	str	r3, [r4, #4]
 800747c:	6004      	str	r4, [r0, #0]
 800747e:	e7ed      	b.n	800745c <_free_r+0x24>
 8007480:	4613      	mov	r3, r2
 8007482:	685a      	ldr	r2, [r3, #4]
 8007484:	b10a      	cbz	r2, 800748a <_free_r+0x52>
 8007486:	42a2      	cmp	r2, r4
 8007488:	d9fa      	bls.n	8007480 <_free_r+0x48>
 800748a:	6819      	ldr	r1, [r3, #0]
 800748c:	1858      	adds	r0, r3, r1
 800748e:	42a0      	cmp	r0, r4
 8007490:	d10b      	bne.n	80074aa <_free_r+0x72>
 8007492:	6820      	ldr	r0, [r4, #0]
 8007494:	4401      	add	r1, r0
 8007496:	1858      	adds	r0, r3, r1
 8007498:	4282      	cmp	r2, r0
 800749a:	6019      	str	r1, [r3, #0]
 800749c:	d1de      	bne.n	800745c <_free_r+0x24>
 800749e:	6810      	ldr	r0, [r2, #0]
 80074a0:	6852      	ldr	r2, [r2, #4]
 80074a2:	4401      	add	r1, r0
 80074a4:	6019      	str	r1, [r3, #0]
 80074a6:	605a      	str	r2, [r3, #4]
 80074a8:	e7d8      	b.n	800745c <_free_r+0x24>
 80074aa:	d902      	bls.n	80074b2 <_free_r+0x7a>
 80074ac:	230c      	movs	r3, #12
 80074ae:	602b      	str	r3, [r5, #0]
 80074b0:	e7d4      	b.n	800745c <_free_r+0x24>
 80074b2:	6820      	ldr	r0, [r4, #0]
 80074b4:	1821      	adds	r1, r4, r0
 80074b6:	428a      	cmp	r2, r1
 80074b8:	bf01      	itttt	eq
 80074ba:	6811      	ldreq	r1, [r2, #0]
 80074bc:	6852      	ldreq	r2, [r2, #4]
 80074be:	1809      	addeq	r1, r1, r0
 80074c0:	6021      	streq	r1, [r4, #0]
 80074c2:	6062      	str	r2, [r4, #4]
 80074c4:	605c      	str	r4, [r3, #4]
 80074c6:	e7c9      	b.n	800745c <_free_r+0x24>
 80074c8:	bd38      	pop	{r3, r4, r5, pc}
 80074ca:	bf00      	nop
 80074cc:	20000218 	.word	0x20000218

080074d0 <_malloc_r>:
 80074d0:	b570      	push	{r4, r5, r6, lr}
 80074d2:	1ccd      	adds	r5, r1, #3
 80074d4:	f025 0503 	bic.w	r5, r5, #3
 80074d8:	3508      	adds	r5, #8
 80074da:	2d0c      	cmp	r5, #12
 80074dc:	bf38      	it	cc
 80074de:	250c      	movcc	r5, #12
 80074e0:	2d00      	cmp	r5, #0
 80074e2:	4606      	mov	r6, r0
 80074e4:	db01      	blt.n	80074ea <_malloc_r+0x1a>
 80074e6:	42a9      	cmp	r1, r5
 80074e8:	d903      	bls.n	80074f2 <_malloc_r+0x22>
 80074ea:	230c      	movs	r3, #12
 80074ec:	6033      	str	r3, [r6, #0]
 80074ee:	2000      	movs	r0, #0
 80074f0:	bd70      	pop	{r4, r5, r6, pc}
 80074f2:	f000 fb01 	bl	8007af8 <__malloc_lock>
 80074f6:	4a21      	ldr	r2, [pc, #132]	; (800757c <_malloc_r+0xac>)
 80074f8:	6814      	ldr	r4, [r2, #0]
 80074fa:	4621      	mov	r1, r4
 80074fc:	b991      	cbnz	r1, 8007524 <_malloc_r+0x54>
 80074fe:	4c20      	ldr	r4, [pc, #128]	; (8007580 <_malloc_r+0xb0>)
 8007500:	6823      	ldr	r3, [r4, #0]
 8007502:	b91b      	cbnz	r3, 800750c <_malloc_r+0x3c>
 8007504:	4630      	mov	r0, r6
 8007506:	f000 f97b 	bl	8007800 <_sbrk_r>
 800750a:	6020      	str	r0, [r4, #0]
 800750c:	4629      	mov	r1, r5
 800750e:	4630      	mov	r0, r6
 8007510:	f000 f976 	bl	8007800 <_sbrk_r>
 8007514:	1c43      	adds	r3, r0, #1
 8007516:	d124      	bne.n	8007562 <_malloc_r+0x92>
 8007518:	230c      	movs	r3, #12
 800751a:	4630      	mov	r0, r6
 800751c:	6033      	str	r3, [r6, #0]
 800751e:	f000 faec 	bl	8007afa <__malloc_unlock>
 8007522:	e7e4      	b.n	80074ee <_malloc_r+0x1e>
 8007524:	680b      	ldr	r3, [r1, #0]
 8007526:	1b5b      	subs	r3, r3, r5
 8007528:	d418      	bmi.n	800755c <_malloc_r+0x8c>
 800752a:	2b0b      	cmp	r3, #11
 800752c:	d90f      	bls.n	800754e <_malloc_r+0x7e>
 800752e:	600b      	str	r3, [r1, #0]
 8007530:	18cc      	adds	r4, r1, r3
 8007532:	50cd      	str	r5, [r1, r3]
 8007534:	4630      	mov	r0, r6
 8007536:	f000 fae0 	bl	8007afa <__malloc_unlock>
 800753a:	f104 000b 	add.w	r0, r4, #11
 800753e:	1d23      	adds	r3, r4, #4
 8007540:	f020 0007 	bic.w	r0, r0, #7
 8007544:	1ac3      	subs	r3, r0, r3
 8007546:	d0d3      	beq.n	80074f0 <_malloc_r+0x20>
 8007548:	425a      	negs	r2, r3
 800754a:	50e2      	str	r2, [r4, r3]
 800754c:	e7d0      	b.n	80074f0 <_malloc_r+0x20>
 800754e:	684b      	ldr	r3, [r1, #4]
 8007550:	428c      	cmp	r4, r1
 8007552:	bf16      	itet	ne
 8007554:	6063      	strne	r3, [r4, #4]
 8007556:	6013      	streq	r3, [r2, #0]
 8007558:	460c      	movne	r4, r1
 800755a:	e7eb      	b.n	8007534 <_malloc_r+0x64>
 800755c:	460c      	mov	r4, r1
 800755e:	6849      	ldr	r1, [r1, #4]
 8007560:	e7cc      	b.n	80074fc <_malloc_r+0x2c>
 8007562:	1cc4      	adds	r4, r0, #3
 8007564:	f024 0403 	bic.w	r4, r4, #3
 8007568:	42a0      	cmp	r0, r4
 800756a:	d005      	beq.n	8007578 <_malloc_r+0xa8>
 800756c:	1a21      	subs	r1, r4, r0
 800756e:	4630      	mov	r0, r6
 8007570:	f000 f946 	bl	8007800 <_sbrk_r>
 8007574:	3001      	adds	r0, #1
 8007576:	d0cf      	beq.n	8007518 <_malloc_r+0x48>
 8007578:	6025      	str	r5, [r4, #0]
 800757a:	e7db      	b.n	8007534 <_malloc_r+0x64>
 800757c:	20000218 	.word	0x20000218
 8007580:	2000021c 	.word	0x2000021c

08007584 <__sfputc_r>:
 8007584:	6893      	ldr	r3, [r2, #8]
 8007586:	b410      	push	{r4}
 8007588:	3b01      	subs	r3, #1
 800758a:	2b00      	cmp	r3, #0
 800758c:	6093      	str	r3, [r2, #8]
 800758e:	da07      	bge.n	80075a0 <__sfputc_r+0x1c>
 8007590:	6994      	ldr	r4, [r2, #24]
 8007592:	42a3      	cmp	r3, r4
 8007594:	db01      	blt.n	800759a <__sfputc_r+0x16>
 8007596:	290a      	cmp	r1, #10
 8007598:	d102      	bne.n	80075a0 <__sfputc_r+0x1c>
 800759a:	bc10      	pop	{r4}
 800759c:	f000 b984 	b.w	80078a8 <__swbuf_r>
 80075a0:	6813      	ldr	r3, [r2, #0]
 80075a2:	1c58      	adds	r0, r3, #1
 80075a4:	6010      	str	r0, [r2, #0]
 80075a6:	7019      	strb	r1, [r3, #0]
 80075a8:	4608      	mov	r0, r1
 80075aa:	bc10      	pop	{r4}
 80075ac:	4770      	bx	lr

080075ae <__sfputs_r>:
 80075ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075b0:	4606      	mov	r6, r0
 80075b2:	460f      	mov	r7, r1
 80075b4:	4614      	mov	r4, r2
 80075b6:	18d5      	adds	r5, r2, r3
 80075b8:	42ac      	cmp	r4, r5
 80075ba:	d101      	bne.n	80075c0 <__sfputs_r+0x12>
 80075bc:	2000      	movs	r0, #0
 80075be:	e007      	b.n	80075d0 <__sfputs_r+0x22>
 80075c0:	463a      	mov	r2, r7
 80075c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075c6:	4630      	mov	r0, r6
 80075c8:	f7ff ffdc 	bl	8007584 <__sfputc_r>
 80075cc:	1c43      	adds	r3, r0, #1
 80075ce:	d1f3      	bne.n	80075b8 <__sfputs_r+0xa>
 80075d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075d4 <_vfiprintf_r>:
 80075d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075d8:	460c      	mov	r4, r1
 80075da:	b09d      	sub	sp, #116	; 0x74
 80075dc:	4617      	mov	r7, r2
 80075de:	461d      	mov	r5, r3
 80075e0:	4606      	mov	r6, r0
 80075e2:	b118      	cbz	r0, 80075ec <_vfiprintf_r+0x18>
 80075e4:	6983      	ldr	r3, [r0, #24]
 80075e6:	b90b      	cbnz	r3, 80075ec <_vfiprintf_r+0x18>
 80075e8:	f7ff fb1e 	bl	8006c28 <__sinit>
 80075ec:	4b7c      	ldr	r3, [pc, #496]	; (80077e0 <_vfiprintf_r+0x20c>)
 80075ee:	429c      	cmp	r4, r3
 80075f0:	d158      	bne.n	80076a4 <_vfiprintf_r+0xd0>
 80075f2:	6874      	ldr	r4, [r6, #4]
 80075f4:	89a3      	ldrh	r3, [r4, #12]
 80075f6:	0718      	lsls	r0, r3, #28
 80075f8:	d55e      	bpl.n	80076b8 <_vfiprintf_r+0xe4>
 80075fa:	6923      	ldr	r3, [r4, #16]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d05b      	beq.n	80076b8 <_vfiprintf_r+0xe4>
 8007600:	2300      	movs	r3, #0
 8007602:	9309      	str	r3, [sp, #36]	; 0x24
 8007604:	2320      	movs	r3, #32
 8007606:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800760a:	2330      	movs	r3, #48	; 0x30
 800760c:	f04f 0b01 	mov.w	fp, #1
 8007610:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007614:	9503      	str	r5, [sp, #12]
 8007616:	46b8      	mov	r8, r7
 8007618:	4645      	mov	r5, r8
 800761a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800761e:	b10b      	cbz	r3, 8007624 <_vfiprintf_r+0x50>
 8007620:	2b25      	cmp	r3, #37	; 0x25
 8007622:	d154      	bne.n	80076ce <_vfiprintf_r+0xfa>
 8007624:	ebb8 0a07 	subs.w	sl, r8, r7
 8007628:	d00b      	beq.n	8007642 <_vfiprintf_r+0x6e>
 800762a:	4653      	mov	r3, sl
 800762c:	463a      	mov	r2, r7
 800762e:	4621      	mov	r1, r4
 8007630:	4630      	mov	r0, r6
 8007632:	f7ff ffbc 	bl	80075ae <__sfputs_r>
 8007636:	3001      	adds	r0, #1
 8007638:	f000 80c2 	beq.w	80077c0 <_vfiprintf_r+0x1ec>
 800763c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800763e:	4453      	add	r3, sl
 8007640:	9309      	str	r3, [sp, #36]	; 0x24
 8007642:	f898 3000 	ldrb.w	r3, [r8]
 8007646:	2b00      	cmp	r3, #0
 8007648:	f000 80ba 	beq.w	80077c0 <_vfiprintf_r+0x1ec>
 800764c:	2300      	movs	r3, #0
 800764e:	f04f 32ff 	mov.w	r2, #4294967295
 8007652:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007656:	9304      	str	r3, [sp, #16]
 8007658:	9307      	str	r3, [sp, #28]
 800765a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800765e:	931a      	str	r3, [sp, #104]	; 0x68
 8007660:	46a8      	mov	r8, r5
 8007662:	2205      	movs	r2, #5
 8007664:	f818 1b01 	ldrb.w	r1, [r8], #1
 8007668:	485e      	ldr	r0, [pc, #376]	; (80077e4 <_vfiprintf_r+0x210>)
 800766a:	f7ff fbe1 	bl	8006e30 <memchr>
 800766e:	9b04      	ldr	r3, [sp, #16]
 8007670:	bb78      	cbnz	r0, 80076d2 <_vfiprintf_r+0xfe>
 8007672:	06d9      	lsls	r1, r3, #27
 8007674:	bf44      	itt	mi
 8007676:	2220      	movmi	r2, #32
 8007678:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800767c:	071a      	lsls	r2, r3, #28
 800767e:	bf44      	itt	mi
 8007680:	222b      	movmi	r2, #43	; 0x2b
 8007682:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007686:	782a      	ldrb	r2, [r5, #0]
 8007688:	2a2a      	cmp	r2, #42	; 0x2a
 800768a:	d02a      	beq.n	80076e2 <_vfiprintf_r+0x10e>
 800768c:	46a8      	mov	r8, r5
 800768e:	2000      	movs	r0, #0
 8007690:	250a      	movs	r5, #10
 8007692:	9a07      	ldr	r2, [sp, #28]
 8007694:	4641      	mov	r1, r8
 8007696:	f811 3b01 	ldrb.w	r3, [r1], #1
 800769a:	3b30      	subs	r3, #48	; 0x30
 800769c:	2b09      	cmp	r3, #9
 800769e:	d969      	bls.n	8007774 <_vfiprintf_r+0x1a0>
 80076a0:	b360      	cbz	r0, 80076fc <_vfiprintf_r+0x128>
 80076a2:	e024      	b.n	80076ee <_vfiprintf_r+0x11a>
 80076a4:	4b50      	ldr	r3, [pc, #320]	; (80077e8 <_vfiprintf_r+0x214>)
 80076a6:	429c      	cmp	r4, r3
 80076a8:	d101      	bne.n	80076ae <_vfiprintf_r+0xda>
 80076aa:	68b4      	ldr	r4, [r6, #8]
 80076ac:	e7a2      	b.n	80075f4 <_vfiprintf_r+0x20>
 80076ae:	4b4f      	ldr	r3, [pc, #316]	; (80077ec <_vfiprintf_r+0x218>)
 80076b0:	429c      	cmp	r4, r3
 80076b2:	bf08      	it	eq
 80076b4:	68f4      	ldreq	r4, [r6, #12]
 80076b6:	e79d      	b.n	80075f4 <_vfiprintf_r+0x20>
 80076b8:	4621      	mov	r1, r4
 80076ba:	4630      	mov	r0, r6
 80076bc:	f000 f958 	bl	8007970 <__swsetup_r>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	d09d      	beq.n	8007600 <_vfiprintf_r+0x2c>
 80076c4:	f04f 30ff 	mov.w	r0, #4294967295
 80076c8:	b01d      	add	sp, #116	; 0x74
 80076ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ce:	46a8      	mov	r8, r5
 80076d0:	e7a2      	b.n	8007618 <_vfiprintf_r+0x44>
 80076d2:	4a44      	ldr	r2, [pc, #272]	; (80077e4 <_vfiprintf_r+0x210>)
 80076d4:	4645      	mov	r5, r8
 80076d6:	1a80      	subs	r0, r0, r2
 80076d8:	fa0b f000 	lsl.w	r0, fp, r0
 80076dc:	4318      	orrs	r0, r3
 80076de:	9004      	str	r0, [sp, #16]
 80076e0:	e7be      	b.n	8007660 <_vfiprintf_r+0x8c>
 80076e2:	9a03      	ldr	r2, [sp, #12]
 80076e4:	1d11      	adds	r1, r2, #4
 80076e6:	6812      	ldr	r2, [r2, #0]
 80076e8:	9103      	str	r1, [sp, #12]
 80076ea:	2a00      	cmp	r2, #0
 80076ec:	db01      	blt.n	80076f2 <_vfiprintf_r+0x11e>
 80076ee:	9207      	str	r2, [sp, #28]
 80076f0:	e004      	b.n	80076fc <_vfiprintf_r+0x128>
 80076f2:	4252      	negs	r2, r2
 80076f4:	f043 0302 	orr.w	r3, r3, #2
 80076f8:	9207      	str	r2, [sp, #28]
 80076fa:	9304      	str	r3, [sp, #16]
 80076fc:	f898 3000 	ldrb.w	r3, [r8]
 8007700:	2b2e      	cmp	r3, #46	; 0x2e
 8007702:	d10e      	bne.n	8007722 <_vfiprintf_r+0x14e>
 8007704:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007708:	2b2a      	cmp	r3, #42	; 0x2a
 800770a:	d138      	bne.n	800777e <_vfiprintf_r+0x1aa>
 800770c:	9b03      	ldr	r3, [sp, #12]
 800770e:	f108 0802 	add.w	r8, r8, #2
 8007712:	1d1a      	adds	r2, r3, #4
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	9203      	str	r2, [sp, #12]
 8007718:	2b00      	cmp	r3, #0
 800771a:	bfb8      	it	lt
 800771c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007720:	9305      	str	r3, [sp, #20]
 8007722:	4d33      	ldr	r5, [pc, #204]	; (80077f0 <_vfiprintf_r+0x21c>)
 8007724:	2203      	movs	r2, #3
 8007726:	f898 1000 	ldrb.w	r1, [r8]
 800772a:	4628      	mov	r0, r5
 800772c:	f7ff fb80 	bl	8006e30 <memchr>
 8007730:	b140      	cbz	r0, 8007744 <_vfiprintf_r+0x170>
 8007732:	2340      	movs	r3, #64	; 0x40
 8007734:	1b40      	subs	r0, r0, r5
 8007736:	fa03 f000 	lsl.w	r0, r3, r0
 800773a:	9b04      	ldr	r3, [sp, #16]
 800773c:	f108 0801 	add.w	r8, r8, #1
 8007740:	4303      	orrs	r3, r0
 8007742:	9304      	str	r3, [sp, #16]
 8007744:	f898 1000 	ldrb.w	r1, [r8]
 8007748:	2206      	movs	r2, #6
 800774a:	482a      	ldr	r0, [pc, #168]	; (80077f4 <_vfiprintf_r+0x220>)
 800774c:	f108 0701 	add.w	r7, r8, #1
 8007750:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007754:	f7ff fb6c 	bl	8006e30 <memchr>
 8007758:	2800      	cmp	r0, #0
 800775a:	d037      	beq.n	80077cc <_vfiprintf_r+0x1f8>
 800775c:	4b26      	ldr	r3, [pc, #152]	; (80077f8 <_vfiprintf_r+0x224>)
 800775e:	bb1b      	cbnz	r3, 80077a8 <_vfiprintf_r+0x1d4>
 8007760:	9b03      	ldr	r3, [sp, #12]
 8007762:	3307      	adds	r3, #7
 8007764:	f023 0307 	bic.w	r3, r3, #7
 8007768:	3308      	adds	r3, #8
 800776a:	9303      	str	r3, [sp, #12]
 800776c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800776e:	444b      	add	r3, r9
 8007770:	9309      	str	r3, [sp, #36]	; 0x24
 8007772:	e750      	b.n	8007616 <_vfiprintf_r+0x42>
 8007774:	fb05 3202 	mla	r2, r5, r2, r3
 8007778:	2001      	movs	r0, #1
 800777a:	4688      	mov	r8, r1
 800777c:	e78a      	b.n	8007694 <_vfiprintf_r+0xc0>
 800777e:	2300      	movs	r3, #0
 8007780:	250a      	movs	r5, #10
 8007782:	4619      	mov	r1, r3
 8007784:	f108 0801 	add.w	r8, r8, #1
 8007788:	9305      	str	r3, [sp, #20]
 800778a:	4640      	mov	r0, r8
 800778c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007790:	3a30      	subs	r2, #48	; 0x30
 8007792:	2a09      	cmp	r2, #9
 8007794:	d903      	bls.n	800779e <_vfiprintf_r+0x1ca>
 8007796:	2b00      	cmp	r3, #0
 8007798:	d0c3      	beq.n	8007722 <_vfiprintf_r+0x14e>
 800779a:	9105      	str	r1, [sp, #20]
 800779c:	e7c1      	b.n	8007722 <_vfiprintf_r+0x14e>
 800779e:	fb05 2101 	mla	r1, r5, r1, r2
 80077a2:	2301      	movs	r3, #1
 80077a4:	4680      	mov	r8, r0
 80077a6:	e7f0      	b.n	800778a <_vfiprintf_r+0x1b6>
 80077a8:	ab03      	add	r3, sp, #12
 80077aa:	9300      	str	r3, [sp, #0]
 80077ac:	4622      	mov	r2, r4
 80077ae:	4b13      	ldr	r3, [pc, #76]	; (80077fc <_vfiprintf_r+0x228>)
 80077b0:	a904      	add	r1, sp, #16
 80077b2:	4630      	mov	r0, r6
 80077b4:	f7fd fe44 	bl	8005440 <_printf_float>
 80077b8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80077bc:	4681      	mov	r9, r0
 80077be:	d1d5      	bne.n	800776c <_vfiprintf_r+0x198>
 80077c0:	89a3      	ldrh	r3, [r4, #12]
 80077c2:	065b      	lsls	r3, r3, #25
 80077c4:	f53f af7e 	bmi.w	80076c4 <_vfiprintf_r+0xf0>
 80077c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80077ca:	e77d      	b.n	80076c8 <_vfiprintf_r+0xf4>
 80077cc:	ab03      	add	r3, sp, #12
 80077ce:	9300      	str	r3, [sp, #0]
 80077d0:	4622      	mov	r2, r4
 80077d2:	4b0a      	ldr	r3, [pc, #40]	; (80077fc <_vfiprintf_r+0x228>)
 80077d4:	a904      	add	r1, sp, #16
 80077d6:	4630      	mov	r0, r6
 80077d8:	f7fe f8de 	bl	8005998 <_printf_i>
 80077dc:	e7ec      	b.n	80077b8 <_vfiprintf_r+0x1e4>
 80077de:	bf00      	nop
 80077e0:	08007cc0 	.word	0x08007cc0
 80077e4:	08007dfc 	.word	0x08007dfc
 80077e8:	08007ce0 	.word	0x08007ce0
 80077ec:	08007ca0 	.word	0x08007ca0
 80077f0:	08007e02 	.word	0x08007e02
 80077f4:	08007e06 	.word	0x08007e06
 80077f8:	08005441 	.word	0x08005441
 80077fc:	080075af 	.word	0x080075af

08007800 <_sbrk_r>:
 8007800:	b538      	push	{r3, r4, r5, lr}
 8007802:	2300      	movs	r3, #0
 8007804:	4c05      	ldr	r4, [pc, #20]	; (800781c <_sbrk_r+0x1c>)
 8007806:	4605      	mov	r5, r0
 8007808:	4608      	mov	r0, r1
 800780a:	6023      	str	r3, [r4, #0]
 800780c:	f7fc fb98 	bl	8003f40 <_sbrk>
 8007810:	1c43      	adds	r3, r0, #1
 8007812:	d102      	bne.n	800781a <_sbrk_r+0x1a>
 8007814:	6823      	ldr	r3, [r4, #0]
 8007816:	b103      	cbz	r3, 800781a <_sbrk_r+0x1a>
 8007818:	602b      	str	r3, [r5, #0]
 800781a:	bd38      	pop	{r3, r4, r5, pc}
 800781c:	20000230 	.word	0x20000230

08007820 <__sread>:
 8007820:	b510      	push	{r4, lr}
 8007822:	460c      	mov	r4, r1
 8007824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007828:	f000 f968 	bl	8007afc <_read_r>
 800782c:	2800      	cmp	r0, #0
 800782e:	bfab      	itete	ge
 8007830:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007832:	89a3      	ldrhlt	r3, [r4, #12]
 8007834:	181b      	addge	r3, r3, r0
 8007836:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800783a:	bfac      	ite	ge
 800783c:	6563      	strge	r3, [r4, #84]	; 0x54
 800783e:	81a3      	strhlt	r3, [r4, #12]
 8007840:	bd10      	pop	{r4, pc}

08007842 <__swrite>:
 8007842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007846:	461f      	mov	r7, r3
 8007848:	898b      	ldrh	r3, [r1, #12]
 800784a:	4605      	mov	r5, r0
 800784c:	05db      	lsls	r3, r3, #23
 800784e:	460c      	mov	r4, r1
 8007850:	4616      	mov	r6, r2
 8007852:	d505      	bpl.n	8007860 <__swrite+0x1e>
 8007854:	2302      	movs	r3, #2
 8007856:	2200      	movs	r2, #0
 8007858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800785c:	f000 f928 	bl	8007ab0 <_lseek_r>
 8007860:	89a3      	ldrh	r3, [r4, #12]
 8007862:	4632      	mov	r2, r6
 8007864:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007868:	81a3      	strh	r3, [r4, #12]
 800786a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800786e:	463b      	mov	r3, r7
 8007870:	4628      	mov	r0, r5
 8007872:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007876:	f000 b869 	b.w	800794c <_write_r>

0800787a <__sseek>:
 800787a:	b510      	push	{r4, lr}
 800787c:	460c      	mov	r4, r1
 800787e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007882:	f000 f915 	bl	8007ab0 <_lseek_r>
 8007886:	1c43      	adds	r3, r0, #1
 8007888:	89a3      	ldrh	r3, [r4, #12]
 800788a:	bf15      	itete	ne
 800788c:	6560      	strne	r0, [r4, #84]	; 0x54
 800788e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007892:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007896:	81a3      	strheq	r3, [r4, #12]
 8007898:	bf18      	it	ne
 800789a:	81a3      	strhne	r3, [r4, #12]
 800789c:	bd10      	pop	{r4, pc}

0800789e <__sclose>:
 800789e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078a2:	f000 b8d3 	b.w	8007a4c <_close_r>
	...

080078a8 <__swbuf_r>:
 80078a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078aa:	460e      	mov	r6, r1
 80078ac:	4614      	mov	r4, r2
 80078ae:	4605      	mov	r5, r0
 80078b0:	b118      	cbz	r0, 80078ba <__swbuf_r+0x12>
 80078b2:	6983      	ldr	r3, [r0, #24]
 80078b4:	b90b      	cbnz	r3, 80078ba <__swbuf_r+0x12>
 80078b6:	f7ff f9b7 	bl	8006c28 <__sinit>
 80078ba:	4b21      	ldr	r3, [pc, #132]	; (8007940 <__swbuf_r+0x98>)
 80078bc:	429c      	cmp	r4, r3
 80078be:	d12a      	bne.n	8007916 <__swbuf_r+0x6e>
 80078c0:	686c      	ldr	r4, [r5, #4]
 80078c2:	69a3      	ldr	r3, [r4, #24]
 80078c4:	60a3      	str	r3, [r4, #8]
 80078c6:	89a3      	ldrh	r3, [r4, #12]
 80078c8:	071a      	lsls	r2, r3, #28
 80078ca:	d52e      	bpl.n	800792a <__swbuf_r+0x82>
 80078cc:	6923      	ldr	r3, [r4, #16]
 80078ce:	b363      	cbz	r3, 800792a <__swbuf_r+0x82>
 80078d0:	6923      	ldr	r3, [r4, #16]
 80078d2:	6820      	ldr	r0, [r4, #0]
 80078d4:	b2f6      	uxtb	r6, r6
 80078d6:	1ac0      	subs	r0, r0, r3
 80078d8:	6963      	ldr	r3, [r4, #20]
 80078da:	4637      	mov	r7, r6
 80078dc:	4283      	cmp	r3, r0
 80078de:	dc04      	bgt.n	80078ea <__swbuf_r+0x42>
 80078e0:	4621      	mov	r1, r4
 80078e2:	4628      	mov	r0, r5
 80078e4:	f7ff f936 	bl	8006b54 <_fflush_r>
 80078e8:	bb28      	cbnz	r0, 8007936 <__swbuf_r+0x8e>
 80078ea:	68a3      	ldr	r3, [r4, #8]
 80078ec:	3001      	adds	r0, #1
 80078ee:	3b01      	subs	r3, #1
 80078f0:	60a3      	str	r3, [r4, #8]
 80078f2:	6823      	ldr	r3, [r4, #0]
 80078f4:	1c5a      	adds	r2, r3, #1
 80078f6:	6022      	str	r2, [r4, #0]
 80078f8:	701e      	strb	r6, [r3, #0]
 80078fa:	6963      	ldr	r3, [r4, #20]
 80078fc:	4283      	cmp	r3, r0
 80078fe:	d004      	beq.n	800790a <__swbuf_r+0x62>
 8007900:	89a3      	ldrh	r3, [r4, #12]
 8007902:	07db      	lsls	r3, r3, #31
 8007904:	d519      	bpl.n	800793a <__swbuf_r+0x92>
 8007906:	2e0a      	cmp	r6, #10
 8007908:	d117      	bne.n	800793a <__swbuf_r+0x92>
 800790a:	4621      	mov	r1, r4
 800790c:	4628      	mov	r0, r5
 800790e:	f7ff f921 	bl	8006b54 <_fflush_r>
 8007912:	b190      	cbz	r0, 800793a <__swbuf_r+0x92>
 8007914:	e00f      	b.n	8007936 <__swbuf_r+0x8e>
 8007916:	4b0b      	ldr	r3, [pc, #44]	; (8007944 <__swbuf_r+0x9c>)
 8007918:	429c      	cmp	r4, r3
 800791a:	d101      	bne.n	8007920 <__swbuf_r+0x78>
 800791c:	68ac      	ldr	r4, [r5, #8]
 800791e:	e7d0      	b.n	80078c2 <__swbuf_r+0x1a>
 8007920:	4b09      	ldr	r3, [pc, #36]	; (8007948 <__swbuf_r+0xa0>)
 8007922:	429c      	cmp	r4, r3
 8007924:	bf08      	it	eq
 8007926:	68ec      	ldreq	r4, [r5, #12]
 8007928:	e7cb      	b.n	80078c2 <__swbuf_r+0x1a>
 800792a:	4621      	mov	r1, r4
 800792c:	4628      	mov	r0, r5
 800792e:	f000 f81f 	bl	8007970 <__swsetup_r>
 8007932:	2800      	cmp	r0, #0
 8007934:	d0cc      	beq.n	80078d0 <__swbuf_r+0x28>
 8007936:	f04f 37ff 	mov.w	r7, #4294967295
 800793a:	4638      	mov	r0, r7
 800793c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800793e:	bf00      	nop
 8007940:	08007cc0 	.word	0x08007cc0
 8007944:	08007ce0 	.word	0x08007ce0
 8007948:	08007ca0 	.word	0x08007ca0

0800794c <_write_r>:
 800794c:	b538      	push	{r3, r4, r5, lr}
 800794e:	4605      	mov	r5, r0
 8007950:	4608      	mov	r0, r1
 8007952:	4611      	mov	r1, r2
 8007954:	2200      	movs	r2, #0
 8007956:	4c05      	ldr	r4, [pc, #20]	; (800796c <_write_r+0x20>)
 8007958:	6022      	str	r2, [r4, #0]
 800795a:	461a      	mov	r2, r3
 800795c:	f7fc faa3 	bl	8003ea6 <_write>
 8007960:	1c43      	adds	r3, r0, #1
 8007962:	d102      	bne.n	800796a <_write_r+0x1e>
 8007964:	6823      	ldr	r3, [r4, #0]
 8007966:	b103      	cbz	r3, 800796a <_write_r+0x1e>
 8007968:	602b      	str	r3, [r5, #0]
 800796a:	bd38      	pop	{r3, r4, r5, pc}
 800796c:	20000230 	.word	0x20000230

08007970 <__swsetup_r>:
 8007970:	4b32      	ldr	r3, [pc, #200]	; (8007a3c <__swsetup_r+0xcc>)
 8007972:	b570      	push	{r4, r5, r6, lr}
 8007974:	681d      	ldr	r5, [r3, #0]
 8007976:	4606      	mov	r6, r0
 8007978:	460c      	mov	r4, r1
 800797a:	b125      	cbz	r5, 8007986 <__swsetup_r+0x16>
 800797c:	69ab      	ldr	r3, [r5, #24]
 800797e:	b913      	cbnz	r3, 8007986 <__swsetup_r+0x16>
 8007980:	4628      	mov	r0, r5
 8007982:	f7ff f951 	bl	8006c28 <__sinit>
 8007986:	4b2e      	ldr	r3, [pc, #184]	; (8007a40 <__swsetup_r+0xd0>)
 8007988:	429c      	cmp	r4, r3
 800798a:	d10f      	bne.n	80079ac <__swsetup_r+0x3c>
 800798c:	686c      	ldr	r4, [r5, #4]
 800798e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007992:	b29a      	uxth	r2, r3
 8007994:	0715      	lsls	r5, r2, #28
 8007996:	d42c      	bmi.n	80079f2 <__swsetup_r+0x82>
 8007998:	06d0      	lsls	r0, r2, #27
 800799a:	d411      	bmi.n	80079c0 <__swsetup_r+0x50>
 800799c:	2209      	movs	r2, #9
 800799e:	6032      	str	r2, [r6, #0]
 80079a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079a4:	81a3      	strh	r3, [r4, #12]
 80079a6:	f04f 30ff 	mov.w	r0, #4294967295
 80079aa:	e03e      	b.n	8007a2a <__swsetup_r+0xba>
 80079ac:	4b25      	ldr	r3, [pc, #148]	; (8007a44 <__swsetup_r+0xd4>)
 80079ae:	429c      	cmp	r4, r3
 80079b0:	d101      	bne.n	80079b6 <__swsetup_r+0x46>
 80079b2:	68ac      	ldr	r4, [r5, #8]
 80079b4:	e7eb      	b.n	800798e <__swsetup_r+0x1e>
 80079b6:	4b24      	ldr	r3, [pc, #144]	; (8007a48 <__swsetup_r+0xd8>)
 80079b8:	429c      	cmp	r4, r3
 80079ba:	bf08      	it	eq
 80079bc:	68ec      	ldreq	r4, [r5, #12]
 80079be:	e7e6      	b.n	800798e <__swsetup_r+0x1e>
 80079c0:	0751      	lsls	r1, r2, #29
 80079c2:	d512      	bpl.n	80079ea <__swsetup_r+0x7a>
 80079c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079c6:	b141      	cbz	r1, 80079da <__swsetup_r+0x6a>
 80079c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079cc:	4299      	cmp	r1, r3
 80079ce:	d002      	beq.n	80079d6 <__swsetup_r+0x66>
 80079d0:	4630      	mov	r0, r6
 80079d2:	f7ff fd31 	bl	8007438 <_free_r>
 80079d6:	2300      	movs	r3, #0
 80079d8:	6363      	str	r3, [r4, #52]	; 0x34
 80079da:	89a3      	ldrh	r3, [r4, #12]
 80079dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80079e0:	81a3      	strh	r3, [r4, #12]
 80079e2:	2300      	movs	r3, #0
 80079e4:	6063      	str	r3, [r4, #4]
 80079e6:	6923      	ldr	r3, [r4, #16]
 80079e8:	6023      	str	r3, [r4, #0]
 80079ea:	89a3      	ldrh	r3, [r4, #12]
 80079ec:	f043 0308 	orr.w	r3, r3, #8
 80079f0:	81a3      	strh	r3, [r4, #12]
 80079f2:	6923      	ldr	r3, [r4, #16]
 80079f4:	b94b      	cbnz	r3, 8007a0a <__swsetup_r+0x9a>
 80079f6:	89a3      	ldrh	r3, [r4, #12]
 80079f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80079fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a00:	d003      	beq.n	8007a0a <__swsetup_r+0x9a>
 8007a02:	4621      	mov	r1, r4
 8007a04:	4630      	mov	r0, r6
 8007a06:	f7ff f9cb 	bl	8006da0 <__smakebuf_r>
 8007a0a:	89a2      	ldrh	r2, [r4, #12]
 8007a0c:	f012 0301 	ands.w	r3, r2, #1
 8007a10:	d00c      	beq.n	8007a2c <__swsetup_r+0xbc>
 8007a12:	2300      	movs	r3, #0
 8007a14:	60a3      	str	r3, [r4, #8]
 8007a16:	6963      	ldr	r3, [r4, #20]
 8007a18:	425b      	negs	r3, r3
 8007a1a:	61a3      	str	r3, [r4, #24]
 8007a1c:	6923      	ldr	r3, [r4, #16]
 8007a1e:	b953      	cbnz	r3, 8007a36 <__swsetup_r+0xc6>
 8007a20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a24:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007a28:	d1ba      	bne.n	80079a0 <__swsetup_r+0x30>
 8007a2a:	bd70      	pop	{r4, r5, r6, pc}
 8007a2c:	0792      	lsls	r2, r2, #30
 8007a2e:	bf58      	it	pl
 8007a30:	6963      	ldrpl	r3, [r4, #20]
 8007a32:	60a3      	str	r3, [r4, #8]
 8007a34:	e7f2      	b.n	8007a1c <__swsetup_r+0xac>
 8007a36:	2000      	movs	r0, #0
 8007a38:	e7f7      	b.n	8007a2a <__swsetup_r+0xba>
 8007a3a:	bf00      	nop
 8007a3c:	20000018 	.word	0x20000018
 8007a40:	08007cc0 	.word	0x08007cc0
 8007a44:	08007ce0 	.word	0x08007ce0
 8007a48:	08007ca0 	.word	0x08007ca0

08007a4c <_close_r>:
 8007a4c:	b538      	push	{r3, r4, r5, lr}
 8007a4e:	2300      	movs	r3, #0
 8007a50:	4c05      	ldr	r4, [pc, #20]	; (8007a68 <_close_r+0x1c>)
 8007a52:	4605      	mov	r5, r0
 8007a54:	4608      	mov	r0, r1
 8007a56:	6023      	str	r3, [r4, #0]
 8007a58:	f7fc fa41 	bl	8003ede <_close>
 8007a5c:	1c43      	adds	r3, r0, #1
 8007a5e:	d102      	bne.n	8007a66 <_close_r+0x1a>
 8007a60:	6823      	ldr	r3, [r4, #0]
 8007a62:	b103      	cbz	r3, 8007a66 <_close_r+0x1a>
 8007a64:	602b      	str	r3, [r5, #0]
 8007a66:	bd38      	pop	{r3, r4, r5, pc}
 8007a68:	20000230 	.word	0x20000230

08007a6c <_fstat_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	2300      	movs	r3, #0
 8007a70:	4c06      	ldr	r4, [pc, #24]	; (8007a8c <_fstat_r+0x20>)
 8007a72:	4605      	mov	r5, r0
 8007a74:	4608      	mov	r0, r1
 8007a76:	4611      	mov	r1, r2
 8007a78:	6023      	str	r3, [r4, #0]
 8007a7a:	f7fc fa3b 	bl	8003ef4 <_fstat>
 8007a7e:	1c43      	adds	r3, r0, #1
 8007a80:	d102      	bne.n	8007a88 <_fstat_r+0x1c>
 8007a82:	6823      	ldr	r3, [r4, #0]
 8007a84:	b103      	cbz	r3, 8007a88 <_fstat_r+0x1c>
 8007a86:	602b      	str	r3, [r5, #0]
 8007a88:	bd38      	pop	{r3, r4, r5, pc}
 8007a8a:	bf00      	nop
 8007a8c:	20000230 	.word	0x20000230

08007a90 <_isatty_r>:
 8007a90:	b538      	push	{r3, r4, r5, lr}
 8007a92:	2300      	movs	r3, #0
 8007a94:	4c05      	ldr	r4, [pc, #20]	; (8007aac <_isatty_r+0x1c>)
 8007a96:	4605      	mov	r5, r0
 8007a98:	4608      	mov	r0, r1
 8007a9a:	6023      	str	r3, [r4, #0]
 8007a9c:	f7fc fa39 	bl	8003f12 <_isatty>
 8007aa0:	1c43      	adds	r3, r0, #1
 8007aa2:	d102      	bne.n	8007aaa <_isatty_r+0x1a>
 8007aa4:	6823      	ldr	r3, [r4, #0]
 8007aa6:	b103      	cbz	r3, 8007aaa <_isatty_r+0x1a>
 8007aa8:	602b      	str	r3, [r5, #0]
 8007aaa:	bd38      	pop	{r3, r4, r5, pc}
 8007aac:	20000230 	.word	0x20000230

08007ab0 <_lseek_r>:
 8007ab0:	b538      	push	{r3, r4, r5, lr}
 8007ab2:	4605      	mov	r5, r0
 8007ab4:	4608      	mov	r0, r1
 8007ab6:	4611      	mov	r1, r2
 8007ab8:	2200      	movs	r2, #0
 8007aba:	4c05      	ldr	r4, [pc, #20]	; (8007ad0 <_lseek_r+0x20>)
 8007abc:	6022      	str	r2, [r4, #0]
 8007abe:	461a      	mov	r2, r3
 8007ac0:	f7fc fa31 	bl	8003f26 <_lseek>
 8007ac4:	1c43      	adds	r3, r0, #1
 8007ac6:	d102      	bne.n	8007ace <_lseek_r+0x1e>
 8007ac8:	6823      	ldr	r3, [r4, #0]
 8007aca:	b103      	cbz	r3, 8007ace <_lseek_r+0x1e>
 8007acc:	602b      	str	r3, [r5, #0]
 8007ace:	bd38      	pop	{r3, r4, r5, pc}
 8007ad0:	20000230 	.word	0x20000230

08007ad4 <__ascii_mbtowc>:
 8007ad4:	b082      	sub	sp, #8
 8007ad6:	b901      	cbnz	r1, 8007ada <__ascii_mbtowc+0x6>
 8007ad8:	a901      	add	r1, sp, #4
 8007ada:	b142      	cbz	r2, 8007aee <__ascii_mbtowc+0x1a>
 8007adc:	b14b      	cbz	r3, 8007af2 <__ascii_mbtowc+0x1e>
 8007ade:	7813      	ldrb	r3, [r2, #0]
 8007ae0:	600b      	str	r3, [r1, #0]
 8007ae2:	7812      	ldrb	r2, [r2, #0]
 8007ae4:	1c10      	adds	r0, r2, #0
 8007ae6:	bf18      	it	ne
 8007ae8:	2001      	movne	r0, #1
 8007aea:	b002      	add	sp, #8
 8007aec:	4770      	bx	lr
 8007aee:	4610      	mov	r0, r2
 8007af0:	e7fb      	b.n	8007aea <__ascii_mbtowc+0x16>
 8007af2:	f06f 0001 	mvn.w	r0, #1
 8007af6:	e7f8      	b.n	8007aea <__ascii_mbtowc+0x16>

08007af8 <__malloc_lock>:
 8007af8:	4770      	bx	lr

08007afa <__malloc_unlock>:
 8007afa:	4770      	bx	lr

08007afc <_read_r>:
 8007afc:	b538      	push	{r3, r4, r5, lr}
 8007afe:	4605      	mov	r5, r0
 8007b00:	4608      	mov	r0, r1
 8007b02:	4611      	mov	r1, r2
 8007b04:	2200      	movs	r2, #0
 8007b06:	4c05      	ldr	r4, [pc, #20]	; (8007b1c <_read_r+0x20>)
 8007b08:	6022      	str	r2, [r4, #0]
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	f7fc f9ae 	bl	8003e6c <_read>
 8007b10:	1c43      	adds	r3, r0, #1
 8007b12:	d102      	bne.n	8007b1a <_read_r+0x1e>
 8007b14:	6823      	ldr	r3, [r4, #0]
 8007b16:	b103      	cbz	r3, 8007b1a <_read_r+0x1e>
 8007b18:	602b      	str	r3, [r5, #0]
 8007b1a:	bd38      	pop	{r3, r4, r5, pc}
 8007b1c:	20000230 	.word	0x20000230

08007b20 <__ascii_wctomb>:
 8007b20:	b149      	cbz	r1, 8007b36 <__ascii_wctomb+0x16>
 8007b22:	2aff      	cmp	r2, #255	; 0xff
 8007b24:	bf8b      	itete	hi
 8007b26:	238a      	movhi	r3, #138	; 0x8a
 8007b28:	700a      	strbls	r2, [r1, #0]
 8007b2a:	6003      	strhi	r3, [r0, #0]
 8007b2c:	2001      	movls	r0, #1
 8007b2e:	bf88      	it	hi
 8007b30:	f04f 30ff 	movhi.w	r0, #4294967295
 8007b34:	4770      	bx	lr
 8007b36:	4608      	mov	r0, r1
 8007b38:	4770      	bx	lr
	...

08007b3c <_init>:
 8007b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3e:	bf00      	nop
 8007b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b42:	bc08      	pop	{r3}
 8007b44:	469e      	mov	lr, r3
 8007b46:	4770      	bx	lr

08007b48 <_fini>:
 8007b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4a:	bf00      	nop
 8007b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b4e:	bc08      	pop	{r3}
 8007b50:	469e      	mov	lr, r3
 8007b52:	4770      	bx	lr
