pea.v,verilog,xil_defaultlib,../../../../final_project.srcs/sources_1/ip/pea/sim/pea.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
