# Reading pref.tcl
# do monociclo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/include {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/include/lagarto0_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:43 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/include" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/include/lagarto0_pkg.sv 
# -- Compiling package lagarto0_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:18:43 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/decode {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/decode/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:43 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/decode" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/decode/decoder.sv 
# -- Compiling package decoder_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 23:18:43 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/memory {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/memory/registerfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:43 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/memory" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/memory/registerfile.sv 
# -- Compiling package registerfile_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:18:43 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:43 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv 
# -- Compiling package icache_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module icache
# 
# Top level modules:
# 	icache
# End time: 23:18:43 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/fetch {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/fetch/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:43 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/fetch" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/fetch/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 23:18:43 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:43 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv 
# -- Compiling package iqueue_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module iqueue
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(36): (vlog-2110) Illegal reference to net "mem_init_dbg".
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(37): (vlog-2110) Illegal reference to net "mem_rd_dbg".
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(46): (vlog-2110) Illegal reference to net "mem_init_dbg".
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(47): (vlog-2110) Illegal reference to net "mem_rd_dbg".
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(54): (vlog-2110) Illegal reference to net "mem_init_dbg".
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(55): (vlog-2110) Illegal reference to net "mem_rd_dbg".
# -- Compiling module fifocircular_tb
# End time: 23:18:43 on May 13,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./monociclo_run_msim_rtl_verilog.do line 13
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue {C:/Users/rodri/Documents/development/Monociclo_V1/mono..."
do monociclo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/include {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/include/lagarto0_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:11 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/include" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/include/lagarto0_pkg.sv 
# -- Compiling package lagarto0_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:23:11 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/decode {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/decode/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:11 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/decode" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/decode/decoder.sv 
# -- Compiling package decoder_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 23:23:11 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/memory {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/memory/registerfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:11 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/memory" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/memory/registerfile.sv 
# -- Compiling package registerfile_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:23:11 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:11 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv 
# -- Compiling package icache_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module icache
# 
# Top level modules:
# 	icache
# End time: 23:23:11 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/fetch {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/fetch/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:11 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/fetch" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/fetch/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 23:23:11 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue {C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:11 on May 13,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue" C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv 
# -- Compiling package iqueue_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module iqueue
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(36): (vlog-2110) Illegal reference to net "mem_init_dbg".
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(37): (vlog-2110) Illegal reference to net "mem_rd_dbg".
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(46): (vlog-2110) Illegal reference to net "mem_init_dbg".
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(47): (vlog-2110) Illegal reference to net "mem_rd_dbg".
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(54): (vlog-2110) Illegal reference to net "mem_init_dbg".
# ** Error: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue/iqueue.sv(55): (vlog-2110) Illegal reference to net "mem_rd_dbg".
# -- Compiling module fifocircular_tb
# End time: 23:23:12 on May 13,2025, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./monociclo_run_msim_rtl_verilog.do line 13
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/iqueue {C:/Users/rodri/Documents/development/Monociclo_V1/mono..."
vlog ../../*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:44 on May 13,2025
# vlog -reportprogress 300 ../../monociclo.sv 
# -- Compiling package monociclo_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module monociclo
# 
# Top level modules:
# 	monociclo
# End time: 23:23:44 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.monociclo
# vsim work.monociclo 
# Start time: 23:23:49 on May 13,2025
# Loading sv_std.std
# Loading work.lagarto0_pkg
# Loading work.monociclo_sv_unit
# Loading work.monociclo
# Loading work.fetch_sv_unit
# Loading work.fetch
# Refreshing C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/simulation/modelsim/rtl_work.iqueue
# ** Error (suppressible): (vlog-12110) The -novopt option has no effect on this product. -novopt option is now deprecated and will be removed in future releases.
# ** Error: vlog failed.
# subinvocation of vlog failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for 'C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/simulation/modelsim/rtl_work.iqueue'.
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 23:23:49 on May 13,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog ../../iqueue/iqueue.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:24:03 on May 13,2025
# vlog -reportprogress 300 ../../iqueue/iqueue.sv 
# ** Warning: ../../iqueue/iqueue.sv(1): (vlog-13233) Design unit "iqueue_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package iqueue_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module iqueue
# ** Error: ../../iqueue/iqueue.sv(36): (vlog-2110) Illegal reference to net "mem_init_dbg".
# ** Error: ../../iqueue/iqueue.sv(37): (vlog-2110) Illegal reference to net "mem_rd_dbg".
# ** Error: ../../iqueue/iqueue.sv(46): (vlog-2110) Illegal reference to net "mem_init_dbg".
# ** Error: ../../iqueue/iqueue.sv(47): (vlog-2110) Illegal reference to net "mem_rd_dbg".
# ** Error: ../../iqueue/iqueue.sv(54): (vlog-2110) Illegal reference to net "mem_init_dbg".
# ** Error: ../../iqueue/iqueue.sv(55): (vlog-2110) Illegal reference to net "mem_rd_dbg".
# -- Compiling module fifocircular_tb
# End time: 23:24:04 on May 13,2025, Elapsed time: 0:00:01
# Errors: 6, Warnings: 1
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
vlog ../../iqueue/iqueue.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:28:48 on May 13,2025
# vlog -reportprogress 300 ../../iqueue/iqueue.sv 
# -- Compiling package iqueue_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module iqueue
# -- Compiling module fifocircular_tb
# 
# Top level modules:
# 	iqueue
# 	fifocircular_tb
# End time: 23:28:48 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ../../*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:28:53 on May 13,2025
# vlog -reportprogress 300 ../../monociclo.sv 
# -- Compiling package monociclo_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module monociclo
# 
# Top level modules:
# 	monociclo
# End time: 23:28:53 on May 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.monociclo
# vsim work.monociclo 
# Start time: 23:28:56 on May 13,2025
# Loading sv_std.std
# Loading work.lagarto0_pkg
# Loading work.monociclo_sv_unit
# Loading work.monociclo
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.iqueue_sv_unit
# Loading work.iqueue
# Loading work.icache_sv_unit
# Loading work.icache
# Loading work.decoder_sv_unit
# Loading work.decoder
# Loading work.registerfile_sv_unit
# Loading work.regfile
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
add wave -position insertpoint  \
sim:/monociclo/clk_i \
sim:/monociclo/rst_ni \
sim:/monociclo/monitor_o \
sim:/monociclo/if_inst_w \
sim:/monociclo/if_instblock_w \
sim:/monociclo/hit_w \
sim:/monociclo/opcode_w \
sim:/monociclo/pc_next_w \
sim:/monociclo/iq_full_w \
sim:/monociclo/iq_empty_w \
sim:/monociclo/rf_write_w \
sim:/monociclo/rf_rd_w \
sim:/monociclo/rf_rs1_w \
sim:/monociclo/rf_rs2_w \
sim:/monociclo/rf_dators1_w \
sim:/monociclo/rf_dators2_w
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ozaxe  Hostname: AXAS3  ProcessID: 27492
#           Attempting to use alternate WLF file "./wlftw36ajg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw36ajg
add wave -position insertpoint  \
sim:/monociclo/fetch_stg/if_instblock_i \
sim:/monociclo/fetch_stg/hit_i \
sim:/monociclo/fetch_stg/pc_next_o \
sim:/monociclo/fetch_stg/if_inst_o \
sim:/monociclo/fetch_stg/iq_full_w \
sim:/monociclo/fetch_stg/iq_empty_w \
sim:/monociclo/fetch_stg/pc_w
add wave -position insertpoint  \
sim:/monociclo/fetch_stg/IQ_Fetch/clk_i \
sim:/monociclo/fetch_stg/IQ_Fetch/rst_ni \
sim:/monociclo/fetch_stg/IQ_Fetch/wr_i \
sim:/monociclo/fetch_stg/IQ_Fetch/data_i \
sim:/monociclo/fetch_stg/IQ_Fetch/rd_i \
sim:/monociclo/fetch_stg/IQ_Fetch/data_o \
sim:/monociclo/fetch_stg/IQ_Fetch/full_o \
sim:/monociclo/fetch_stg/IQ_Fetch/empty_o \
sim:/monociclo/fetch_stg/IQ_Fetch/addr_rd \
sim:/monociclo/fetch_stg/IQ_Fetch/addr_wr \
sim:/monociclo/fetch_stg/IQ_Fetch/inst1_w \
sim:/monociclo/fetch_stg/IQ_Fetch/inst2_w \
sim:/monociclo/fetch_stg/IQ_Fetch/mem \
sim:/monociclo/fetch_stg/IQ_Fetch/valid \
sim:/monociclo/fetch_stg/IQ_Fetch/mem_init_dbg \
sim:/monociclo/fetch_stg/IQ_Fetch/mem_rd_dbg
force -freeze sim:/monociclo/clk_i 1 0, 0 {50 ps} -r 100
force -freeze sim:/monociclo/rst_ni 0 0
run
run
run
run
force -freeze sim:/monociclo/rst_ni 1 0
run
force -freeze sim:/monociclo/rst_ni 0 0
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
force -freeze sim:/monociclo/clk_i 1 0, 0 {50 ps} -r 100
add wave -position insertpoint  \
sim:/monociclo/rst_ni
force -freeze sim:/monociclo/rst_ni 1 0 -cancel 100
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
force -freeze sim:/monociclo/clk_i 1 0, 0 {50 ps} -r 100
force -freeze sim:/monociclo/rst_ni 1 0
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
force -freeze sim:/monociclo/rst_ni 0 0
run
run
run
run
force -freeze sim:/monociclo/fetch_stg/IQ_Fetch/rst_ni 1 0
run
force -freeze sim:/monociclo/fetch_stg/IQ_Fetch/rst_ni 0 0
run
run
run
force -freeze sim:/monociclo/fetch_stg/IQ_Fetch/rst_ni 1 0
run
run
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
force -freeze sim:/monociclo/clk_i 1 0, 0 {50 ps} -r 100
force -freeze sim:/monociclo/rst_ni 1 0
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
force -freeze sim:/monociclo/clk_i 1 0, 0 {50 ps} -r 100
force -freeze sim:/monociclo/rst_ni 0 0
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
force -freeze sim:/monociclo/rst_ni 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
vlog ../../*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:09:22 on May 14,2025
# vlog -reportprogress 300 ../../monociclo.sv 
# -- Compiling package monociclo_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module monociclo
# 
# Top level modules:
# 	monociclo
# End time: 00:09:22 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
force -freeze sim:/monociclo/clk_i 1 0, 0 {50 ps} -r 100
force -freeze sim:/monociclo/rst_ni 0 0
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
force -freeze sim:/monociclo/rst_ni 1 0
run
run
run
run
run
run
run
run
run
vlog ../../*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:45 on May 14,2025
# vlog -reportprogress 300 ../../monociclo.sv 
# -- Compiling package monociclo_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module monociclo
# 
# Top level modules:
# 	monociclo
# End time: 00:13:45 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.monociclo_sv_unit
# Loading work.monociclo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
force -freeze sim:/monociclo/clk_i 1 0, 0 {50 ps} -r 100
force -freeze sim:/monociclo/rst_ni 0 0
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
force -freeze sim:/monociclo/rst_ni 1 0
run
run
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog ../../*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:12:46 on May 14,2025
# vlog -reportprogress 300 ../../monociclo.sv 
# -- Compiling package monociclo_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module monociclo
# 
# Top level modules:
# 	monociclo
# End time: 01:12:47 on May 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.monociclo_sv_unit
# Loading work.monociclo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
vlog ../../*.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:14:39 on May 14,2025
# vlog -reportprogress 300 ../../monociclo.sv 
# -- Compiling package monociclo_sv_unit
# -- Importing package lagarto0_pkg
# -- Compiling module monociclo
# 
# Top level modules:
# 	monociclo
# End time: 01:14:39 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
force -freeze sim:/monociclo/clk_i 1 0, 0 {50 ps} -r 100
force -freeze sim:/monociclo/rst_ni 0 0
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
force -freeze sim:/monociclo/rst_ni 1 0
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.monociclo_sv_unit
# Loading work.monociclo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
# Warning in wave window restart: (vish-4014) No objects found matching '/monociclo/iq_full_w'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/monociclo/iq_empty_w'. 
force -freeze sim:/monociclo/clk_i 1 0, 0 {50 ps} -r 100
force -freeze sim:/monociclo/rst_ni 1 0
force -freeze sim:/monociclo/fetch_stg/IQ_Fetch/rd_i 0 0
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_stg'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/fetch_stg File: ../../monociclo.sv Line: 33
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_full_w'.
# ** Warning: (vsim-3722) ../../monociclo.sv(33): [TFMPC] - Missing connection for port 'iq_empty_w'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'inst_i'. The port definition is at: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /monociclo/icachel1 File: ../../monociclo.sv Line: 43
force -freeze sim:/monociclo/clk_i 1 0, 0 {50 ps} -r 100
force -freeze sim:/monociclo/rst_ni 0 0
force -freeze sim:/monociclo/fetch_stg/IQ_Fetch/rd_i 0 0
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
force -freeze sim:/monociclo/rst_ni 1 0
run
run
force -freeze sim:/monociclo/fetch_stg/IQ_Fetch/rd_i 1 0
run
run
run
run
# End time: 01:33:18 on May 14,2025, Elapsed time: 2:04:22
# Errors: 0, Warnings: 4
