# Reading pref.tcl
# do ASCII_Read_test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/iitb/dld-vhdl/7/rl_encoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:21:49 on Mar 29,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/7/rl_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rl_encoder
# -- Compiling architecture behave of rl_encoder
# End time: 06:21:49 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/iitb/dld-vhdl/7/ASCII_Read_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:21:49 on Mar 29,2021
# vcom -reportprogress 300 -93 -work work C:/iitb/dld-vhdl/7/ASCII_Read_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity ASCII_Read_test
# -- Compiling architecture reader of ASCII_Read_test
# End time: 06:21:49 on Mar 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  ASCII_Read_test
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" ASCII_Read_test 
# Start time: 06:21:49 on Mar 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ascii_read_test(reader)
# Loading ieee.numeric_std(body)
# Loading work.rl_encoder(behave)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 06:23:15 on Mar 29,2021, Elapsed time: 0:01:26
# Errors: 0, Warnings: 0
