Simulator report for RCA8_bit
Sat Nov 04 09:54:37 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 87 nodes     ;
; Simulation Coverage         ;      46.81 % ;
; Total Number of Transitions ; 3823         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                   ;
+--------------------------------------------------------------------------------------------+-------------------------+---------------+
; Option                                                                                     ; Setting                 ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------+---------------+
; Simulation mode                                                                            ; Timing                  ; Timing        ;
; Start time                                                                                 ; 0 ns                    ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                    ;               ;
; Vector input source                                                                        ; Comparison_Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                      ; On            ;
; Check outputs                                                                              ; Off                     ; Off           ;
; Report simulation coverage                                                                 ; On                      ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                      ; On            ;
; Display missing 1-value coverage report                                                    ; On                      ; On            ;
; Display missing 0-value coverage report                                                    ; On                      ; On            ;
; Detect setup and hold time violations                                                      ; Off                     ; Off           ;
; Detect glitches                                                                            ; Off                     ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                     ; Off           ;
; Generate Signal Activity File                                                              ; Off                     ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                     ; Off           ;
; Group bus channels in simulation results                                                   ; Off                     ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                      ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE              ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                     ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                     ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                    ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      46.81 % ;
; Total nodes checked                                 ; 87           ;
; Total output ports checked                          ; 94           ;
; Total output ports with complete 1/0-value coverage ; 44           ;
; Total output ports with no 1/0-value coverage       ; 49           ;
; Total output ports with no 1-value coverage         ; 50           ;
; Total output ports with no 0-value coverage         ; 49           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                      ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~0        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~0        ; combout          ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~0        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~1        ; cout             ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~2        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~2        ; combout          ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~2        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~3        ; cout             ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~4        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~4        ; combout          ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~4        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~5        ; cout             ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~6        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~6        ; combout          ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~6        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~7        ; cout             ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder3|cout~8 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder3|cout~8 ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~8                                                             ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~8                                                             ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~9                                                             ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~9                                                             ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~10                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~10                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD83|p                                                         ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD83|p                                                         ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~14                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~14                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~16                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~16                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~17                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~17                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD83|sum                                                       ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD83|sum                                                       ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~18                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~18                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD82|sum~0                                                     ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD82|sum~0                                                     ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD81|sum~0                                                     ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD81|sum~0                                                     ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder2|cout~0 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder2|cout~0 ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder3|sum    ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder3|sum    ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~19                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~19                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~21                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~21                                                            ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder3|cout~9 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder0|add_sub:Csc_Bit_Adder3|cout~9 ; combout          ;
; |Block2|CLA[3]                                                                                        ; |Block2|CLA[3]                                                                                        ; padio            ;
; |Block2|CLA[2]                                                                                        ; |Block2|CLA[2]                                                                                        ; padio            ;
; |Block2|CLA[1]                                                                                        ; |Block2|CLA[1]                                                                                        ; padio            ;
; |Block2|CLA[0]                                                                                        ; |Block2|CLA[0]                                                                                        ; padio            ;
; |Block2|lpm[3]                                                                                        ; |Block2|lpm[3]                                                                                        ; padio            ;
; |Block2|lpm[2]                                                                                        ; |Block2|lpm[2]                                                                                        ; padio            ;
; |Block2|lpm[1]                                                                                        ; |Block2|lpm[1]                                                                                        ; padio            ;
; |Block2|lpm[0]                                                                                        ; |Block2|lpm[0]                                                                                        ; padio            ;
; |Block2|RCA[3]                                                                                        ; |Block2|RCA[3]                                                                                        ; padio            ;
; |Block2|RCA[2]                                                                                        ; |Block2|RCA[2]                                                                                        ; padio            ;
; |Block2|RCA[1]                                                                                        ; |Block2|RCA[1]                                                                                        ; padio            ;
; |Block2|RCA[0]                                                                                        ; |Block2|RCA[0]                                                                                        ; padio            ;
; |Block2|a[3]                                                                                          ; |Block2|a[3]~corein                                                                                   ; combout          ;
; |Block2|b[3]                                                                                          ; |Block2|b[3]~corein                                                                                   ; combout          ;
; |Block2|a[0]                                                                                          ; |Block2|a[0]~corein                                                                                   ; combout          ;
; |Block2|b[0]                                                                                          ; |Block2|b[0]~corein                                                                                   ; combout          ;
; |Block2|b[2]                                                                                          ; |Block2|b[2]~corein                                                                                   ; combout          ;
; |Block2|a[1]                                                                                          ; |Block2|a[1]~corein                                                                                   ; combout          ;
; |Block2|b[1]                                                                                          ; |Block2|b[1]~corein                                                                                   ; combout          ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                      ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~8        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~8        ; combout          ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~8        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~9        ; cout             ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~10       ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~10       ; combout          ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~10       ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~11       ; cout             ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~12       ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~12       ; combout          ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~12       ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~13       ; cout             ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~14       ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~14       ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~6                                                             ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~6                                                             ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD85|p                                                         ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD85|p                                                         ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~7                                                             ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~7                                                             ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~11                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~11                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD87|sum                                                       ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD87|sum                                                       ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~0                                                     ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~0                                                     ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~1                                                     ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~1                                                     ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~2                                                     ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~2                                                     ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~12                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~12                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~13                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~13                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~15                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~15                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD85|sum                                                       ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD85|sum                                                       ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD84|sum                                                       ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD84|sum                                                       ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~2 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~2 ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder3|sum    ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder3|sum    ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|sum    ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|sum    ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|sum    ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|sum    ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD84|sum~0                                                     ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD84|sum~0                                                     ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~20                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~20                                                            ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~3 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~3 ; combout          ;
; |Block2|CLA[7]                                                                                        ; |Block2|CLA[7]                                                                                        ; padio            ;
; |Block2|CLA[6]                                                                                        ; |Block2|CLA[6]                                                                                        ; padio            ;
; |Block2|CLA[5]                                                                                        ; |Block2|CLA[5]                                                                                        ; padio            ;
; |Block2|CLA[4]                                                                                        ; |Block2|CLA[4]                                                                                        ; padio            ;
; |Block2|lpm[7]                                                                                        ; |Block2|lpm[7]                                                                                        ; padio            ;
; |Block2|lpm[6]                                                                                        ; |Block2|lpm[6]                                                                                        ; padio            ;
; |Block2|lpm[5]                                                                                        ; |Block2|lpm[5]                                                                                        ; padio            ;
; |Block2|lpm[4]                                                                                        ; |Block2|lpm[4]                                                                                        ; padio            ;
; |Block2|RCA[7]                                                                                        ; |Block2|RCA[7]                                                                                        ; padio            ;
; |Block2|RCA[6]                                                                                        ; |Block2|RCA[6]                                                                                        ; padio            ;
; |Block2|RCA[5]                                                                                        ; |Block2|RCA[5]                                                                                        ; padio            ;
; |Block2|RCA[4]                                                                                        ; |Block2|RCA[4]                                                                                        ; padio            ;
; |Block2|a[7]                                                                                          ; |Block2|a[7]~corein                                                                                   ; combout          ;
; |Block2|b[7]                                                                                          ; |Block2|b[7]~corein                                                                                   ; combout          ;
; |Block2|b[5]                                                                                          ; |Block2|b[5]~corein                                                                                   ; combout          ;
; |Block2|a[5]                                                                                          ; |Block2|a[5]~corein                                                                                   ; combout          ;
; |Block2|a[6]                                                                                          ; |Block2|a[6]~corein                                                                                   ; combout          ;
; |Block2|b[6]                                                                                          ; |Block2|b[6]~corein                                                                                   ; combout          ;
; |Block2|a[4]                                                                                          ; |Block2|a[4]~corein                                                                                   ; combout          ;
; |Block2|b[4]                                                                                          ; |Block2|b[4]~corein                                                                                   ; combout          ;
; |Block2|a[2]                                                                                          ; |Block2|a[2]~corein                                                                                   ; combout          ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                      ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~8        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~8        ; combout          ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~8        ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~9        ; cout             ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~10       ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~10       ; combout          ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~10       ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~11       ; cout             ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~12       ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~12       ; combout          ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~12       ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~13       ; cout             ;
; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~14       ; |Block2|My_LPM_Adder:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_k8i:auto_generated|op_1~14       ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~6                                                             ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~6                                                             ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD85|p                                                         ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD85|p                                                         ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~7                                                             ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~7                                                             ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~11                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~11                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD87|sum                                                       ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD87|sum                                                       ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~0                                                     ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~0                                                     ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~1                                                     ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~1                                                     ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~2                                                     ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD86|sum~2                                                     ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~12                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~12                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~13                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~13                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~15                                                            ; |Block2|RCA8_bit:inst1|cla_logic:CLA0|C~15                                                            ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD85|sum                                                       ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD85|sum                                                       ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD84|sum                                                       ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD84|sum                                                       ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~2 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~2 ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|cout~0 ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|cout~0 ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder3|sum    ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder3|sum    ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|sum    ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder2|sum    ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|sum    ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder1|sum    ; combout          ;
; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD84|sum~0                                                     ; |Block2|RCA8_bit:inst1|full_adder_g_p:ADD84|sum~0                                                     ; combout          ;
; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~3 ; |Block2|Csc21100_8bit_add_sub:inst|Csc21100_4bit_add_sub:Csc_Bit_Adder1|add_sub:Csc_Bit_Adder0|cout~3 ; combout          ;
; |Block2|CLA[7]                                                                                        ; |Block2|CLA[7]                                                                                        ; padio            ;
; |Block2|CLA[6]                                                                                        ; |Block2|CLA[6]                                                                                        ; padio            ;
; |Block2|CLA[5]                                                                                        ; |Block2|CLA[5]                                                                                        ; padio            ;
; |Block2|CLA[4]                                                                                        ; |Block2|CLA[4]                                                                                        ; padio            ;
; |Block2|lpm[7]                                                                                        ; |Block2|lpm[7]                                                                                        ; padio            ;
; |Block2|lpm[6]                                                                                        ; |Block2|lpm[6]                                                                                        ; padio            ;
; |Block2|lpm[5]                                                                                        ; |Block2|lpm[5]                                                                                        ; padio            ;
; |Block2|lpm[4]                                                                                        ; |Block2|lpm[4]                                                                                        ; padio            ;
; |Block2|RCA[7]                                                                                        ; |Block2|RCA[7]                                                                                        ; padio            ;
; |Block2|RCA[6]                                                                                        ; |Block2|RCA[6]                                                                                        ; padio            ;
; |Block2|RCA[5]                                                                                        ; |Block2|RCA[5]                                                                                        ; padio            ;
; |Block2|RCA[4]                                                                                        ; |Block2|RCA[4]                                                                                        ; padio            ;
; |Block2|a[7]                                                                                          ; |Block2|a[7]~corein                                                                                   ; combout          ;
; |Block2|b[7]                                                                                          ; |Block2|b[7]~corein                                                                                   ; combout          ;
; |Block2|b[5]                                                                                          ; |Block2|b[5]~corein                                                                                   ; combout          ;
; |Block2|a[5]                                                                                          ; |Block2|a[5]~corein                                                                                   ; combout          ;
; |Block2|a[6]                                                                                          ; |Block2|a[6]~corein                                                                                   ; combout          ;
; |Block2|b[6]                                                                                          ; |Block2|b[6]~corein                                                                                   ; combout          ;
; |Block2|a[4]                                                                                          ; |Block2|a[4]~corein                                                                                   ; combout          ;
; |Block2|b[4]                                                                                          ; |Block2|b[4]~corein                                                                                   ; combout          ;
; |Block2|a[2]                                                                                          ; |Block2|a[2]~corein                                                                                   ; combout          ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 04 09:54:36 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off RCA8_bit -c RCA8_bit
Info: Using vector source file "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Comparison_Waveform.vwf"
Warning: Can't find signal in vector source file for input pin "|Block2|a[7]"
Warning: Can't find signal in vector source file for input pin "|Block2|b[7]"
Warning: Can't find signal in vector source file for input pin "|Block2|b[5]"
Warning: Can't find signal in vector source file for input pin "|Block2|a[5]"
Warning: Can't find signal in vector source file for input pin "|Block2|a[6]"
Warning: Can't find signal in vector source file for input pin "|Block2|b[6]"
Warning: Can't find signal in vector source file for input pin "|Block2|a[4]"
Warning: Can't find signal in vector source file for input pin "|Block2|b[4]"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      46.81 %
Info: Number of transitions in simulation is 3823
Info: Quartus II Simulator was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Sat Nov 04 09:54:37 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


