# eSim_Marathon_2025

# ğŸ§® 8-bit ALU Design â€” eSim_Marathon_2025

### Short Description
This project implements an **8-bit Arithmetic Logic Unit (ALU)** capable of performing multiple arithmetic and logical operations.  
Developed as part of the **eSim Marathon 2025**, it demonstrates the complete open-source VLSI design flow â€” from **RTL design and simulation** to **synthesis and ngspice modeling** â€” using **eSim, Yosys, Icarus Verilog, GTKWave, and Vivado**.

---

## ğŸ¯ **Objective**
To design, simulate, and verify an **8-bit ALU** supporting a wide range of operations using both **open-source and proprietary EDA tools**.  
The project highlights functional verification, synthesis, and cross-tool implementation using Verilog HDL.

---

## âš™ï¸ **Operations Supported**
1. Addition  
2. Subtraction  
3. AND  
4. OR  
5. XOR  
6. Inversion  
7. XNOR  
8. NOR  
9. NAND  
10. Left Shift  
11. Right Shift  
12. Left Rotation  
13. Right Rotation  

---

## ğŸ§© **Tools and Technologies Used**
- **eSim** â€“ Circuit design and schematic-level simulation  
- **Ngspice** â€“ Analog and mixed-signal simulation  
- **Icarus Verilog (iverilog)** â€“ RTL simulation  
- **GTKWave** â€“ Waveform visualization  
- **Yosys** â€“ Logic synthesis (gate-level netlist generation)  
- **Vivado** â€“ FPGA synthesis and hardware validation  

---

## ğŸ§° **Repository Contents**
This repository contains all design and simulation files organized for easy access:
```bash
  ğŸ“ eSim_Marathon_2025/
â”œâ”€â”€ src/ # Verilog source files for ALU design
â”œâ”€â”€ testbench/ # Testbench files for simulation
â”œâ”€â”€ scripts/ # Simulation scripts (Icarus Verilog, GTKWave)
â”œâ”€â”€ synthesis/ # Yosys synthesis reports and netlists
â”œâ”€â”€ ngspice_model/ # Generated ngspice subcircuits and models
â”œâ”€â”€ vivado_project/ # Vivado implementation files
â”œâ”€â”€ docs/ # Documentation (including eSimReport.pdf)
â””â”€â”€ README.md # Project overview
```

---

## ğŸ§ª **Simulation and Verification**
- Simulated using **Icarus Verilog**:
  ```bash
  iverilog -o alu_sim src/alu.v testbench/tb_alu.v
  vvp alu_sim
  gtkwave wave.vcd

---

ğŸ“¦ Project ZIP File

A bundled ZIP file is available containing:
Verilog source codes
Testbenches
Simulation and synthesis scripts
Ngspice models
Vivado implementation files
Documentation (PDF report and README)

---

ğŸ“„ License

This project is licensed under the GNU General Public License v3.0 (GPLv3).

You are free to:

Use, modify, and distribute this project

Share improvements under the same GPLv3 license

Refer to the LICENSE file for more details.

---

ğŸ‘¨â€ğŸ’» Author

Subhrangsu Sekhar Nandi
B.Tech in Electrical Engineering, NIT Rourkela
ğŸ“§ subhrangsunandi14680@gmail.com

ğŸ”— GitHub: subh2027

---

ğŸ§¾ Acknowledgements

Special thanks to:

eSim Team & FOSSEE, IIT Bombay for the eSim Marathon initiative

Open-Source EDA Tool Developers for enabling free VLSI design exploration
This repository contains all design and simulation files organized for easy access:

