Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 25 14:44:27 2024
| Host         : DESKTOP-37A9H0N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.133        0.000                      0                   17        0.194        0.000                      0                   17        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.133        0.000                      0                   17        0.194        0.000                      0                   17        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 b_pipe_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.114ns (29.279%)  route 2.691ns (70.721%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     4.478    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  b_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.398     4.876 f  b_pipe_reg[7]/Q
                         net (fo=3, routed)           0.800     5.676    b_pipe[7]
    SLICE_X112Y71        LUT6 (Prop_lut6_I4_O)        0.232     5.908 f  sum[8]_i_3/O
                         net (fo=2, routed)           0.658     6.566    sum[8]_i_3_n_0
    SLICE_X112Y72        LUT4 (Prop_lut4_I2_O)        0.115     6.681 r  sum[16]_i_9/O
                         net (fo=2, routed)           0.483     7.164    sum[16]_i_9_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I2_O)        0.264     7.428 f  sum[16]_i_4/O
                         net (fo=5, routed)           0.751     8.178    sum[16]_i_4_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I1_O)        0.105     8.283 r  sum[16]_i_1/O
                         net (fo=1, routed)           0.000     8.283    sum_t[16]
    SLICE_X110Y77        FDCE                                         r  sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.405    14.014    clk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  sum_reg[16]/C
                         clock pessimism              0.406    14.419    
                         clock uncertainty           -0.035    14.384    
    SLICE_X110Y77        FDCE (Setup_fdce_C_D)        0.032    14.416    sum_reg[16]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 b_pipe_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.114ns (29.850%)  route 2.618ns (70.150%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     4.478    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  b_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.398     4.876 r  b_pipe_reg[7]/Q
                         net (fo=3, routed)           0.800     5.676    b_pipe[7]
    SLICE_X112Y71        LUT6 (Prop_lut6_I4_O)        0.232     5.908 r  sum[8]_i_3/O
                         net (fo=2, routed)           0.658     6.566    sum[8]_i_3_n_0
    SLICE_X112Y72        LUT4 (Prop_lut4_I2_O)        0.115     6.681 f  sum[16]_i_9/O
                         net (fo=2, routed)           0.483     7.164    sum[16]_i_9_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I2_O)        0.264     7.428 r  sum[16]_i_4/O
                         net (fo=5, routed)           0.678     8.105    sum[16]_i_4_n_0
    SLICE_X110Y77        LUT6 (Prop_lut6_I4_O)        0.105     8.210 r  sum[15]_i_1/O
                         net (fo=1, routed)           0.000     8.210    u_add_tc_16_16/p_0_in2_in
    SLICE_X110Y77        FDCE                                         r  sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.405    14.014    clk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  sum_reg[15]/C
                         clock pessimism              0.406    14.419    
                         clock uncertainty           -0.035    14.384    
    SLICE_X110Y77        FDCE (Setup_fdce_C_D)        0.030    14.414    sum_reg[15]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 b_pipe_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.114ns (30.408%)  route 2.549ns (69.592%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     4.478    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  b_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.398     4.876 r  b_pipe_reg[7]/Q
                         net (fo=3, routed)           0.800     5.676    b_pipe[7]
    SLICE_X112Y71        LUT6 (Prop_lut6_I4_O)        0.232     5.908 r  sum[8]_i_3/O
                         net (fo=2, routed)           0.658     6.566    sum[8]_i_3_n_0
    SLICE_X112Y72        LUT4 (Prop_lut4_I2_O)        0.115     6.681 f  sum[16]_i_9/O
                         net (fo=2, routed)           0.483     7.164    sum[16]_i_9_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I2_O)        0.264     7.428 r  sum[16]_i_4/O
                         net (fo=5, routed)           0.609     8.037    sum[16]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I4_O)        0.105     8.142 r  sum[14]_i_1/O
                         net (fo=1, routed)           0.000     8.142    sum[14]_i_1_n_0
    SLICE_X111Y77        FDCE                                         r  sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.405    14.014    clk_IBUF_BUFG
    SLICE_X111Y77        FDCE                                         r  sum_reg[14]/C
                         clock pessimism              0.406    14.419    
                         clock uncertainty           -0.035    14.384    
    SLICE_X111Y77        FDCE (Setup_fdce_C_D)        0.030    14.414    sum_reg[14]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 b_pipe_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.114ns (30.402%)  route 2.550ns (69.598%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     4.478    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  b_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.398     4.876 r  b_pipe_reg[7]/Q
                         net (fo=3, routed)           0.800     5.676    b_pipe[7]
    SLICE_X112Y71        LUT6 (Prop_lut6_I4_O)        0.232     5.908 r  sum[8]_i_3/O
                         net (fo=2, routed)           0.658     6.566    sum[8]_i_3_n_0
    SLICE_X112Y72        LUT4 (Prop_lut4_I2_O)        0.115     6.681 f  sum[16]_i_9/O
                         net (fo=2, routed)           0.483     7.164    sum[16]_i_9_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I2_O)        0.264     7.428 r  sum[16]_i_4/O
                         net (fo=5, routed)           0.610     8.038    sum[16]_i_4_n_0
    SLICE_X112Y77        LUT3 (Prop_lut3_I0_O)        0.105     8.143 r  sum[12]_i_1/O
                         net (fo=1, routed)           0.000     8.143    sum[12]_i_1_n_0
    SLICE_X112Y77        FDCE                                         r  sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.405    14.014    clk_IBUF_BUFG
    SLICE_X112Y77        FDCE                                         r  sum_reg[12]/C
                         clock pessimism              0.406    14.419    
                         clock uncertainty           -0.035    14.384    
    SLICE_X112Y77        FDCE (Setup_fdce_C_D)        0.072    14.456    sum_reg[12]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 b_pipe_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.114ns (30.402%)  route 2.550ns (69.598%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     4.478    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  b_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.398     4.876 r  b_pipe_reg[7]/Q
                         net (fo=3, routed)           0.800     5.676    b_pipe[7]
    SLICE_X112Y71        LUT6 (Prop_lut6_I4_O)        0.232     5.908 r  sum[8]_i_3/O
                         net (fo=2, routed)           0.658     6.566    sum[8]_i_3_n_0
    SLICE_X112Y72        LUT4 (Prop_lut4_I2_O)        0.115     6.681 f  sum[16]_i_9/O
                         net (fo=2, routed)           0.483     7.164    sum[16]_i_9_n_0
    SLICE_X112Y73        LUT6 (Prop_lut6_I2_O)        0.264     7.428 r  sum[16]_i_4/O
                         net (fo=5, routed)           0.610     8.038    sum[16]_i_4_n_0
    SLICE_X112Y77        LUT5 (Prop_lut5_I2_O)        0.105     8.143 r  sum[13]_i_1/O
                         net (fo=1, routed)           0.000     8.143    sum[13]_i_1_n_0
    SLICE_X112Y77        FDCE                                         r  sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.405    14.014    clk_IBUF_BUFG
    SLICE_X112Y77        FDCE                                         r  sum_reg[13]/C
                         clock pessimism              0.406    14.419    
                         clock uncertainty           -0.035    14.384    
    SLICE_X112Y77        FDCE (Setup_fdce_C_D)        0.106    14.490    sum_reg[13]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 b_pipe_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.114ns (32.471%)  route 2.317ns (67.529%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 14.011 - 10.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     4.478    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  b_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.398     4.876 r  b_pipe_reg[7]/Q
                         net (fo=3, routed)           0.800     5.676    b_pipe[7]
    SLICE_X112Y71        LUT6 (Prop_lut6_I4_O)        0.232     5.908 r  sum[8]_i_3/O
                         net (fo=2, routed)           0.658     6.566    sum[8]_i_3_n_0
    SLICE_X112Y72        LUT4 (Prop_lut4_I2_O)        0.115     6.681 f  sum[16]_i_9/O
                         net (fo=2, routed)           0.373     7.054    sum[16]_i_9_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I1_O)        0.264     7.318 r  sum[11]_i_3/O
                         net (fo=3, routed)           0.487     7.804    sum[11]_i_3_n_0
    SLICE_X112Y74        LUT5 (Prop_lut5_I2_O)        0.105     7.909 r  sum[10]_i_1/O
                         net (fo=1, routed)           0.000     7.909    sum[10]_i_1_n_0
    SLICE_X112Y74        FDCE                                         r  sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.402    14.011    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  sum_reg[10]/C
                         clock pessimism              0.443    14.453    
                         clock uncertainty           -0.035    14.418    
    SLICE_X112Y74        FDCE (Setup_fdce_C_D)        0.072    14.490    sum_reg[10]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 b_pipe_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.114ns (32.471%)  route 2.317ns (67.529%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 14.011 - 10.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     4.478    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  b_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.398     4.876 r  b_pipe_reg[7]/Q
                         net (fo=3, routed)           0.800     5.676    b_pipe[7]
    SLICE_X112Y71        LUT6 (Prop_lut6_I4_O)        0.232     5.908 r  sum[8]_i_3/O
                         net (fo=2, routed)           0.658     6.566    sum[8]_i_3_n_0
    SLICE_X112Y72        LUT4 (Prop_lut4_I2_O)        0.115     6.681 f  sum[16]_i_9/O
                         net (fo=2, routed)           0.373     7.054    sum[16]_i_9_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I1_O)        0.264     7.318 r  sum[11]_i_3/O
                         net (fo=3, routed)           0.487     7.804    sum[11]_i_3_n_0
    SLICE_X112Y74        LUT3 (Prop_lut3_I0_O)        0.105     7.909 r  sum[9]_i_1/O
                         net (fo=1, routed)           0.000     7.909    sum[9]_i_1_n_0
    SLICE_X112Y74        FDCE                                         r  sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.402    14.011    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  sum_reg[9]/C
                         clock pessimism              0.443    14.453    
                         clock uncertainty           -0.035    14.418    
    SLICE_X112Y74        FDCE (Setup_fdce_C_D)        0.106    14.524    sum_reg[9]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 a_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.029ns (30.507%)  route 2.344ns (69.493%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 14.012 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.569     4.487    clk_IBUF_BUFG
    SLICE_X112Y66        FDCE                                         r  a_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDCE (Prop_fdce_C_Q)         0.433     4.920 f  a_pipe_reg[1]/Q
                         net (fo=3, routed)           0.681     5.601    a_pipe[1]
    SLICE_X112Y67        LUT6 (Prop_lut6_I3_O)        0.105     5.706 f  sum[4]_i_2/O
                         net (fo=5, routed)           0.793     6.499    sum[4]_i_2_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I2_O)        0.118     6.617 r  sum[11]_i_4/O
                         net (fo=2, routed)           0.543     7.160    sum[11]_i_4_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I0_O)        0.268     7.428 r  sum[8]_i_2/O
                         net (fo=1, routed)           0.327     7.755    sum[8]_i_2_n_0
    SLICE_X112Y73        LUT3 (Prop_lut3_I2_O)        0.105     7.860 r  sum[8]_i_1/O
                         net (fo=1, routed)           0.000     7.860    sum[8]_i_1_n_0
    SLICE_X112Y73        FDCE                                         r  sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.403    14.012    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  sum_reg[8]/C
                         clock pessimism              0.443    14.454    
                         clock uncertainty           -0.035    14.419    
    SLICE_X112Y73        FDCE (Setup_fdce_C_D)        0.072    14.491    sum_reg[8]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 b_pipe_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.114ns (34.868%)  route 2.081ns (65.132%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 14.011 - 10.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.560     4.478    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  b_pipe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.398     4.876 r  b_pipe_reg[7]/Q
                         net (fo=3, routed)           0.800     5.676    b_pipe[7]
    SLICE_X112Y71        LUT6 (Prop_lut6_I4_O)        0.232     5.908 r  sum[8]_i_3/O
                         net (fo=2, routed)           0.658     6.566    sum[8]_i_3_n_0
    SLICE_X112Y72        LUT4 (Prop_lut4_I2_O)        0.115     6.681 f  sum[16]_i_9/O
                         net (fo=2, routed)           0.373     7.054    sum[16]_i_9_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I1_O)        0.264     7.318 r  sum[11]_i_3/O
                         net (fo=3, routed)           0.251     7.568    sum[11]_i_3_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I5_O)        0.105     7.673 r  sum[11]_i_1/O
                         net (fo=1, routed)           0.000     7.673    sum[11]_i_1_n_0
    SLICE_X112Y74        FDCE                                         r  sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.402    14.011    clk_IBUF_BUFG
    SLICE_X112Y74        FDCE                                         r  sum_reg[11]/C
                         clock pessimism              0.443    14.453    
                         clock uncertainty           -0.035    14.418    
    SLICE_X112Y74        FDCE (Setup_fdce_C_D)        0.076    14.494    sum_reg[11]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 a_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.748ns (29.040%)  route 1.828ns (70.960%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.014ns = ( 14.014 - 10.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.569     4.487    clk_IBUF_BUFG
    SLICE_X112Y66        FDCE                                         r  a_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDCE (Prop_fdce_C_Q)         0.433     4.920 f  a_pipe_reg[1]/Q
                         net (fo=3, routed)           0.681     5.601    a_pipe[1]
    SLICE_X112Y67        LUT6 (Prop_lut6_I3_O)        0.105     5.706 f  sum[4]_i_2/O
                         net (fo=5, routed)           0.793     6.499    sum[4]_i_2_n_0
    SLICE_X113Y71        LUT5 (Prop_lut5_I2_O)        0.105     6.604 r  sum[7]_i_2/O
                         net (fo=3, routed)           0.354     6.958    sum[7]_i_2_n_0
    SLICE_X113Y71        LUT3 (Prop_lut3_I2_O)        0.105     7.063 r  sum[5]_i_1/O
                         net (fo=1, routed)           0.000     7.063    sum[5]_i_1_n_0
    SLICE_X113Y71        FDCE                                         r  sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.405    14.014    clk_IBUF_BUFG
    SLICE_X113Y71        FDCE                                         r  sum_reg[5]/C
                         clock pessimism              0.443    14.456    
                         clock uncertainty           -0.035    14.421    
    SLICE_X113Y71        FDCE (Setup_fdce_C_D)        0.030    14.451    sum_reg[5]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  7.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 b_pipe_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.321%)  route 0.151ns (44.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.628     1.603    clk_IBUF_BUFG
    SLICE_X113Y77        FDCE                                         r  b_pipe_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  b_pipe_reg[12]/Q
                         net (fo=5, routed)           0.151     1.895    b_pipe[12]
    SLICE_X112Y77        LUT5 (Prop_lut5_I1_O)        0.046     1.941 r  sum[13]_i_1/O
                         net (fo=1, routed)           0.000     1.941    sum[13]_i_1_n_0
    SLICE_X112Y77        FDCE                                         r  sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.897     2.121    clk_IBUF_BUFG
    SLICE_X112Y77        FDCE                                         r  sum_reg[13]/C
                         clock pessimism             -0.505     1.616    
    SLICE_X112Y77        FDCE (Hold_fdce_C_D)         0.131     1.747    sum_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 b_pipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.687%)  route 0.124ns (37.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.633     1.608    clk_IBUF_BUFG
    SLICE_X112Y66        FDCE                                         r  b_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDCE (Prop_fdce_C_Q)         0.164     1.772 r  b_pipe_reg[0]/Q
                         net (fo=4, routed)           0.124     1.897    b_pipe[0]
    SLICE_X112Y67        LUT6 (Prop_lut6_I4_O)        0.045     1.942 r  sum[2]_i_1/O
                         net (fo=1, routed)           0.000     1.942    sum[2]_i_1_n_0
    SLICE_X112Y67        FDCE                                         r  sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.902     2.126    clk_IBUF_BUFG
    SLICE_X112Y67        FDCE                                         r  sum_reg[2]/C
                         clock pessimism             -0.505     1.621    
    SLICE_X112Y67        FDCE (Hold_fdce_C_D)         0.121     1.742    sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 b_pipe_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.188%)  route 0.151ns (44.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.628     1.603    clk_IBUF_BUFG
    SLICE_X113Y77        FDCE                                         r  b_pipe_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  b_pipe_reg[12]/Q
                         net (fo=5, routed)           0.151     1.895    b_pipe[12]
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.045     1.940 r  sum[12]_i_1/O
                         net (fo=1, routed)           0.000     1.940    sum[12]_i_1_n_0
    SLICE_X112Y77        FDCE                                         r  sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.897     2.121    clk_IBUF_BUFG
    SLICE_X112Y77        FDCE                                         r  sum_reg[12]/C
                         clock pessimism             -0.505     1.616    
    SLICE_X112Y77        FDCE (Hold_fdce_C_D)         0.120     1.736    sum_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 b_pipe_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.227ns (76.161%)  route 0.071ns (23.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.628     1.603    clk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  b_pipe_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.128     1.731 r  b_pipe_reg[15]/Q
                         net (fo=2, routed)           0.071     1.802    b_pipe[15]
    SLICE_X110Y77        LUT6 (Prop_lut6_I4_O)        0.099     1.901 r  sum[16]_i_1/O
                         net (fo=1, routed)           0.000     1.901    sum_t[16]
    SLICE_X110Y77        FDCE                                         r  sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.897     2.121    clk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  sum_reg[16]/C
                         clock pessimism             -0.518     1.603    
    SLICE_X110Y77        FDCE (Hold_fdce_C_D)         0.092     1.695    sum_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 b_pipe_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.227ns (76.208%)  route 0.071ns (23.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.628     1.603    clk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  b_pipe_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.128     1.731 r  b_pipe_reg[15]/Q
                         net (fo=2, routed)           0.071     1.802    b_pipe[15]
    SLICE_X110Y77        LUT6 (Prop_lut6_I0_O)        0.099     1.901 r  sum[15]_i_1/O
                         net (fo=1, routed)           0.000     1.901    u_add_tc_16_16/p_0_in2_in
    SLICE_X110Y77        FDCE                                         r  sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.897     2.121    clk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  sum_reg[15]/C
                         clock pessimism             -0.518     1.603    
    SLICE_X110Y77        FDCE (Hold_fdce_C_D)         0.091     1.694    sum_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 a_pipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.212ns (57.369%)  route 0.158ns (42.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.633     1.608    clk_IBUF_BUFG
    SLICE_X112Y66        FDCE                                         r  a_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDCE (Prop_fdce_C_Q)         0.164     1.772 r  a_pipe_reg[1]/Q
                         net (fo=3, routed)           0.158     1.930    a_pipe[1]
    SLICE_X112Y67        LUT4 (Prop_lut4_I3_O)        0.048     1.978 r  sum[1]_i_1/O
                         net (fo=1, routed)           0.000     1.978    sum[1]_i_1_n_0
    SLICE_X112Y67        FDCE                                         r  sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.902     2.126    clk_IBUF_BUFG
    SLICE_X112Y67        FDCE                                         r  sum_reg[1]/C
                         clock pessimism             -0.505     1.621    
    SLICE_X112Y67        FDCE (Hold_fdce_C_D)         0.131     1.752    sum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 b_pipe_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.337%)  route 0.121ns (36.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.628     1.603    clk_IBUF_BUFG
    SLICE_X112Y77        FDCE                                         r  b_pipe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDCE (Prop_fdce_C_Q)         0.164     1.767 r  b_pipe_reg[13]/Q
                         net (fo=4, routed)           0.121     1.888    b_pipe[13]
    SLICE_X111Y77        LUT6 (Prop_lut6_I1_O)        0.045     1.933 r  sum[14]_i_1/O
                         net (fo=1, routed)           0.000     1.933    sum[14]_i_1_n_0
    SLICE_X111Y77        FDCE                                         r  sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.897     2.121    clk_IBUF_BUFG
    SLICE_X111Y77        FDCE                                         r  sum_reg[14]/C
                         clock pessimism             -0.505     1.616    
    SLICE_X111Y77        FDCE (Hold_fdce_C_D)         0.091     1.707    sum_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 b_pipe_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.616%)  route 0.213ns (53.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.625     1.600    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  b_pipe_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDCE (Prop_fdce_C_Q)         0.141     1.741 r  b_pipe_reg[8]/Q
                         net (fo=3, routed)           0.213     1.954    b_pipe[8]
    SLICE_X112Y73        LUT3 (Prop_lut3_I0_O)        0.045     1.999 r  sum[8]_i_1/O
                         net (fo=1, routed)           0.000     1.999    sum[8]_i_1_n_0
    SLICE_X112Y73        FDCE                                         r  sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.895     2.119    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  sum_reg[8]/C
                         clock pessimism             -0.505     1.614    
    SLICE_X112Y73        FDCE (Hold_fdce_C_D)         0.120     1.734    sum_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 b_pipe_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.187ns (46.924%)  route 0.212ns (53.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.628     1.603    clk_IBUF_BUFG
    SLICE_X113Y72        FDCE                                         r  b_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  b_pipe_reg[6]/Q
                         net (fo=4, routed)           0.212     1.956    b_pipe[6]
    SLICE_X113Y71        LUT5 (Prop_lut5_I3_O)        0.046     2.002 r  sum[6]_i_1/O
                         net (fo=1, routed)           0.000     2.002    sum[6]_i_1_n_0
    SLICE_X113Y71        FDCE                                         r  sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     2.122    clk_IBUF_BUFG
    SLICE_X113Y71        FDCE                                         r  sum_reg[6]/C
                         clock pessimism             -0.505     1.617    
    SLICE_X113Y71        FDCE (Hold_fdce_C_D)         0.107     1.724    sum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 b_pipe_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.254ns (62.651%)  route 0.151ns (37.349%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.628     1.603    clk_IBUF_BUFG
    SLICE_X112Y71        FDCE                                         r  b_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.164     1.767 f  b_pipe_reg[4]/Q
                         net (fo=6, routed)           0.093     1.860    b_pipe[4]
    SLICE_X113Y71        LUT5 (Prop_lut5_I3_O)        0.045     1.905 r  sum[7]_i_2/O
                         net (fo=3, routed)           0.058     1.964    sum[7]_i_2_n_0
    SLICE_X113Y71        LUT6 (Prop_lut6_I4_O)        0.045     2.009 r  sum[7]_i_1/O
                         net (fo=1, routed)           0.000     2.009    sum[7]_i_1_n_0
    SLICE_X113Y71        FDCE                                         r  sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.898     2.122    clk_IBUF_BUFG
    SLICE_X113Y71        FDCE                                         r  sum_reg[7]/C
                         clock pessimism             -0.506     1.616    
    SLICE_X113Y71        FDCE (Hold_fdce_C_D)         0.092     1.708    sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y65  a_pipe_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y71  a_pipe_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y71  a_pipe_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y72  a_pipe_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y74  a_pipe_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y72  a_pipe_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y75  a_pipe_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y66  a_pipe_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y66  a_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y65  a_pipe_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y71  a_pipe_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y71  a_pipe_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y72  a_pipe_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y72  a_pipe_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y65  a_pipe_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y69  a_pipe_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y71  a_pipe_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y77  b_pipe_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y77  b_pipe_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y65  a_pipe_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y71  a_pipe_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y71  a_pipe_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y72  a_pipe_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y74  a_pipe_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y74  a_pipe_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y72  a_pipe_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y75  a_pipe_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y75  a_pipe_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y66  a_pipe_reg[1]/C



