

================================================================
== Vivado HLS Report for 'matrix_mul_1'
================================================================
* Date:           Sat May  9 23:49:07 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1925|     1925| 19.250 us | 19.250 us |  1925|  1925|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_mul_label6     |     1920|     1920|        15|          -|          -|   128|    no    |
        | + matrix_mul_label5    |        2|        2|         2|          1|          1|     2|    yes   |
        | + matrix_mul_label6.2  |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7     |        2|        2|         2|          1|          1|     2|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 2 
11 --> 13 12 
12 --> 11 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)"   --->   Operation 14 'read' 'matrix_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.77ns)   --->   "%prod = alloca [64 x i32], align 16" [picnic_impl.c:126]   --->   Operation 15 'alloca' 'prod' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 16 [1/1] (2.77ns)   --->   "%temp = alloca [64 x i32], align 16" [picnic_impl.c:127]   --->   Operation 16 'alloca' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [64 x i32]* %prod, i64 0, i64 0" [picnic_impl.c:83->picnic_impl.c:136]   --->   Operation 17 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:129]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bitNumber_assign = phi i8 [ 0, %0 ], [ %i, %matrix_mul_label6_end ]"   --->   Operation 19 'phi' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.24ns)   --->   "%icmp_ln129 = icmp eq i8 %bitNumber_assign, -128" [picnic_impl.c:129]   --->   Operation 20 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.71ns)   --->   "%i = add i8 %bitNumber_assign, 1" [picnic_impl.c:129]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.preheader.0.preheader, label %matrix_mul_label6_begin" [picnic_impl.c:129]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i8 %bitNumber_assign to i3" [picnic_impl.c:129]   --->   Operation 24 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1137) nounwind" [picnic_impl.c:129]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1137)" [picnic_impl.c:129]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i8 %bitNumber_assign to i7" [picnic_impl.c:133]   --->   Operation 27 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln133, i2 0)" [picnic_impl.c:133]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "br label %2" [picnic_impl.c:130]   --->   Operation 29 'br' <Predicate = (!icmp_ln129)> <Delay = 1.35>
ST_2 : Operation 30 [1/1] (1.35ns)   --->   "br label %.preheader.0" [picnic_impl.c:139]   --->   Operation 30 'br' <Predicate = (icmp_ln129)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j_0_0 = phi i3 [ 0, %matrix_mul_label6_begin ], [ %add_ln130, %matrix_mul_label5 ]" [picnic_impl.c:130]   --->   Operation 31 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.00ns)   --->   "%icmp_ln130 = icmp eq i3 %j_0_0, -4" [picnic_impl.c:130]   --->   Operation 32 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 33 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %3, label %matrix_mul_label5" [picnic_impl.c:130]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i3 %j_0_0 to i2" [picnic_impl.c:130]   --->   Operation 35 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i3 %j_0_0 to i9" [picnic_impl.c:130]   --->   Operation 36 'zext' 'zext_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln133 = add i9 %zext_ln130, %shl_ln" [picnic_impl.c:133]   --->   Operation 37 'add' 'add_ln133' <Predicate = (!icmp_ln130)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i9 %add_ln133 to i14" [picnic_impl.c:134]   --->   Operation 38 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %j_0_0 to i64" [picnic_impl.c:134]   --->   Operation 39 'zext' 'zext_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [8 x i32]* %state, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 40 'getelementptr' 'state_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.75ns)   --->   "%state_load = load i32* %state_addr, align 4" [picnic_impl.c:134]   --->   Operation 41 'load' 'state_load' <Predicate = (!icmp_ln130)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 42 [1/1] (1.80ns)   --->   "%add_ln134 = add i14 %matrix_offset_read, %zext_ln134_2" [picnic_impl.c:134]   --->   Operation 42 'add' 'add_ln134' <Predicate = (!icmp_ln130)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i14 %add_ln134 to i64" [picnic_impl.c:134]   --->   Operation 43 'zext' 'zext_ln134_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%temp_matrix_addr = getelementptr [10752 x i32]* @temp_matrix, i64 0, i64 %zext_ln134_3" [picnic_impl.c:134]   --->   Operation 44 'getelementptr' 'temp_matrix_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.77ns)   --->   "%temp_matrix_load = load i32* %temp_matrix_addr, align 4" [picnic_impl.c:134]   --->   Operation 45 'load' 'temp_matrix_load' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln130 = or i2 %trunc_ln130, 1" [picnic_impl.c:130]   --->   Operation 46 'or' 'or_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln133_1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln133, i2 %or_ln130)" [picnic_impl.c:133]   --->   Operation 47 'bitconcatenate' 'add_ln133_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln134_4 = zext i9 %add_ln133_1 to i14" [picnic_impl.c:134]   --->   Operation 48 'zext' 'zext_ln134_4' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i2 %or_ln130 to i64" [picnic_impl.c:134]   --->   Operation 49 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [8 x i32]* %state, i64 0, i64 %zext_ln134_1" [picnic_impl.c:134]   --->   Operation 50 'getelementptr' 'state_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.75ns)   --->   "%state_load_1 = load i32* %state_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 51 'load' 'state_load_1' <Predicate = (!icmp_ln130)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 52 [1/1] (1.80ns)   --->   "%add_ln134_1 = add i14 %matrix_offset_read, %zext_ln134_4" [picnic_impl.c:134]   --->   Operation 52 'add' 'add_ln134_1' <Predicate = (!icmp_ln130)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln134_5 = zext i14 %add_ln134_1 to i64" [picnic_impl.c:134]   --->   Operation 53 'zext' 'zext_ln134_5' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%temp_matrix_addr_1 = getelementptr [10752 x i32]* @temp_matrix, i64 0, i64 %zext_ln134_5" [picnic_impl.c:134]   --->   Operation 54 'getelementptr' 'temp_matrix_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.77ns)   --->   "%temp_matrix_load_1 = load i32* %temp_matrix_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 55 'load' 'temp_matrix_load_1' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_3 : Operation 56 [1/1] (1.34ns)   --->   "%add_ln130 = add i3 2, %j_0_0" [picnic_impl.c:130]   --->   Operation 56 'add' 'add_ln130' <Predicate = (!icmp_ln130)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str12) nounwind" [picnic_impl.c:130]   --->   Operation 57 'specloopname' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str12)" [picnic_impl.c:130]   --->   Operation 58 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str327) nounwind" [picnic_impl.c:132]   --->   Operation 59 'specpipeline' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (1.75ns)   --->   "%state_load = load i32* %state_addr, align 4" [picnic_impl.c:134]   --->   Operation 60 'load' 'state_load' <Predicate = (!icmp_ln130)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 61 [1/2] (2.77ns)   --->   "%temp_matrix_load = load i32* %temp_matrix_addr, align 4" [picnic_impl.c:134]   --->   Operation 61 'load' 'temp_matrix_load' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_4 : Operation 62 [1/1] (0.80ns)   --->   "%and_ln134 = and i32 %temp_matrix_load, %state_load" [picnic_impl.c:134]   --->   Operation 62 'and' 'and_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 63 'getelementptr' 'prod_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.77ns)   --->   "store i32 %and_ln134, i32* %prod_addr_1, align 8" [picnic_impl.c:134]   --->   Operation 64 'store' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str12, i32 %tmp_3)" [picnic_impl.c:135]   --->   Operation 65 'specregionend' 'empty_30' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (1.75ns)   --->   "%state_load_1 = load i32* %state_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 66 'load' 'state_load_1' <Predicate = (!icmp_ln130)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 67 [1/2] (2.77ns)   --->   "%temp_matrix_load_1 = load i32* %temp_matrix_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 67 'load' 'temp_matrix_load_1' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_4 : Operation 68 [1/1] (0.80ns)   --->   "%and_ln134_1 = and i32 %temp_matrix_load_1, %state_load_1" [picnic_impl.c:134]   --->   Operation 68 'and' 'and_ln134_1' <Predicate = (!icmp_ln130)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln134_1" [picnic_impl.c:134]   --->   Operation 69 'getelementptr' 'prod_addr_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.77ns)   --->   "store i32 %and_ln134_1, i32* %prod_addr_2, align 4" [picnic_impl.c:134]   --->   Operation 70 'store' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [picnic_impl.c:130]   --->   Operation 71 'br' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.77>
ST_5 : Operation 72 [2/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 72 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 73 [1/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 73 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 74 [1/1] (1.35ns)   --->   "br label %4" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 2.77>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%x_0_i = phi i32 [ %x, %3 ], [ %x_1, %5 ]"   --->   Operation 75 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 1, %3 ], [ %i_1, %5 ]"   --->   Operation 76 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i3 %i_0_i to i64" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 77 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.00ns)   --->   "%icmp_ln87 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 78 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 79 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %matrix_mul_label6_end, label %5" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln87" [picnic_impl.c:88->picnic_impl.c:136]   --->   Operation 81 'getelementptr' 'prod_addr_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 82 [2/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_3, align 4" [picnic_impl.c:88->picnic_impl.c:136]   --->   Operation 82 'load' 'prod_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 83 [1/1] (1.34ns)   --->   "%i_1 = add i3 %i_0_i, 1" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 83 'add' 'i_1' <Predicate = (!icmp_ln87)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 3, i32 4)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 84 'partselect' 'tmp_8' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 5, i32 6)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 85 'partselect' 'tmp_9' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i2 %tmp_9 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 86 'zext' 'zext_ln68_3' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%temp_addr_9 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln68_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 87 'getelementptr' 'temp_addr_9' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (2.77ns)   --->   "%temp_load_8 = load i32* %temp_addr_9, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 88 'load' 'temp_load_8' <Predicate = (icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 6> <Delay = 3.58>
ST_8 : Operation 89 [1/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_3, align 4" [picnic_impl.c:88->picnic_impl.c:136]   --->   Operation 89 'load' 'prod_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 90 [1/1] (0.80ns)   --->   "%x_1 = xor i32 %prod_load, %x_0_i" [picnic_impl.c:88->picnic_impl.c:136]   --->   Operation 90 'xor' 'x_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br label %4" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 8.36>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 92 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i31 %lshr_ln to i32" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 93 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%trunc_ln95 = trunc i32 %x_0_i to i1" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 94 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 95 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%trunc_ln95_1 = trunc i32 %x_0_i to i24" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 96 'trunc' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%trunc_ln95_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 97 'partselect' 'trunc_ln95_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.80ns)   --->   "%y = xor i32 %zext_ln95, %x_0_i" [picnic_impl.c:95->picnic_impl.c:136]   --->   Operation 98 'xor' 'y' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 99 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i30 %lshr_ln1 to i32" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 100 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 101 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%xor_ln96 = xor i24 %trunc_ln95_3, %trunc_ln95_1" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 102 'xor' 'xor_ln96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%trunc_ln96_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 103 'partselect' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.80ns)   --->   "%y_1 = xor i32 %zext_ln96, %y" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 104 'xor' 'y_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_1, i32 4, i32 31)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 105 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i28 %lshr_ln2 to i32" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 106 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_1, i32 4)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 107 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%xor_ln97 = xor i24 %trunc_ln96_1, %xor_ln96" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 108 'xor' 'xor_ln97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%trunc_ln97_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_1, i32 4, i32 27)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 109 'partselect' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.80ns)   --->   "%y_2 = xor i32 %zext_ln97, %y_1" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 110 'xor' 'y_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%xor_ln97_2 = xor i24 %trunc_ln97_1, %xor_ln97" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 111 'xor' 'xor_ln97_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%trunc_ln6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_2, i32 8, i32 31)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 112 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_2, i32 8)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 113 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%y_3 = xor i24 %trunc_ln6, %xor_ln97_2" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 114 'xor' 'y_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln100_2)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_3, i32 16)" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 115 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln100 = xor i1 %trunc_ln95, %tmp_4" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 116 'xor' 'xor_ln100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln100_1 = xor i1 %xor_ln100, %tmp_1" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 117 'xor' 'xor_ln100_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln100_2 = xor i1 %tmp_6, %tmp_7" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 118 'xor' 'xor_ln100_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln100_3 = xor i1 %xor_ln100_2, %tmp_5" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 119 'xor' 'xor_ln100_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln100_4 = xor i1 %xor_ln100_3, %xor_ln100_1" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 120 'xor' 'xor_ln100_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%zext_ln100 = zext i1 %xor_ln100_4 to i8" [picnic_impl.c:100->picnic_impl.c:136]   --->   Operation 121 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln68_cast = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_8, i3 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 122 'bitconcatenate' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 123 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i5 %zext_ln68_cast to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 124 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/2] (2.77ns)   --->   "%temp_load_8 = load i32* %temp_addr_9, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 125 'load' 'temp_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 126 [1/1] (1.54ns)   --->   "%add_ln68 = add i6 7, %zext_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 126 'add' 'add_ln68' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i6 %add_ln68 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 127 'zext' 'zext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.22ns)   --->   "%icmp_ln68 = icmp ugt i64 %zext_ln68_2, %zext_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 128 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 129 'zext' 'zext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%tmp_10 = call i32 @llvm.part.select.i32(i32 %temp_load_8, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 130 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.60ns)   --->   "%sub_ln68 = sub i6 %zext_ln68_5, %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 131 'sub' 'sub_ln68' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%xor_ln68_2 = xor i6 %zext_ln68_5, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 132 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (1.60ns)   --->   "%sub_ln68_1 = sub i6 %add_ln68, %zext_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 133 'sub' 'sub_ln68_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_2)   --->   "%select_ln68 = select i1 %icmp_ln68, i6 %sub_ln68, i6 %sub_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 134 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_1 = select i1 %icmp_ln68, i32 %tmp_10, i32 %temp_load_8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 135 'select' 'select_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_2 = select i1 %icmp_ln68, i6 %xor_ln68_2, i6 %zext_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 136 'select' 'select_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_2 = sub i6 31, %select_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 137 'sub' 'sub_ln68_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%zext_ln68_6 = zext i6 %select_ln68_2 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 138 'zext' 'zext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%zext_ln68_7 = zext i6 %sub_ln68_2 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 139 'zext' 'zext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln68 = lshr i32 %select_ln68_1, %zext_ln68_6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 140 'lshr' 'lshr_ln68' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%lshr_ln68_1 = lshr i32 -1, %zext_ln68_7" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 141 'lshr' 'lshr_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68_1 = and i32 %lshr_ln68, %lshr_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 142 'and' 'and_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln68 = trunc i32 %and_ln68_1 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 143 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.80ns)   --->   "%xor_ln68 = xor i3 %trunc_ln129, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 144 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i3 %xor_ln68 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 145 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln68 = shl i8 1, %zext_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 146 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_1 = xor i8 %shl_ln68, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 147 'xor' 'xor_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln68_1 = shl i8 %zext_ln100, %zext_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 148 'shl' 'shl_ln68_1' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68 = and i8 %trunc_ln68, %xor_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 149 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln68 = or i8 %and_ln68, %shl_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 150 'or' 'or_ln68' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (1.22ns)   --->   "%icmp_ln68_1 = icmp ugt i64 %zext_ln68_2, %zext_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 151 'icmp' 'icmp_ln68_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.46>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln68_8 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 152 'zext' 'zext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%zext_ln68_9 = zext i8 %or_ln68 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 153 'zext' 'zext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln68_3 = xor i6 %zext_ln68_8, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 154 'xor' 'xor_ln68_3' <Predicate = (icmp_ln68_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_3)   --->   "%select_ln68_3 = select i1 %icmp_ln68_1, i6 %zext_ln68_8, i6 %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 155 'select' 'select_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%select_ln68_4 = select i1 %icmp_ln68_1, i6 %add_ln68, i6 %zext_ln68_8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 156 'select' 'select_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%select_ln68_5 = select i1 %icmp_ln68_1, i6 %xor_ln68_3, i6 %zext_ln68_8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 157 'select' 'select_ln68_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_3 = sub i6 31, %select_ln68_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 158 'sub' 'sub_ln68_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%zext_ln68_10 = zext i6 %select_ln68_5 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 159 'zext' 'zext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%zext_ln68_11 = zext i6 %select_ln68_4 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 160 'zext' 'zext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%zext_ln68_12 = zext i6 %sub_ln68_3 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 161 'zext' 'zext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln68_2 = shl i32 %zext_ln68_9, %zext_ln68_10" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 162 'shl' 'shl_ln68_2' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%tmp_11 = call i32 @llvm.part.select.i32(i32 %shl_ln68_2, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 163 'partselect' 'tmp_11' <Predicate = (icmp_ln68_1)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%select_ln68_6 = select i1 %icmp_ln68_1, i32 %tmp_11, i32 %shl_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 164 'select' 'select_ln68_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%shl_ln68_3 = shl i32 -1, %zext_ln68_11" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 165 'shl' 'shl_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%lshr_ln68_2 = lshr i32 -1, %zext_ln68_12" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 166 'lshr' 'lshr_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln68_2 = and i32 %shl_ln68_3, %lshr_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 167 'and' 'and_ln68_2' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln68_3 = and i32 %select_ln68_6, %and_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 168 'and' 'and_ln68_3' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 169 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln68_13 = zext i2 %tmp_8 to i4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 170 'zext' 'zext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (1.49ns)   --->   "%shl_ln68_4 = shl i4 1, %zext_ln68_13" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 171 'shl' 'shl_ln68_4' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_9, i32 %and_ln68_3, i4 %shl_ln68_4)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1137, i32 %tmp)" [picnic_impl.c:137]   --->   Operation 173 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:129]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%loop_0_0 = phi i3 [ %add_ln139, %matrix_mul_label7 ], [ 0, %.preheader.0.preheader ]" [picnic_impl.c:139]   --->   Operation 175 'phi' 'loop_0_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (1.00ns)   --->   "%icmp_ln139 = icmp eq i3 %loop_0_0, -4" [picnic_impl.c:139]   --->   Operation 176 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 177 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %6, label %matrix_mul_label7" [picnic_impl.c:139]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i3 %loop_0_0 to i2" [picnic_impl.c:139]   --->   Operation 179 'trunc' 'trunc_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i3 %loop_0_0 to i64" [picnic_impl.c:142]   --->   Operation 180 'zext' 'zext_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln142" [picnic_impl.c:142]   --->   Operation 181 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 182 [2/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 8" [picnic_impl.c:142]   --->   Operation 182 'load' 'temp_load' <Predicate = (!icmp_ln139)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln139 = or i2 %trunc_ln139, 1" [picnic_impl.c:139]   --->   Operation 183 'or' 'or_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i2 %or_ln139 to i64" [picnic_impl.c:142]   --->   Operation 184 'zext' 'zext_ln142_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln142_1" [picnic_impl.c:142]   --->   Operation 185 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_11 : Operation 186 [2/2] (2.77ns)   --->   "%temp_load_1 = load i32* %temp_addr_1, align 4" [picnic_impl.c:142]   --->   Operation 186 'load' 'temp_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 187 [1/1] (1.34ns)   --->   "%add_ln139 = add i3 2, %loop_0_0" [picnic_impl.c:139]   --->   Operation 187 'add' 'add_ln139' <Predicate = (!icmp_ln139)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 3> <Delay = 4.52>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str13) nounwind" [picnic_impl.c:141]   --->   Operation 188 'specloopname' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str13)" [picnic_impl.c:141]   --->   Operation 189 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str327) nounwind" [picnic_impl.c:141]   --->   Operation 190 'specpipeline' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 191 [1/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 8" [picnic_impl.c:142]   --->   Operation 191 'load' 'temp_load' <Predicate = (!icmp_ln139)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i32]* %output_r, i64 0, i64 %zext_ln142" [picnic_impl.c:142]   --->   Operation 192 'getelementptr' 'output_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (1.75ns)   --->   "store i32 %temp_load, i32* %output_addr, align 4" [picnic_impl.c:142]   --->   Operation 193 'store' <Predicate = (!icmp_ln139)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str13, i32 %tmp_2)" [picnic_impl.c:142]   --->   Operation 194 'specregionend' 'empty_34' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 195 [1/2] (2.77ns)   --->   "%temp_load_1 = load i32* %temp_addr_1, align 4" [picnic_impl.c:142]   --->   Operation 195 'load' 'temp_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [16 x i32]* %output_r, i64 0, i64 %zext_ln142_1" [picnic_impl.c:142]   --->   Operation 196 'getelementptr' 'output_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (1.75ns)   --->   "store i32 %temp_load_1, i32* %output_addr_1, align 4" [picnic_impl.c:142]   --->   Operation 197 'store' <Predicate = (!icmp_ln139)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader.0" [picnic_impl.c:139]   --->   Operation 198 'br' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:143]   --->   Operation 199 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_matrix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
matrix_offset_read          (read                  ) [ 00111111111000]
prod                        (alloca                ) [ 00111111111000]
temp                        (alloca                ) [ 00111111111110]
prod_addr                   (getelementptr         ) [ 00111111111000]
br_ln129                    (br                    ) [ 01111111111000]
bitNumber_assign            (phi                   ) [ 00111111100000]
icmp_ln129                  (icmp                  ) [ 00111111111110]
empty                       (speclooptripcount     ) [ 00000000000000]
i                           (add                   ) [ 01111111111000]
br_ln129                    (br                    ) [ 00000000000000]
trunc_ln129                 (trunc                 ) [ 00011111110000]
specloopname_ln129          (specloopname          ) [ 00000000000000]
tmp                         (specregionbegin       ) [ 00011111111000]
trunc_ln133                 (trunc                 ) [ 00011000000000]
shl_ln                      (bitconcatenate        ) [ 00011000000000]
br_ln130                    (br                    ) [ 00111111111000]
br_ln139                    (br                    ) [ 00111111111110]
j_0_0                       (phi                   ) [ 00010000000000]
icmp_ln130                  (icmp                  ) [ 00111111111000]
empty_29                    (speclooptripcount     ) [ 00000000000000]
br_ln130                    (br                    ) [ 00000000000000]
trunc_ln130                 (trunc                 ) [ 00000000000000]
zext_ln130                  (zext                  ) [ 00000000000000]
add_ln133                   (add                   ) [ 00000000000000]
zext_ln134_2                (zext                  ) [ 00000000000000]
zext_ln134                  (zext                  ) [ 00011000000000]
state_addr                  (getelementptr         ) [ 00011000000000]
add_ln134                   (add                   ) [ 00000000000000]
zext_ln134_3                (zext                  ) [ 00000000000000]
temp_matrix_addr            (getelementptr         ) [ 00011000000000]
or_ln130                    (or                    ) [ 00000000000000]
add_ln133_1                 (bitconcatenate        ) [ 00000000000000]
zext_ln134_4                (zext                  ) [ 00000000000000]
zext_ln134_1                (zext                  ) [ 00011000000000]
state_addr_1                (getelementptr         ) [ 00011000000000]
add_ln134_1                 (add                   ) [ 00000000000000]
zext_ln134_5                (zext                  ) [ 00000000000000]
temp_matrix_addr_1          (getelementptr         ) [ 00011000000000]
add_ln130                   (add                   ) [ 00111111111000]
specloopname_ln130          (specloopname          ) [ 00000000000000]
tmp_3                       (specregionbegin       ) [ 00000000000000]
specpipeline_ln132          (specpipeline          ) [ 00000000000000]
state_load                  (load                  ) [ 00000000000000]
temp_matrix_load            (load                  ) [ 00000000000000]
and_ln134                   (and                   ) [ 00000000000000]
prod_addr_1                 (getelementptr         ) [ 00000000000000]
store_ln134                 (store                 ) [ 00000000000000]
empty_30                    (specregionend         ) [ 00000000000000]
state_load_1                (load                  ) [ 00000000000000]
temp_matrix_load_1          (load                  ) [ 00000000000000]
and_ln134_1                 (and                   ) [ 00000000000000]
prod_addr_2                 (getelementptr         ) [ 00000000000000]
store_ln134                 (store                 ) [ 00000000000000]
br_ln130                    (br                    ) [ 00111111111000]
x                           (load                  ) [ 00111111111000]
br_ln87                     (br                    ) [ 00111111111000]
x_0_i                       (phi                   ) [ 00000001110000]
i_0_i                       (phi                   ) [ 00000001000000]
zext_ln87                   (zext                  ) [ 00000000000000]
icmp_ln87                   (icmp                  ) [ 00111111111000]
empty_31                    (speclooptripcount     ) [ 00000000000000]
br_ln87                     (br                    ) [ 00000000000000]
prod_addr_3                 (getelementptr         ) [ 00000000100000]
i_1                         (add                   ) [ 00111111111000]
tmp_8                       (partselect            ) [ 00000000011000]
tmp_9                       (partselect            ) [ 00000000000000]
zext_ln68_3                 (zext                  ) [ 00000000000000]
temp_addr_9                 (getelementptr         ) [ 00000000011000]
prod_load                   (load                  ) [ 00000000000000]
x_1                         (xor                   ) [ 00111111111000]
br_ln87                     (br                    ) [ 00111111111000]
lshr_ln                     (partselect            ) [ 00000000000000]
zext_ln95                   (zext                  ) [ 00000000000000]
trunc_ln95                  (trunc                 ) [ 00000000000000]
tmp_1                       (bitselect             ) [ 00000000000000]
trunc_ln95_1                (trunc                 ) [ 00000000000000]
trunc_ln95_3                (partselect            ) [ 00000000000000]
y                           (xor                   ) [ 00000000000000]
lshr_ln1                    (partselect            ) [ 00000000000000]
zext_ln96                   (zext                  ) [ 00000000000000]
tmp_4                       (bitselect             ) [ 00000000000000]
xor_ln96                    (xor                   ) [ 00000000000000]
trunc_ln96_1                (partselect            ) [ 00000000000000]
y_1                         (xor                   ) [ 00000000000000]
lshr_ln2                    (partselect            ) [ 00000000000000]
zext_ln97                   (zext                  ) [ 00000000000000]
tmp_5                       (bitselect             ) [ 00000000000000]
xor_ln97                    (xor                   ) [ 00000000000000]
trunc_ln97_1                (partselect            ) [ 00000000000000]
y_2                         (xor                   ) [ 00000000000000]
xor_ln97_2                  (xor                   ) [ 00000000000000]
trunc_ln6                   (partselect            ) [ 00000000000000]
tmp_6                       (bitselect             ) [ 00000000000000]
y_3                         (xor                   ) [ 00000000000000]
tmp_7                       (bitselect             ) [ 00000000000000]
xor_ln100                   (xor                   ) [ 00000000000000]
xor_ln100_1                 (xor                   ) [ 00000000000000]
xor_ln100_2                 (xor                   ) [ 00000000000000]
xor_ln100_3                 (xor                   ) [ 00000000000000]
xor_ln100_4                 (xor                   ) [ 00000000000000]
zext_ln100                  (zext                  ) [ 00000000000000]
zext_ln68_cast              (bitconcatenate        ) [ 00000000001000]
zext_ln68                   (zext                  ) [ 00000000000000]
zext_ln68_2                 (zext                  ) [ 00000000000000]
temp_load_8                 (load                  ) [ 00000000000000]
add_ln68                    (add                   ) [ 00000000001000]
zext_ln68_4                 (zext                  ) [ 00000000000000]
icmp_ln68                   (icmp                  ) [ 00000000000000]
zext_ln68_5                 (zext                  ) [ 00000000000000]
tmp_10                      (partselect            ) [ 00000000000000]
sub_ln68                    (sub                   ) [ 00000000000000]
xor_ln68_2                  (xor                   ) [ 00000000000000]
sub_ln68_1                  (sub                   ) [ 00000000000000]
select_ln68                 (select                ) [ 00000000000000]
select_ln68_1               (select                ) [ 00000000000000]
select_ln68_2               (select                ) [ 00000000000000]
sub_ln68_2                  (sub                   ) [ 00000000000000]
zext_ln68_6                 (zext                  ) [ 00000000000000]
zext_ln68_7                 (zext                  ) [ 00000000000000]
lshr_ln68                   (lshr                  ) [ 00000000000000]
lshr_ln68_1                 (lshr                  ) [ 00000000000000]
and_ln68_1                  (and                   ) [ 00000000000000]
trunc_ln68                  (trunc                 ) [ 00000000000000]
xor_ln68                    (xor                   ) [ 00000000000000]
zext_ln68_1                 (zext                  ) [ 00000000000000]
shl_ln68                    (shl                   ) [ 00000000000000]
xor_ln68_1                  (xor                   ) [ 00000000000000]
shl_ln68_1                  (shl                   ) [ 00000000000000]
and_ln68                    (and                   ) [ 00000000000000]
or_ln68                     (or                    ) [ 00000000001000]
icmp_ln68_1                 (icmp                  ) [ 00000000001000]
zext_ln68_8                 (zext                  ) [ 00000000000000]
zext_ln68_9                 (zext                  ) [ 00000000000000]
xor_ln68_3                  (xor                   ) [ 00000000000000]
select_ln68_3               (select                ) [ 00000000000000]
select_ln68_4               (select                ) [ 00000000000000]
select_ln68_5               (select                ) [ 00000000000000]
sub_ln68_3                  (sub                   ) [ 00000000000000]
zext_ln68_10                (zext                  ) [ 00000000000000]
zext_ln68_11                (zext                  ) [ 00000000000000]
zext_ln68_12                (zext                  ) [ 00000000000000]
shl_ln68_2                  (shl                   ) [ 00000000000000]
tmp_11                      (partselect            ) [ 00000000000000]
select_ln68_6               (select                ) [ 00000000000000]
shl_ln68_3                  (shl                   ) [ 00000000000000]
lshr_ln68_2                 (lshr                  ) [ 00000000000000]
and_ln68_2                  (and                   ) [ 00000000000000]
and_ln68_3                  (and                   ) [ 00000000000000]
specbramwithbyteenable_ln68 (specbramwithbyteenable) [ 00000000000000]
zext_ln68_13                (zext                  ) [ 00000000000000]
shl_ln68_4                  (shl                   ) [ 00000000000000]
store_ln68                  (store                 ) [ 00000000000000]
empty_32                    (specregionend         ) [ 00000000000000]
br_ln129                    (br                    ) [ 01111111111000]
loop_0_0                    (phi                   ) [ 00000000000100]
icmp_ln139                  (icmp                  ) [ 00000000000110]
empty_33                    (speclooptripcount     ) [ 00000000000000]
br_ln139                    (br                    ) [ 00000000000000]
trunc_ln139                 (trunc                 ) [ 00000000000000]
zext_ln142                  (zext                  ) [ 00000000000110]
temp_addr                   (getelementptr         ) [ 00000000000110]
or_ln139                    (or                    ) [ 00000000000000]
zext_ln142_1                (zext                  ) [ 00000000000110]
temp_addr_1                 (getelementptr         ) [ 00000000000110]
add_ln139                   (add                   ) [ 00100000000110]
specloopname_ln141          (specloopname          ) [ 00000000000000]
tmp_2                       (specregionbegin       ) [ 00000000000000]
specpipeline_ln141          (specpipeline          ) [ 00000000000000]
temp_load                   (load                  ) [ 00000000000000]
output_addr                 (getelementptr         ) [ 00000000000000]
store_ln142                 (store                 ) [ 00000000000000]
empty_34                    (specregionend         ) [ 00000000000000]
temp_load_1                 (load                  ) [ 00000000000000]
output_addr_1               (getelementptr         ) [ 00000000000000]
store_ln142                 (store                 ) [ 00000000000000]
br_ln139                    (br                    ) [ 00100000000110]
ret_ln143                   (ret                   ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_matrix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1137"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="prod_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prod/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="temp_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="matrix_offset_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="14" slack="0"/>
<pin id="129" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_offset_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="prod_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="state_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="0"/>
<pin id="173" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="174" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
<pin id="176" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/3 state_load_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="temp_matrix_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="14" slack="0"/>
<pin id="157" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="0"/>
<pin id="185" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
<pin id="188" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix_load/3 temp_matrix_load_1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="state_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="2" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="temp_matrix_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="14" slack="0"/>
<pin id="182" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix_addr_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="prod_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="1"/>
<pin id="194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_1/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="6" slack="0"/>
<pin id="209" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="1"/>
<pin id="211" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln134/4 store_ln134/4 x/5 prod_load/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="prod_addr_2_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="2" slack="1"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_2/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="prod_addr_3_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_3/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="temp_addr_9_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_9/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="245" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="246" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
<pin id="248" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp_load_8/7 store_ln68/10 temp_load/11 temp_load_1/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="temp_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/11 "/>
</bind>
</comp>

<comp id="239" class="1004" name="temp_addr_1_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="2" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_1/11 "/>
</bind>
</comp>

<comp id="250" class="1004" name="output_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="1"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/12 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="0" slack="0"/>
<pin id="271" dir="0" index="4" bw="4" slack="0"/>
<pin id="272" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="274" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/12 store_ln142/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="output_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="2" slack="1"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/12 "/>
</bind>
</comp>

<comp id="277" class="1005" name="bitNumber_assign_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="1"/>
<pin id="279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="bitNumber_assign_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign/2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="j_0_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="1"/>
<pin id="291" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="j_0_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="x_0_i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="x_0_i_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_0_i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="1"/>
<pin id="312" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_0_i_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/7 "/>
</bind>
</comp>

<comp id="321" class="1005" name="loop_0_0_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="1"/>
<pin id="323" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0_0 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="loop_0_0_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0_0/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln129_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln129_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln133_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="shl_ln_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="0" index="1" bw="7" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln130_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln130_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln130_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln133_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="0" index="1" bw="9" slack="1"/>
<pin id="377" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln134_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln134_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln134_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="2"/>
<pin id="390" dir="0" index="1" bw="9" slack="0"/>
<pin id="391" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln134_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_3/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln130_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln133_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="0" index="1" bw="7" slack="1"/>
<pin id="407" dir="0" index="2" bw="2" slack="0"/>
<pin id="408" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln133_1/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln134_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_4/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln134_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln134_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="2"/>
<pin id="422" dir="0" index="1" bw="9" slack="0"/>
<pin id="423" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln134_5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_5/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln130_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="3" slack="0"/>
<pin id="433" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln134_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln134_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134_1/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln87_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln87_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="0"/>
<pin id="457" dir="0" index="1" bw="3" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="i_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_8_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="4"/>
<pin id="470" dir="0" index="2" bw="3" slack="0"/>
<pin id="471" dir="0" index="3" bw="4" slack="0"/>
<pin id="472" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_9_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="4"/>
<pin id="480" dir="0" index="2" bw="4" slack="0"/>
<pin id="481" dir="0" index="3" bw="4" slack="0"/>
<pin id="482" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln68_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_3/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="x_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="1"/>
<pin id="495" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_1/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="lshr_ln_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="1"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="0" index="3" bw="6" slack="0"/>
<pin id="503" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln95_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="31" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln95_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/9 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln95_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95_1/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln95_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_3/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="y_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="31" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="1"/>
<pin id="541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="lshr_ln1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="30" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="3" slack="0"/>
<pin id="548" dir="0" index="3" bw="6" slack="0"/>
<pin id="549" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln96_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="30" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="3" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln96_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="24" slack="0"/>
<pin id="568" dir="0" index="1" bw="24" slack="0"/>
<pin id="569" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln96/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln96_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="24" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="3" slack="0"/>
<pin id="576" dir="0" index="3" bw="6" slack="0"/>
<pin id="577" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_1/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="y_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="30" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_1/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="lshr_ln2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="28" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="4" slack="0"/>
<pin id="592" dir="0" index="3" bw="6" slack="0"/>
<pin id="593" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln97_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="28" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_5_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="4" slack="0"/>
<pin id="606" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="xor_ln97_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="24" slack="0"/>
<pin id="612" dir="0" index="1" bw="24" slack="0"/>
<pin id="613" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="trunc_ln97_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="24" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="4" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln97_1/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="y_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="28" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_2/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="xor_ln97_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="24" slack="0"/>
<pin id="634" dir="0" index="1" bw="24" slack="0"/>
<pin id="635" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97_2/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="trunc_ln6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="24" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="0" index="2" bw="5" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="y_3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="24" slack="0"/>
<pin id="658" dir="0" index="1" bw="24" slack="0"/>
<pin id="659" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_3/9 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_7_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="24" slack="0"/>
<pin id="665" dir="0" index="2" bw="6" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xor_ln100_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/9 "/>
</bind>
</comp>

<comp id="676" class="1004" name="xor_ln100_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100_1/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="xor_ln100_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100_2/9 "/>
</bind>
</comp>

<comp id="688" class="1004" name="xor_ln100_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100_3/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="xor_ln100_4_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100_4/9 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln100_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln68_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="0" index="1" bw="2" slack="1"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln68_cast/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln68_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln68_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln68_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln68_4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="6" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_4/9 "/>
</bind>
</comp>

<comp id="729" class="1004" name="icmp_ln68_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="0"/>
<pin id="731" dir="0" index="1" bw="6" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/9 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln68_5_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="0"/>
<pin id="737" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_5/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_10_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="0" index="2" bw="6" slack="0"/>
<pin id="743" dir="0" index="3" bw="1" slack="0"/>
<pin id="744" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sub_ln68_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="0"/>
<pin id="751" dir="0" index="1" bw="6" slack="0"/>
<pin id="752" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="xor_ln68_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="0"/>
<pin id="757" dir="0" index="1" bw="6" slack="0"/>
<pin id="758" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_2/9 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sub_ln68_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="6" slack="0"/>
<pin id="763" dir="0" index="1" bw="5" slack="0"/>
<pin id="764" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_1/9 "/>
</bind>
</comp>

<comp id="767" class="1004" name="select_ln68_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="6" slack="0"/>
<pin id="770" dir="0" index="2" bw="6" slack="0"/>
<pin id="771" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln68_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="0"/>
<pin id="778" dir="0" index="2" bw="32" slack="0"/>
<pin id="779" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/9 "/>
</bind>
</comp>

<comp id="783" class="1004" name="select_ln68_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="6" slack="0"/>
<pin id="786" dir="0" index="2" bw="5" slack="0"/>
<pin id="787" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_2/9 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sub_ln68_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="0"/>
<pin id="793" dir="0" index="1" bw="6" slack="0"/>
<pin id="794" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_2/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln68_6_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_6/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln68_7_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="0"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_7/9 "/>
</bind>
</comp>

<comp id="805" class="1004" name="lshr_ln68_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="6" slack="0"/>
<pin id="808" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68/9 "/>
</bind>
</comp>

<comp id="811" class="1004" name="lshr_ln68_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="6" slack="0"/>
<pin id="814" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_1/9 "/>
</bind>
</comp>

<comp id="817" class="1004" name="and_ln68_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_1/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="trunc_ln68_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/9 "/>
</bind>
</comp>

<comp id="827" class="1004" name="xor_ln68_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="5"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln68_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="0"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/9 "/>
</bind>
</comp>

<comp id="836" class="1004" name="shl_ln68_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="3" slack="0"/>
<pin id="839" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/9 "/>
</bind>
</comp>

<comp id="842" class="1004" name="xor_ln68_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_1/9 "/>
</bind>
</comp>

<comp id="848" class="1004" name="shl_ln68_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="3" slack="0"/>
<pin id="851" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_1/9 "/>
</bind>
</comp>

<comp id="854" class="1004" name="and_ln68_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/9 "/>
</bind>
</comp>

<comp id="860" class="1004" name="or_ln68_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="icmp_ln68_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="0"/>
<pin id="868" dir="0" index="1" bw="6" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_1/9 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln68_8_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="1"/>
<pin id="874" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_8/10 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln68_9_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_9/10 "/>
</bind>
</comp>

<comp id="878" class="1004" name="xor_ln68_3_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="0" index="1" bw="6" slack="0"/>
<pin id="881" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_3/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="select_ln68_3_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="0" index="1" bw="5" slack="0"/>
<pin id="887" dir="0" index="2" bw="6" slack="1"/>
<pin id="888" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_3/10 "/>
</bind>
</comp>

<comp id="890" class="1004" name="select_ln68_4_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="0" index="1" bw="6" slack="1"/>
<pin id="893" dir="0" index="2" bw="5" slack="0"/>
<pin id="894" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_4/10 "/>
</bind>
</comp>

<comp id="896" class="1004" name="select_ln68_5_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="0" index="1" bw="6" slack="0"/>
<pin id="899" dir="0" index="2" bw="5" slack="0"/>
<pin id="900" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_5/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sub_ln68_3_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="6" slack="0"/>
<pin id="905" dir="0" index="1" bw="6" slack="0"/>
<pin id="906" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_3/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln68_10_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="6" slack="0"/>
<pin id="911" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_10/10 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln68_11_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="0"/>
<pin id="915" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_11/10 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln68_12_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="6" slack="0"/>
<pin id="919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_12/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="shl_ln68_2_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="0" index="1" bw="6" slack="0"/>
<pin id="924" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_2/10 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_11_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="0" index="1" bw="32" slack="0"/>
<pin id="930" dir="0" index="2" bw="6" slack="0"/>
<pin id="931" dir="0" index="3" bw="1" slack="0"/>
<pin id="932" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="937" class="1004" name="select_ln68_6_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="0" index="2" bw="32" slack="0"/>
<pin id="941" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_6/10 "/>
</bind>
</comp>

<comp id="944" class="1004" name="shl_ln68_3_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="6" slack="0"/>
<pin id="947" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_3/10 "/>
</bind>
</comp>

<comp id="950" class="1004" name="lshr_ln68_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="6" slack="0"/>
<pin id="953" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_2/10 "/>
</bind>
</comp>

<comp id="956" class="1004" name="and_ln68_2_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_2/10 "/>
</bind>
</comp>

<comp id="962" class="1004" name="and_ln68_3_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_3/10 "/>
</bind>
</comp>

<comp id="969" class="1004" name="zext_ln68_13_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="2"/>
<pin id="971" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_13/10 "/>
</bind>
</comp>

<comp id="972" class="1004" name="shl_ln68_4_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="2" slack="0"/>
<pin id="975" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_4/10 "/>
</bind>
</comp>

<comp id="979" class="1004" name="icmp_ln139_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="3" slack="0"/>
<pin id="981" dir="0" index="1" bw="3" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/11 "/>
</bind>
</comp>

<comp id="985" class="1004" name="trunc_ln139_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="3" slack="0"/>
<pin id="987" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/11 "/>
</bind>
</comp>

<comp id="989" class="1004" name="zext_ln142_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="3" slack="0"/>
<pin id="991" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/11 "/>
</bind>
</comp>

<comp id="994" class="1004" name="or_ln139_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="2" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln139/11 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="zext_ln142_1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="2" slack="0"/>
<pin id="1002" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/11 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="add_ln139_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="3" slack="0"/>
<pin id="1007" dir="0" index="1" bw="3" slack="0"/>
<pin id="1008" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/11 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="matrix_offset_read_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="14" slack="2"/>
<pin id="1013" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="matrix_offset_read "/>
</bind>
</comp>

<comp id="1017" class="1005" name="prod_addr_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="6" slack="3"/>
<pin id="1019" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="1022" class="1005" name="icmp_ln129_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="i_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="0"/>
<pin id="1028" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1031" class="1005" name="trunc_ln129_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="3" slack="5"/>
<pin id="1033" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln129 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="trunc_ln133_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="7" slack="1"/>
<pin id="1038" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln133 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="shl_ln_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="9" slack="1"/>
<pin id="1043" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1046" class="1005" name="icmp_ln130_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln130 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="zext_ln134_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="64" slack="1"/>
<pin id="1052" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln134 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="state_addr_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="3" slack="1"/>
<pin id="1057" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="1060" class="1005" name="temp_matrix_addr_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="14" slack="1"/>
<pin id="1062" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix_addr "/>
</bind>
</comp>

<comp id="1065" class="1005" name="zext_ln134_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="1"/>
<pin id="1067" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln134_1 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="state_addr_1_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="3" slack="1"/>
<pin id="1072" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="temp_matrix_addr_1_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="14" slack="1"/>
<pin id="1077" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix_addr_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="add_ln130_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="3" slack="0"/>
<pin id="1082" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="x_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1093" class="1005" name="prod_addr_3_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="6" slack="1"/>
<pin id="1095" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_3 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="i_1_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="3" slack="0"/>
<pin id="1100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="tmp_8_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="2" slack="1"/>
<pin id="1105" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="temp_addr_9_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="6" slack="1"/>
<pin id="1111" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_9 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="x_1_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="zext_ln68_cast_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="5" slack="1"/>
<pin id="1121" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_cast "/>
</bind>
</comp>

<comp id="1124" class="1005" name="add_ln68_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="6" slack="1"/>
<pin id="1126" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="or_ln68_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="1"/>
<pin id="1132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln68 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="icmp_ln68_1_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln68_1 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="icmp_ln139_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="1"/>
<pin id="1145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="zext_ln142_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="1"/>
<pin id="1149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln142 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="temp_addr_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="6" slack="1"/>
<pin id="1154" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="1157" class="1005" name="zext_ln142_1_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="64" slack="1"/>
<pin id="1159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln142_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="temp_addr_1_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="6" slack="1"/>
<pin id="1164" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_1 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="add_ln139_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="3" slack="0"/>
<pin id="1169" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln139 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="118" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="232" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="226" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="226" pin="7"/><net_sink comp="257" pin=4"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="309"><net_src comp="303" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="281" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="16" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="281" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="281" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="281" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="30" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="293" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="293" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="293" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="293" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="392"><net_src comp="379" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="402"><net_src comp="366" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="30" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="398" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="414"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="398" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="424"><net_src comp="411" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="293" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="160" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="147" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="436" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="447"><net_src comp="160" pin="7"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="147" pin="7"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="443" pin="2"/><net_sink comp="196" pin=4"/></net>

<net id="453"><net_src comp="314" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="459"><net_src comp="314" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="36" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="314" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="58" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="62" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="277" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="64" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="66" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="483"><net_src comp="62" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="277" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="68" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="70" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="490"><net_src comp="477" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="496"><net_src comp="196" pin="7"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="300" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="72" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="300" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="50" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="74" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="511"><net_src comp="498" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="300" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="300" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="50" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="300" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="78" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="300" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="50" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="542"><net_src comp="508" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="300" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="84" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="74" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="557"><net_src comp="544" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="76" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="538" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="84" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="528" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="524" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="78" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="538" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="84" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="86" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="586"><net_src comp="554" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="538" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="594"><net_src comp="88" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="66" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="74" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="601"><net_src comp="588" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="76" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="582" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="66" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="572" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="566" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="622"><net_src comp="78" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="582" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="66" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="90" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="630"><net_src comp="598" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="582" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="616" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="610" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="644"><net_src comp="78" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="626" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="92" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="74" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="653"><net_src comp="76" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="626" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="92" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="638" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="632" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="94" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="96" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="674"><net_src comp="512" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="558" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="516" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="648" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="662" pin="3"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="602" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="676" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="98" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="34" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="714"><net_src comp="704" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="704" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="100" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="711" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="715" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="704" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="745"><net_src comp="102" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="226" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="74" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="52" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="753"><net_src comp="735" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="719" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="735" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="104" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="719" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="735" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="772"><net_src comp="729" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="749" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="761" pin="2"/><net_sink comp="767" pin=2"/></net>

<net id="780"><net_src comp="729" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="739" pin="4"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="226" pin="3"/><net_sink comp="775" pin=2"/></net>

<net id="788"><net_src comp="729" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="755" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="735" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="104" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="767" pin="3"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="783" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="791" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="775" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="797" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="48" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="801" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="805" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="106" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="835"><net_src comp="827" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="840"><net_src comp="22" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="832" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="108" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="700" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="832" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="823" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="842" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="848" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="715" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="725" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="882"><net_src comp="872" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="104" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="889"><net_src comp="872" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="872" pin="1"/><net_sink comp="890" pin=2"/></net>

<net id="901"><net_src comp="878" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="902"><net_src comp="872" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="104" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="884" pin="3"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="896" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="890" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="903" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="875" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="909" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="933"><net_src comp="102" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="921" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="935"><net_src comp="74" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="936"><net_src comp="52" pin="0"/><net_sink comp="927" pin=3"/></net>

<net id="942"><net_src comp="927" pin="4"/><net_sink comp="937" pin=1"/></net>

<net id="943"><net_src comp="921" pin="2"/><net_sink comp="937" pin=2"/></net>

<net id="948"><net_src comp="48" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="913" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="48" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="917" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="944" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="950" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="937" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="956" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="968"><net_src comp="962" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="976"><net_src comp="112" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="969" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="978"><net_src comp="972" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="983"><net_src comp="325" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="36" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="325" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="325" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="998"><net_src comp="985" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="40" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1003"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1009"><net_src comp="42" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="325" pin="4"/><net_sink comp="1005" pin=1"/></net>

<net id="1014"><net_src comp="126" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1020"><net_src comp="132" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1025"><net_src comp="332" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="338" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1034"><net_src comp="344" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1039"><net_src comp="348" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="1044"><net_src comp="352" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1049"><net_src comp="360" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="383" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1058"><net_src comp="140" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1063"><net_src comp="153" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1068"><net_src comp="415" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1073"><net_src comp="166" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="1078"><net_src comp="178" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="1083"><net_src comp="430" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1088"><net_src comp="196" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1096"><net_src comp="213" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1101"><net_src comp="461" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1106"><net_src comp="467" pin="4"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1112"><net_src comp="220" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1117"><net_src comp="492" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1122"><net_src comp="704" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1127"><net_src comp="719" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1133"><net_src comp="860" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1138"><net_src comp="866" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1141"><net_src comp="1135" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1142"><net_src comp="1135" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1146"><net_src comp="979" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="989" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1155"><net_src comp="232" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1160"><net_src comp="1000" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1165"><net_src comp="239" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1170"><net_src comp="1005" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="325" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
 - Input state : 
	Port: matrix_mul.1 : state | {3 4 }
	Port: matrix_mul.1 : matrix_offset | {1 }
	Port: matrix_mul.1 : temp_matrix | {3 4 }
  - Chain level:
	State 1
		prod_addr : 1
	State 2
		icmp_ln129 : 1
		i : 1
		br_ln129 : 2
		trunc_ln129 : 1
		trunc_ln133 : 1
		shl_ln : 2
	State 3
		icmp_ln130 : 1
		br_ln130 : 2
		trunc_ln130 : 1
		zext_ln130 : 1
		add_ln133 : 2
		zext_ln134_2 : 3
		zext_ln134 : 1
		state_addr : 2
		state_load : 3
		add_ln134 : 4
		zext_ln134_3 : 5
		temp_matrix_addr : 6
		temp_matrix_load : 7
		or_ln130 : 2
		add_ln133_1 : 2
		zext_ln134_4 : 3
		zext_ln134_1 : 2
		state_addr_1 : 3
		state_load_1 : 4
		add_ln134_1 : 4
		zext_ln134_5 : 5
		temp_matrix_addr_1 : 6
		temp_matrix_load_1 : 7
		add_ln130 : 1
	State 4
		and_ln134 : 1
		store_ln134 : 1
		empty_30 : 1
		and_ln134_1 : 1
		store_ln134 : 1
	State 5
	State 6
	State 7
		zext_ln87 : 1
		icmp_ln87 : 1
		br_ln87 : 2
		prod_addr_3 : 2
		prod_load : 3
		i_1 : 1
		zext_ln68_3 : 1
		temp_addr_9 : 2
		temp_load_8 : 3
	State 8
		x_1 : 1
	State 9
		zext_ln95 : 1
		y : 2
		lshr_ln1 : 2
		zext_ln96 : 3
		tmp_4 : 2
		xor_ln96 : 1
		trunc_ln96_1 : 2
		y_1 : 4
		lshr_ln2 : 4
		zext_ln97 : 5
		tmp_5 : 4
		xor_ln97 : 3
		trunc_ln97_1 : 4
		y_2 : 6
		xor_ln97_2 : 5
		trunc_ln6 : 6
		tmp_6 : 6
		y_3 : 7
		tmp_7 : 7
		xor_ln100 : 3
		xor_ln100_1 : 3
		xor_ln100_2 : 8
		xor_ln100_3 : 8
		xor_ln100_4 : 8
		zext_ln100 : 8
		zext_ln68 : 1
		zext_ln68_2 : 1
		add_ln68 : 2
		zext_ln68_4 : 3
		icmp_ln68 : 4
		zext_ln68_5 : 1
		tmp_10 : 1
		sub_ln68 : 3
		xor_ln68_2 : 2
		sub_ln68_1 : 3
		select_ln68 : 5
		select_ln68_1 : 5
		select_ln68_2 : 5
		sub_ln68_2 : 6
		zext_ln68_6 : 6
		zext_ln68_7 : 7
		lshr_ln68 : 7
		lshr_ln68_1 : 8
		and_ln68_1 : 9
		trunc_ln68 : 9
		shl_ln68 : 1
		xor_ln68_1 : 2
		shl_ln68_1 : 9
		and_ln68 : 10
		or_ln68 : 10
		icmp_ln68_1 : 4
	State 10
		xor_ln68_3 : 1
		select_ln68_3 : 1
		select_ln68_4 : 1
		select_ln68_5 : 1
		sub_ln68_3 : 2
		zext_ln68_10 : 2
		zext_ln68_11 : 2
		zext_ln68_12 : 3
		shl_ln68_2 : 3
		tmp_11 : 4
		select_ln68_6 : 5
		shl_ln68_3 : 3
		lshr_ln68_2 : 4
		and_ln68_2 : 5
		and_ln68_3 : 6
		shl_ln68_4 : 1
		store_ln68 : 6
	State 11
		icmp_ln139 : 1
		br_ln139 : 2
		trunc_ln139 : 1
		zext_ln142 : 1
		temp_addr : 2
		temp_load : 3
		or_ln139 : 2
		zext_ln142_1 : 2
		temp_addr_1 : 3
		temp_load_1 : 4
		add_ln139 : 1
	State 12
		store_ln142 : 1
		empty_34 : 1
		store_ln142 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           x_1_fu_492           |    0    |    32   |
|          |            y_fu_538            |    0    |    32   |
|          |         xor_ln96_fu_566        |    0    |    24   |
|          |           y_1_fu_582           |    0    |    32   |
|          |         xor_ln97_fu_610        |    0    |    24   |
|          |           y_2_fu_626           |    0    |    32   |
|          |        xor_ln97_2_fu_632       |    0    |    24   |
|          |           y_3_fu_656           |    0    |    24   |
|    xor   |        xor_ln100_fu_670        |    0    |    2    |
|          |       xor_ln100_1_fu_676       |    0    |    2    |
|          |       xor_ln100_2_fu_682       |    0    |    2    |
|          |       xor_ln100_3_fu_688       |    0    |    2    |
|          |       xor_ln100_4_fu_694       |    0    |    2    |
|          |        xor_ln68_2_fu_755       |    0    |    6    |
|          |         xor_ln68_fu_827        |    0    |    3    |
|          |        xor_ln68_1_fu_842       |    0    |    8    |
|          |        xor_ln68_3_fu_878       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        and_ln134_fu_436        |    0    |    32   |
|          |       and_ln134_1_fu_443       |    0    |    32   |
|    and   |        and_ln68_1_fu_817       |    0    |    32   |
|          |         and_ln68_fu_854        |    0    |    8    |
|          |        and_ln68_2_fu_956       |    0    |    32   |
|          |        and_ln68_3_fu_962       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        lshr_ln68_fu_805        |    0    |   101   |
|   lshr   |       lshr_ln68_1_fu_811       |    0    |    13   |
|          |       lshr_ln68_2_fu_950       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_338            |    0    |    15   |
|          |        add_ln133_fu_374        |    0    |    16   |
|          |        add_ln134_fu_388        |    0    |    21   |
|    add   |       add_ln134_1_fu_420       |    0    |    21   |
|          |        add_ln130_fu_430        |    0    |    12   |
|          |           i_1_fu_461           |    0    |    12   |
|          |         add_ln68_fu_719        |    0    |    15   |
|          |        add_ln139_fu_1005       |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       select_ln68_fu_767       |    0    |    6    |
|          |      select_ln68_1_fu_775      |    0    |    32   |
|          |      select_ln68_2_fu_783      |    0    |    6    |
|  select  |      select_ln68_3_fu_884      |    0    |    6    |
|          |      select_ln68_4_fu_890      |    0    |    6    |
|          |      select_ln68_5_fu_896      |    0    |    6    |
|          |      select_ln68_6_fu_937      |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln129_fu_332       |    0    |    11   |
|          |        icmp_ln130_fu_360       |    0    |    9    |
|   icmp   |        icmp_ln87_fu_455        |    0    |    9    |
|          |        icmp_ln68_fu_729        |    0    |    11   |
|          |       icmp_ln68_1_fu_866       |    0    |    11   |
|          |        icmp_ln139_fu_979       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |         sub_ln68_fu_749        |    0    |    15   |
|    sub   |        sub_ln68_1_fu_761       |    0    |    15   |
|          |        sub_ln68_2_fu_791       |    0    |    15   |
|          |        sub_ln68_3_fu_903       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |         shl_ln68_fu_836        |    0    |    10   |
|          |        shl_ln68_1_fu_848       |    0    |    10   |
|    shl   |        shl_ln68_2_fu_921       |    0    |    19   |
|          |        shl_ln68_3_fu_944       |    0    |    13   |
|          |        shl_ln68_4_fu_972       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |         or_ln130_fu_398        |    0    |    0    |
|    or    |         or_ln68_fu_860         |    0    |    8    |
|          |         or_ln139_fu_994        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   read   | matrix_offset_read_read_fu_126 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln129_fu_344       |    0    |    0    |
|          |       trunc_ln133_fu_348       |    0    |    0    |
|          |       trunc_ln130_fu_366       |    0    |    0    |
|   trunc  |        trunc_ln95_fu_512       |    0    |    0    |
|          |       trunc_ln95_1_fu_524      |    0    |    0    |
|          |        trunc_ln68_fu_823       |    0    |    0    |
|          |       trunc_ln139_fu_985       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          shl_ln_fu_352         |    0    |    0    |
|bitconcatenate|       add_ln133_1_fu_404       |    0    |    0    |
|          |      zext_ln68_cast_fu_704     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln130_fu_370       |    0    |    0    |
|          |       zext_ln134_2_fu_379      |    0    |    0    |
|          |        zext_ln134_fu_383       |    0    |    0    |
|          |       zext_ln134_3_fu_393      |    0    |    0    |
|          |       zext_ln134_4_fu_411      |    0    |    0    |
|          |       zext_ln134_1_fu_415      |    0    |    0    |
|          |       zext_ln134_5_fu_425      |    0    |    0    |
|          |        zext_ln87_fu_450        |    0    |    0    |
|          |       zext_ln68_3_fu_487       |    0    |    0    |
|          |        zext_ln95_fu_508        |    0    |    0    |
|          |        zext_ln96_fu_554        |    0    |    0    |
|          |        zext_ln97_fu_598        |    0    |    0    |
|          |        zext_ln100_fu_700       |    0    |    0    |
|   zext   |        zext_ln68_fu_711        |    0    |    0    |
|          |       zext_ln68_2_fu_715       |    0    |    0    |
|          |       zext_ln68_4_fu_725       |    0    |    0    |
|          |       zext_ln68_5_fu_735       |    0    |    0    |
|          |       zext_ln68_6_fu_797       |    0    |    0    |
|          |       zext_ln68_7_fu_801       |    0    |    0    |
|          |       zext_ln68_1_fu_832       |    0    |    0    |
|          |       zext_ln68_8_fu_872       |    0    |    0    |
|          |       zext_ln68_9_fu_875       |    0    |    0    |
|          |       zext_ln68_10_fu_909      |    0    |    0    |
|          |       zext_ln68_11_fu_913      |    0    |    0    |
|          |       zext_ln68_12_fu_917      |    0    |    0    |
|          |       zext_ln68_13_fu_969      |    0    |    0    |
|          |        zext_ln142_fu_989       |    0    |    0    |
|          |      zext_ln142_1_fu_1000      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_8_fu_467          |    0    |    0    |
|          |          tmp_9_fu_477          |    0    |    0    |
|          |         lshr_ln_fu_498         |    0    |    0    |
|          |       trunc_ln95_3_fu_528      |    0    |    0    |
|          |         lshr_ln1_fu_544        |    0    |    0    |
|partselect|       trunc_ln96_1_fu_572      |    0    |    0    |
|          |         lshr_ln2_fu_588        |    0    |    0    |
|          |       trunc_ln97_1_fu_616      |    0    |    0    |
|          |        trunc_ln6_fu_638        |    0    |    0    |
|          |          tmp_10_fu_739         |    0    |    0    |
|          |          tmp_11_fu_927         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_1_fu_516          |    0    |    0    |
|          |          tmp_4_fu_558          |    0    |    0    |
| bitselect|          tmp_5_fu_602          |    0    |    0    |
|          |          tmp_6_fu_648          |    0    |    0    |
|          |          tmp_7_fu_662          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   956   |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|prod|    2   |    0   |    0   |    0   |
|temp|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    4   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln130_reg_1080    |    3   |
|     add_ln139_reg_1167    |    3   |
|     add_ln68_reg_1124     |    6   |
|  bitNumber_assign_reg_277 |    8   |
|       i_0_i_reg_310       |    3   |
|        i_1_reg_1098       |    3   |
|         i_reg_1026        |    8   |
|    icmp_ln129_reg_1022    |    1   |
|    icmp_ln130_reg_1046    |    1   |
|    icmp_ln139_reg_1143    |    1   |
|    icmp_ln68_1_reg_1135   |    1   |
|       j_0_0_reg_289       |    3   |
|      loop_0_0_reg_321     |    3   |
|matrix_offset_read_reg_1011|   14   |
|      or_ln68_reg_1130     |    8   |
|    prod_addr_3_reg_1093   |    6   |
|     prod_addr_reg_1017    |    6   |
|      shl_ln_reg_1041      |    9   |
|   state_addr_1_reg_1070   |    3   |
|    state_addr_reg_1055    |    3   |
|    temp_addr_1_reg_1162   |    6   |
|    temp_addr_9_reg_1109   |    6   |
|     temp_addr_reg_1152    |    6   |
|temp_matrix_addr_1_reg_1075|   14   |
| temp_matrix_addr_reg_1060 |   14   |
|       tmp_8_reg_1103      |    2   |
|    trunc_ln129_reg_1031   |    3   |
|    trunc_ln133_reg_1036   |    7   |
|       x_0_i_reg_300       |   32   |
|        x_1_reg_1114       |   32   |
|         x_reg_1085        |   32   |
|   zext_ln134_1_reg_1065   |   64   |
|    zext_ln134_reg_1050    |   64   |
|   zext_ln142_1_reg_1157   |   64   |
|    zext_ln142_reg_1147    |   64   |
|  zext_ln68_cast_reg_1119  |    5   |
+---------------------------+--------+
|           Total           |   508  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_147    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_147    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_160    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_160    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_196    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_196    |  p2  |   3  |   0  |    0   ||    15   |
|     grp_access_fu_226    |  p0  |   4  |   6  |   24   ||    21   |
|     grp_access_fu_226    |  p2  |   3  |   0  |    0   ||    15   |
| bitNumber_assign_reg_277 |  p0  |   2  |   8  |   16   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   86   ||  12.557 ||   105   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   956  |    -   |
|   Memory  |    4   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   105  |    -   |
|  Register |    -   |    -   |   508  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   508  |  1061  |    0   |
+-----------+--------+--------+--------+--------+--------+
