##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockBlock/dclk_glb_0
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/dclk_glb_0:R)
		5.2::Critical Path Report for (ClockBlock/dclk_glb_0:R vs. ClockBlock/dclk_glb_0:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 2
Clock: ClockBlock/clk_bus_glb  | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/dclk_glb_0   | Frequency: 60.74 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockBlock/clk_bus_glb  ClockBlock/dclk_glb_0  10000            -3504       N/A              N/A         N/A              N/A         N/A              N/A         
ClockBlock/dclk_glb_0   ClockBlock/dclk_glb_0  10000            -6464       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase          
-------------------  ------------  ------------------------  
LED(0)_PAD           28118         ClockBlock/clk_bus_glb:R  
LED(1)_PAD           27379         ClockBlock/clk_bus_glb:R  
ProbeUART_Tx(0)_PAD  31319         ClockBlock/dclk_glb_0:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockBlock/dclk_glb_0
***************************************************
Clock: ClockBlock/dclk_glb_0
Frequency: 60.74 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : -6464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6190
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10274
-------------------------------------   ----- 
End-of-path arrival time (ps)           10274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q                      macrocell11     1250   1250  -6464  RISE       1
\ProbeUART:BUART:counter_load_not\/main_1           macrocell2      3385   4635  -6464  RISE       1
\ProbeUART:BUART:counter_load_not\/q                macrocell2      3350   7985  -6464  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  10274  -6464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ClockBlock/clk_bus_glb:R vs. ClockBlock/dclk_glb_0:R)
************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -3504p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3470
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10034
-------------------------------------   ----- 
End-of-path arrival time (ps)           10034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out                     synccell        1020   1020  -3504  RISE       1
\ProbeUART:BUART:rx_postpoll\/main_2         macrocell6      2786   3806  -3504  RISE       1
\ProbeUART:BUART:rx_postpoll\/q              macrocell6      3350   7156  -3504  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2878  10034  -3504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (ClockBlock/dclk_glb_0:R vs. ClockBlock/dclk_glb_0:R)
***********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : -6464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6190
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10274
-------------------------------------   ----- 
End-of-path arrival time (ps)           10274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q                      macrocell11     1250   1250  -6464  RISE       1
\ProbeUART:BUART:counter_load_not\/main_1           macrocell2      3385   4635  -6464  RISE       1
\ProbeUART:BUART:counter_load_not\/q                macrocell2      3350   7985  -6464  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  10274  -6464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : -6464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6190
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10274
-------------------------------------   ----- 
End-of-path arrival time (ps)           10274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q                      macrocell11     1250   1250  -6464  RISE       1
\ProbeUART:BUART:counter_load_not\/main_1           macrocell2      3385   4635  -6464  RISE       1
\ProbeUART:BUART:counter_load_not\/q                macrocell2      3350   7985  -6464  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  10274  -6464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ProbeUART:BUART:sRX:RxBitCounter\/clock
Path slack     : -5355p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -5360
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              4640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q            macrocell15   1250   1250  -5355  RISE       1
\ProbeUART:BUART:rx_counter_load\/main_1  macrocell5    3143   4393  -5355  RISE       1
\ProbeUART:BUART:rx_counter_load\/q       macrocell5    3350   7743  -5355  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/load   count7cell    2252   9995  -5355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_1\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -4703p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11233
-------------------------------------   ----- 
End-of-path arrival time (ps)           11233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_1\/q              macrocell21     1250   1250  -4703  RISE       1
\ProbeUART:BUART:rx_postpoll\/main_0         macrocell6      3755   5005  -4703  RISE       1
\ProbeUART:BUART:rx_postpoll\/q              macrocell6      3350   8355  -4703  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2878  11233  -4703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ProbeUART:BUART:sTX:TxSts\/status_0
Capture Clock  : \ProbeUART:BUART:sTX:TxSts\/clock
Path slack     : -3411p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12911
-------------------------------------   ----- 
End-of-path arrival time (ps)           12911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  -3411  RISE       1
\ProbeUART:BUART:tx_status_0\/main_3                 macrocell3      3655   7235  -3411  RISE       1
\ProbeUART:BUART:tx_status_0\/q                      macrocell3      3350  10585  -3411  RISE       1
\ProbeUART:BUART:sTX:TxSts\/status_0                 statusicell1    2326  12911  -3411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \ProbeUART:BUART:sRX:RxSts\/status_4
Capture Clock  : \ProbeUART:BUART:sRX:RxSts\/clock
Path slack     : -1930p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  -1930  RISE       1
\ProbeUART:BUART:rx_status_4\/main_1                 macrocell7      2249   5829  -1930  RISE       1
\ProbeUART:BUART:rx_status_4\/q                      macrocell7      3350   9179  -1930  RISE       1
\ProbeUART:BUART:sRX:RxSts\/status_4                 statusicell2    2251  11430  -1930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_1\/q
Path End       : \ProbeUART:BUART:pollcount_1\/main_2
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : -749p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_1\/q       macrocell21   1250   1250  -4703  RISE       1
\ProbeUART:BUART:pollcount_1\/main_2  macrocell21   5989   7239   -749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ProbeUART:BUART:tx_state_0\/main_3
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : -745p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  -3411  RISE       1
\ProbeUART:BUART:tx_state_0\/main_3                  macrocell11     3655   7235   -745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \ProbeUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : -656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q                macrocell11     1250   1250  -6464  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3396   4646   -656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \ProbeUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : -620p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q                macrocell10     1250   1250  -6429  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3360   4610   -620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250   -611  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3351   4601   -611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_1\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_8
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : -440p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_1\/q      macrocell21   1250   1250  -4703  RISE       1
\ProbeUART:BUART:rx_state_0\/main_8  macrocell15   5680   6930   -440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_1\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_5
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : -432p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_1\/q       macrocell21   1250   1250  -4703  RISE       1
\ProbeUART:BUART:rx_status_3\/main_5  macrocell23   5672   6922   -432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -388p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q                macrocell15     1250   1250  -5355  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3128   4378   -388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -251p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  -5194  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2991   4241   -251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \ProbeUART:BUART:txn\/main_3
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : -189p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370   -189  RISE       1
\ProbeUART:BUART:txn\/main_3                macrocell9      2309   6679   -189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ProbeUART:BUART:pollcount_1\/main_0
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 201p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940    201  RISE       1
\ProbeUART:BUART:pollcount_1\/main_0        macrocell21   4349   6289    201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \ProbeUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 240p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              3990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -5427  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3560   3750    240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ProbeUART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \ProbeUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 755p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940    201  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/main_0   macrocell19   3795   5735    755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ProbeUART:BUART:pollcount_0\/main_0
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 755p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940    201  RISE       1
\ProbeUART:BUART:pollcount_0\/main_0        macrocell22   3795   5735    755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_9
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1395p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q      macrocell22   1250   1250  -3721  RISE       1
\ProbeUART:BUART:rx_state_0\/main_9  macrocell15   3845   5095   1395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_6
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 1403p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q       macrocell22   1250   1250  -3721  RISE       1
\ProbeUART:BUART:rx_status_3\/main_6  macrocell23   3837   5087   1403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ProbeUART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \ProbeUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   1543  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/main_1   macrocell19   3007   4947   1543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ProbeUART:BUART:pollcount_0\/main_1
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 1543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   1543  RISE       1
\ProbeUART:BUART:pollcount_0\/main_1        macrocell22   3007   4947   1543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ProbeUART:BUART:pollcount_1\/main_1
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 1566p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   1543  RISE       1
\ProbeUART:BUART:pollcount_1\/main_1        macrocell21   2984   4924   1566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_load_fifo\/q
Path End       : \ProbeUART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \ProbeUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1580p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3130
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_load_fifo\/q            macrocell16     1250   1250   -835  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4040   5290   1580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_state_0\/main_10
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3504  RISE       1
\ProbeUART:BUART:rx_state_0\/main_10  macrocell15   3886   4906   1584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_state_2\/main_9
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out             synccell      1020   1020  -3504  RISE       1
\ProbeUART:BUART:rx_state_2\/main_9  macrocell18   3886   4906   1584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_status_3\/main_7
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 1591p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3504  RISE       1
\ProbeUART:BUART:rx_status_3\/main_7  macrocell23   3879   4899   1591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_0
Path End       : \ProbeUART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \ProbeUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1699p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940   1699  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/main_2   macrocell19   2851   4791   1699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_state_0\/main_5
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1824p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1824  RISE       1
\ProbeUART:BUART:rx_state_0\/main_5         macrocell15   2726   4666   1824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_state_2\/main_5
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1824p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1824  RISE       1
\ProbeUART:BUART:rx_state_2\/main_5         macrocell18   2726   4666   1824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_state_0\/main_6
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1825p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1825  RISE       1
\ProbeUART:BUART:rx_state_0\/main_6         macrocell15   2725   4665   1825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_state_2\/main_6
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1825p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1825  RISE       1
\ProbeUART:BUART:rx_state_2\/main_6         macrocell18   2725   4665   1825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_7
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1840p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1840  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_7       macrocell16   2710   4650   1840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_state_3\/main_7
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1840p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1840  RISE       1
\ProbeUART:BUART:rx_state_3\/main_7         macrocell17   2710   4650   1840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_state_0\/main_7
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1843p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1840  RISE       1
\ProbeUART:BUART:rx_state_0\/main_7         macrocell15   2707   4647   1843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ProbeUART:BUART:rx_state_2\/main_7
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1843p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   1840  RISE       1
\ProbeUART:BUART:rx_state_2\/main_7         macrocell18   2707   4647   1843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_1
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 1855p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q       macrocell11   1250   1250  -6464  RISE       1
\ProbeUART:BUART:tx_state_2\/main_1  macrocell12   3385   4635   1855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_bitclk\/main_1
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 1855p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q      macrocell11   1250   1250  -6464  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_1  macrocell13   3385   4635   1855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:txn\/main_2
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 1856p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q  macrocell11   1250   1250  -6464  RISE       1
\ProbeUART:BUART:txn\/main_2    macrocell9    3384   4634   1856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_1
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 1856p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q       macrocell11   1250   1250  -6464  RISE       1
\ProbeUART:BUART:tx_state_1\/main_1  macrocell10   3384   4634   1856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_6
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1858p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1825  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_6       macrocell16   2692   4632   1858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ProbeUART:BUART:rx_state_3\/main_6
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1858p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   1825  RISE       1
\ProbeUART:BUART:rx_state_3\/main_6         macrocell17   2692   4632   1858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_5
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 1861p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1824  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_5       macrocell16   2689   4629   1861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ProbeUART:BUART:rx_state_3\/main_5
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 1861p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   1824  RISE       1
\ProbeUART:BUART:rx_state_3\/main_5         macrocell17   2689   4629   1861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 1871p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -611  RISE       1
\ProbeUART:BUART:rx_state_0\/main_2   macrocell15   3369   4619   1871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 1871p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -611  RISE       1
\ProbeUART:BUART:rx_state_2\/main_2   macrocell18   3369   4619   1871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_0
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 1888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q       macrocell10   1250   1250  -6429  RISE       1
\ProbeUART:BUART:tx_state_0\/main_0  macrocell11   3352   4602   1888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_0
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 1891p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q       macrocell10   1250   1250  -6429  RISE       1
\ProbeUART:BUART:tx_state_2\/main_0  macrocell12   3349   4599   1891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_bitclk\/main_0
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 1891p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q      macrocell10   1250   1250  -6429  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_0  macrocell13   3349   4599   1891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_2
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2039p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250   -611  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_2  macrocell16   3201   4451   2039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2039p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -611  RISE       1
\ProbeUART:BUART:rx_state_3\/main_2   macrocell17   3201   4451   2039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_bitclk_enable\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_2
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2039p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_bitclk_enable\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250   -611  RISE       1
\ProbeUART:BUART:rx_status_3\/main_2  macrocell23   3201   4451   2039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q       macrocell15   1250   1250  -5355  RISE       1
\ProbeUART:BUART:rx_state_0\/main_1  macrocell15   3143   4393   2097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q       macrocell15   1250   1250  -5355  RISE       1
\ProbeUART:BUART:rx_state_2\/main_1  macrocell18   3143   4393   2097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_1
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2099p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q         macrocell15   1250   1250  -5355  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_1  macrocell16   3141   4391   2099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2099p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q       macrocell15   1250   1250  -5355  RISE       1
\ProbeUART:BUART:rx_state_3\/main_1  macrocell17   3141   4391   2099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2099p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q               macrocell15   1250   1250  -5355  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_1  macrocell20   3141   4391   2099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_0\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_1
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2099p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_0\/q        macrocell15   1250   1250  -5355  RISE       1
\ProbeUART:BUART:rx_status_3\/main_1  macrocell23   3141   4391   2099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_0\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_1
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2127p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_0\/q       macrocell11   1250   1250  -6464  RISE       1
\ProbeUART:BUART:tx_state_0\/main_1  macrocell11   3113   4363   2127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_5
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 2131p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q        macrocell13   1250   1250   2131  RISE       1
\ProbeUART:BUART:tx_state_2\/main_5  macrocell12   3109   4359   2131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_5
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2137p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q        macrocell13   1250   1250   2131  RISE       1
\ProbeUART:BUART:tx_state_0\/main_5  macrocell11   3103   4353   2137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:txn\/main_1
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2149p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q  macrocell10   1250   1250  -6429  RISE       1
\ProbeUART:BUART:txn\/main_1    macrocell9    3091   4341   2149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_1\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_0
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2149p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_1\/q       macrocell10   1250   1250  -6429  RISE       1
\ProbeUART:BUART:tx_state_1\/main_0  macrocell10   3091   4341   2149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2258p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -5194  RISE       1
\ProbeUART:BUART:rx_state_0\/main_0    macrocell15   2982   4232   2258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2258p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -5194  RISE       1
\ProbeUART:BUART:rx_state_2\/main_0    macrocell18   2982   4232   2258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:txn\/main_6
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2296p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q  macrocell13   1250   1250   2131  RISE       1
\ProbeUART:BUART:txn\/main_6   macrocell9    2944   4194   2296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_bitclk\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_5
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2296p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_bitclk\/q        macrocell13   1250   1250   2131  RISE       1
\ProbeUART:BUART:tx_state_1\/main_5  macrocell10   2944   4194   2296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_last\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_8
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2359p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_last\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_last\/q          macrocell24   1250   1250   2359  RISE       1
\ProbeUART:BUART:rx_state_2\/main_8  macrocell18   2881   4131   2359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_state_0\/main_4
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2362p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q       macrocell12   1250   1250  -5952  RISE       1
\ProbeUART:BUART:tx_state_0\/main_4  macrocell11   2878   4128   2362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:txn\/main_4
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2366p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q  macrocell12   1250   1250  -5952  RISE       1
\ProbeUART:BUART:txn\/main_4    macrocell9    2874   4124   2366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_state_1\/main_3
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2366p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q       macrocell12   1250   1250  -5952  RISE       1
\ProbeUART:BUART:tx_state_1\/main_3  macrocell10   2874   4124   2366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_state_2\/main_3
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 2367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q       macrocell12   1250   1250  -5952  RISE       1
\ProbeUART:BUART:tx_state_2\/main_3  macrocell12   2873   4123   2367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_state_2\/q
Path End       : \ProbeUART:BUART:tx_bitclk\/main_3
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 2367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_state_2\/q      macrocell12   1250   1250  -5952  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_3  macrocell13   2873   4123   2367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_0
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2405p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -5194  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_0  macrocell16   2835   4085   2405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2405p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -5194  RISE       1
\ProbeUART:BUART:rx_state_3\/main_0    macrocell17   2835   4085   2405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2405p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  -5194  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_0  macrocell20   2835   4085   2405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:tx_ctrl_mark_last\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_0
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2405p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_ctrl_mark_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  -5194  RISE       1
\ProbeUART:BUART:rx_status_3\/main_0   macrocell23   2835   4085   2405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:pollcount_1\/main_3
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 2456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q       macrocell22   1250   1250  -3721  RISE       1
\ProbeUART:BUART:pollcount_1\/main_3  macrocell21   2784   4034   2456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:pollcount_0\/q
Path End       : \ProbeUART:BUART:pollcount_0\/main_2
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 2467p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:pollcount_0\/q       macrocell22   1250   1250  -3721  RISE       1
\ProbeUART:BUART:pollcount_0\/main_2  macrocell22   2773   4023   2467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_4
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2521p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q         macrocell18   1250   1250  -4916  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_4  macrocell16   2719   3969   2521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_4
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2521p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q       macrocell18   1250   1250  -4916  RISE       1
\ProbeUART:BUART:rx_state_3\/main_4  macrocell17   2719   3969   2521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2521p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q               macrocell18   1250   1250  -4916  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_3  macrocell20   2719   3969   2521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_4
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2521p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q        macrocell18   1250   1250  -4916  RISE       1
\ProbeUART:BUART:rx_status_3\/main_4  macrocell23   2719   3969   2521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_4
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q       macrocell18   1250   1250  -4916  RISE       1
\ProbeUART:BUART:rx_state_0\/main_4  macrocell15   2704   3954   2536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_2\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_4
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_2\/q       macrocell18   1250   1250  -4916  RISE       1
\ProbeUART:BUART:rx_state_2\/main_4  macrocell18   2704   3954   2536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:pollcount_1\/main_4
Capture Clock  : \ProbeUART:BUART:pollcount_1\/clock_0
Path slack     : 2649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3504  RISE       1
\ProbeUART:BUART:pollcount_1\/main_4  macrocell21   2821   3841   2649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:pollcount_0\/main_3
Capture Clock  : \ProbeUART:BUART:pollcount_0\/clock_0
Path slack     : 2684p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out              synccell      1020   1020  -3504  RISE       1
\ProbeUART:BUART:pollcount_0\/main_3  macrocell22   2786   3806   2684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:pollcount_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ProbeUART_Rx(0)_SYNC/out
Path End       : \ProbeUART:BUART:rx_last\/main_0
Capture Clock  : \ProbeUART:BUART:rx_last\/clock_0
Path slack     : 2684p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ClockBlock/clk_bus_glb:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -3510
-------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ProbeUART_Rx(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
ProbeUART_Rx(0)_SYNC/out          synccell      1020   1020  -3504  RISE       1
\ProbeUART:BUART:rx_last\/main_0  macrocell24   2786   3806   2684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_last\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_0\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_0\/clock_0
Path slack     : 2714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q       macrocell17   1250   1250  -4738  RISE       1
\ProbeUART:BUART:rx_state_0\/main_3  macrocell15   2526   3776   2714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_0\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_2\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_2\/clock_0
Path slack     : 2714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q       macrocell17   1250   1250  -4738  RISE       1
\ProbeUART:BUART:rx_state_2\/main_3  macrocell18   2526   3776   2714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_2\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_load_fifo\/main_3
Capture Clock  : \ProbeUART:BUART:rx_load_fifo\/clock_0
Path slack     : 2714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q         macrocell17   1250   1250  -4738  RISE       1
\ProbeUART:BUART:rx_load_fifo\/main_3  macrocell16   2526   3776   2714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_load_fifo\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_3\/main_3
Capture Clock  : \ProbeUART:BUART:rx_state_3\/clock_0
Path slack     : 2714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q       macrocell17   1250   1250  -4738  RISE       1
\ProbeUART:BUART:rx_state_3\/main_3  macrocell17   2526   3776   2714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \ProbeUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q               macrocell17   1250   1250  -4738  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/main_2  macrocell20   2526   3776   2714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_stop1_reg\/clock_0               macrocell20         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_state_3\/q
Path End       : \ProbeUART:BUART:rx_status_3\/main_3
Capture Clock  : \ProbeUART:BUART:rx_status_3\/clock_0
Path slack     : 2714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_state_3\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_state_3\/q        macrocell17   1250   1250  -4738  RISE       1
\ProbeUART:BUART:rx_status_3\/main_3  macrocell23   2526   3776   2714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_state_1\/main_2
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 2727p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3763
-------------------------------------   ---- 
End-of-path arrival time (ps)           3763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -5427  RISE       1
\ProbeUART:BUART:tx_state_1\/main_2               macrocell10     3573   3763   2727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:rx_status_3\/q
Path End       : \ProbeUART:BUART:sRX:RxSts\/status_3
Capture Clock  : \ProbeUART:BUART:sRX:RxSts\/clock
Path slack     : 2812p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:rx_status_3\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:rx_status_3\/q       macrocell23    1250   1250   2812  RISE       1
\ProbeUART:BUART:sRX:RxSts\/status_3  statusicell2   5438   6688   2812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_state_0\/main_2
Capture Clock  : \ProbeUART:BUART:tx_state_0\/clock_0
Path slack     : 2862p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3628
-------------------------------------   ---- 
End-of-path arrival time (ps)           3628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -5427  RISE       1
\ProbeUART:BUART:tx_state_0\/main_2               macrocell11     3438   3628   2862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_state_2\/main_2
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 2892p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3598
-------------------------------------   ---- 
End-of-path arrival time (ps)           3598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -5427  RISE       1
\ProbeUART:BUART:tx_state_2\/main_2               macrocell12     3408   3598   2892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \ProbeUART:BUART:tx_bitclk\/main_2
Capture Clock  : \ProbeUART:BUART:tx_bitclk\/clock_0
Path slack     : 2892p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3598
-------------------------------------   ---- 
End-of-path arrival time (ps)           3598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  -5427  RISE       1
\ProbeUART:BUART:tx_bitclk\/main_2                macrocell13     3408   3598   2892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_bitclk\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:txn\/q
Path End       : \ProbeUART:BUART:txn\/main_0
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 2932p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ProbeUART:BUART:txn\/q       macrocell9    1250   1250   2932  RISE       1
\ProbeUART:BUART:txn\/main_0  macrocell9    2308   3558   2932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ProbeUART:BUART:txn\/main_5
Capture Clock  : \ProbeUART:BUART:txn\/clock_0
Path slack     : 3674p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   3674  RISE       1
\ProbeUART:BUART:txn\/main_5                      macrocell9      2626   2816   3674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:txn\/clock_0                              macrocell9          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ProbeUART:BUART:tx_state_1\/main_4
Capture Clock  : \ProbeUART:BUART:tx_state_1\/clock_0
Path slack     : 3674p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   3674  RISE       1
\ProbeUART:BUART:tx_state_1\/main_4               macrocell10     2626   2816   3674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_1\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \ProbeUART:BUART:tx_state_2\/main_4
Capture Clock  : \ProbeUART:BUART:tx_state_2\/clock_0
Path slack     : 3687p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ClockBlock/dclk_glb_0:R#1 vs. ClockBlock/dclk_glb_0:R#2)   10000
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2803
-------------------------------------   ---- 
End-of-path arrival time (ps)           2803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ProbeUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190   3674  RISE       1
\ProbeUART:BUART:tx_state_2\/main_4               macrocell12     2613   2803   3687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ProbeUART:BUART:tx_state_2\/clock_0                       macrocell12         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

