
*** Running vivado
    with args -log ZedCamTest_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ZedCamTest_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ZedCamTest_top.tcl -notrace
Command: synth_design -top ZedCamTest_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 274.484 ; gain = 67.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ZedCamTest_top' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/ZedCamTest_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.runs/synth_1/.Xil/Vivado-7972-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.runs/synth_1/.Xil/Vivado-7972-Georges-T460p/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_divs' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/clk_divs.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_divs' (2#1) [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/clk_divs.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/vga_controller_640_60.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (4#1) [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/vga_controller_640_60.vhd:48]
INFO: [Synth 8-638] synthesizing module 'imgbuf' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/imgbuf.v:6]
	Parameter ready bound to: 2'b00 
	Parameter read bound to: 2'b01 
	Parameter done bound to: 2'b10 
	Parameter init bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.runs/synth_1/.Xil/Vivado-7972-Georges-T460p/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (5#1) [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.runs/synth_1/.Xil/Vivado-7972-Georges-T460p/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (19) of module 'blk_mem_gen_0' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/imgbuf.v:45]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (19) of module 'blk_mem_gen_0' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/imgbuf.v:49]
WARNING: [Synth 8-567] referenced signal 'output_val' should be on the sensitivity list [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/imgbuf.v:149]
INFO: [Synth 8-256] done synthesizing module 'imgbuf' (6#1) [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/imgbuf.v:6]
INFO: [Synth 8-256] done synthesizing module 'ZedCamTest_top' (7#1) [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/ZedCamTest_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 311.914 ; gain = 104.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 311.914 ; gain = 104.633
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'fifo_buffer/bram' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/imgbuf.v:42]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'mmcm' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/ZedCamTest_top.v:27]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.runs/synth_1/.Xil/Vivado-7972-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'mmcm'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.runs/synth_1/.Xil/Vivado-7972-Georges-T460p/dcp/clk_wiz_0_in_context.xdc] for cell 'mmcm'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.runs/synth_1/.Xil/Vivado-7972-Georges-T460p/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'fifo_buffer/bram'
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.runs/synth_1/.Xil/Vivado-7972-Georges-T460p/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'fifo_buffer/bram'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/constrs_1/new/ZedCamTest.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/constrs_1/new/ZedCamTest.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/constrs_1/new/ZedCamTest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZedCamTest_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZedCamTest_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 631.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 631.473 ; gain = 424.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 631.473 ; gain = 424.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.runs/synth_1/.Xil/Vivado-7972-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.runs/synth_1/.Xil/Vivado-7972-Georges-T460p/dcp/clk_wiz_0_in_context.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 631.473 ; gain = 424.191
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_oe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 631.473 ; gain = 424.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ZedCamTest_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module clk_divs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module imgbuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 631.473 ; gain = 424.191
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'fifo_buffer/num_lines_reg[15:0]' into 'fifo_buffer/num_lines_reg[15:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/imgbuf.v:130]
INFO: [Synth 8-4471] merging register 'fifo_buffer/pixel_reg[9:0]' into 'fifo_buffer/pixel_reg[9:0]' [C:/Users/georges/Documents/GitHub/MQP/ZedCamTest/ZedCamTest.srcs/sources_1/new/imgbuf.v:45]
DSP Report: Generating DSP fifo_buffer/addra0, operation Mode is: C'+A2*(B:0x2f0).
DSP Report: register fifo_buffer/num_lines_reg is absorbed into DSP fifo_buffer/addra0.
DSP Report: register fifo_buffer/pixel_reg is absorbed into DSP fifo_buffer/addra0.
DSP Report: operator fifo_buffer/addra0 is absorbed into DSP fifo_buffer/addra0.
DSP Report: operator fifo_buffer/addra1 is absorbed into DSP fifo_buffer/addra0.
DSP Report: Generating DSP fifo_buffer/addrb0, operation Mode is: C'+A2*(B:0x2f0).
DSP Report: register vgaOut/vcounter_reg is absorbed into DSP fifo_buffer/addrb0.
DSP Report: register vgaOut/hcounter_reg is absorbed into DSP fifo_buffer/addrb0.
DSP Report: operator fifo_buffer/addrb0 is absorbed into DSP fifo_buffer/addrb0.
DSP Report: operator fifo_buffer/addrb1 is absorbed into DSP fifo_buffer/addrb0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 631.473 ; gain = 424.191
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 631.473 ; gain = 424.191

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ZedCamTest_top | C'+A2*(B:0x2f0) | 16     | 10     | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|ZedCamTest_top | C'+A2*(B:0x2f0) | 11     | 10     | 11     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (clks/fifo_count_reg[4]) is unused and will be removed from module ZedCamTest_top.
WARNING: [Synth 8-3332] Sequential element (clks/fifo_count_reg[3]) is unused and will be removed from module ZedCamTest_top.
WARNING: [Synth 8-3332] Sequential element (clks/fifo_count_reg[2]) is unused and will be removed from module ZedCamTest_top.
WARNING: [Synth 8-3332] Sequential element (clks/fifo_count_reg[1]) is unused and will be removed from module ZedCamTest_top.
WARNING: [Synth 8-3332] Sequential element (clks/fifo_count_reg[0]) is unused and will be removed from module ZedCamTest_top.
WARNING: [Synth 8-3332] Sequential element (fifoRead_en/count_reg[1]) is unused and will be removed from module ZedCamTest_top.
WARNING: [Synth 8-3332] Sequential element (fifoRead_en/count_reg[0]) is unused and will be removed from module ZedCamTest_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 631.473 ; gain = 424.191
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 631.473 ; gain = 424.191

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm/clk_out1' to pin 'mmcm/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm/clk_out2' to pin 'mmcm/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm/clk_out3' to pin 'mmcm/bbstub_clk_out3/O'
INFO: [Synth 8-5820] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 631.473 ; gain = 424.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 643.742 ; gain = 436.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |    12|
|4     |DSP48E1       |     2|
|5     |LUT1          |    52|
|6     |LUT2          |    40|
|7     |LUT3          |    16|
|8     |LUT4          |    33|
|9     |LUT5          |    14|
|10    |LUT6          |    46|
|11    |FDRE          |    96|
|12    |IBUF          |    12|
|13    |OBUF          |    19|
+------+--------------+------+

Report Instance Areas: 
+------+--------------+----------------------+------+
|      |Instance      |Module                |Cells |
+------+--------------+----------------------+------+
|1     |top           |                      |   353|
|2     |  camSelector |debounce              |     6|
|3     |  clks        |clk_divs              |    76|
|4     |  fifo_buffer |imgbuf                |   130|
|5     |  trig        |debounce_0            |     6|
|6     |  vgaOut      |vga_controller_640_60 |    66|
+------+--------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 653.926 ; gain = 127.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 653.926 ; gain = 446.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 446.645
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 653.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 30 13:57:30 2016...
