{"vcs1":{"timestamp_begin":1684275789.165781440, "rt":1.41, "ut":0.51, "st":0.22}}
{"vcselab":{"timestamp_begin":1684275790.666757699, "rt":1.28, "ut":0.51, "st":0.15}}
{"link":{"timestamp_begin":1684275792.012566427, "rt":0.47, "ut":0.21, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684275788.462849446}
{"VCS_COMP_START_TIME": 1684275788.462849446}
{"VCS_COMP_END_TIME": 1684275794.039685763}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331428}}
{"stitch_vcselab": {"peak_mem": 221012}}
