--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE_Design\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
Nexys3_master.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Rb          |    0.882(R)|      FAST  |   -0.123(R)|      SLOW  |clock_BUFGP       |   0.000|
Reset       |    0.990(R)|      FAST  |   -0.217(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
Lose           |         8.768(R)|      SLOW  |         5.011(R)|      FAST  |clock_BUFGP       |   0.000|
Win            |         8.671(R)|      SLOW  |         4.976(R)|      FAST  |clock_BUFGP       |   0.000|
anodes_out<0>  |         8.763(R)|      SLOW  |         4.960(R)|      FAST  |clock_BUFGP       |   0.000|
anodes_out<1>  |         9.152(R)|      SLOW  |         5.140(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes_out<0>|         8.059(R)|      SLOW  |         4.530(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes_out<1>|         7.728(R)|      SLOW  |         4.302(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes_out<2>|         7.966(R)|      SLOW  |         4.451(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes_out<3>|         8.480(R)|      SLOW  |         4.778(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes_out<4>|         8.137(R)|      SLOW  |         4.551(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes_out<5>|         8.096(R)|      SLOW  |         4.517(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes_out<6>|         8.131(R)|      SLOW  |         4.563(R)|      FAST  |clock_BUFGP       |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.325|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Oct 26 11:45:08 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



