# RTL2GDSII_OpenLane


<h2> picorv32a Netlist </h2>

<img width="1470" alt="Screenshot 2024-12-17 at 12 31 44 PM" src="https://github.com/user-attachments/assets/aed9420f-e73d-4d3f-8af6-6b49c57846c1" />

<h2> picorv32a Synthesis Report Part 1 </h2>

<img width="1470" alt="Screenshot 2024-12-17 at 12 32 34 PM" src="https://github.com/user-attachments/assets/f6e162fd-2421-4f3c-a635-f4aea19d18e2" />

<h2> picorv32a Synthesis Report Part 2 </h2>

<img width="1470" alt="Screenshot 2024-12-17 at 12 32 38 PM" src="https://github.com/user-attachments/assets/d4e5074a-fa26-497a-bc38-4f32fffaeae9" />

<h2> Running Synthesis and Floorplanning </h2>

<img width="1470" alt="Screenshot 2024-12-17 at 1 39 14 PM" src="https://github.com/user-attachments/assets/3594fb32-51a0-475f-b87f-42cdb285b350" />

<h2> Floorplan in MAGIC </h2>


<img width="1470" alt="Screenshot 2024-12-17 at 2 19 20 PM" src="https://github.com/user-attachments/assets/347448f0-70dc-4f92-8c5a-0514c8141e3e" />

<h2> Placement in MAGIC Part 1 </h2>


<img width="1470" alt="Screenshot 2024-12-17 at 2 25 42 PM" src="https://github.com/user-attachments/assets/034f86c3-8e9b-4a0a-98b5-f42f77d46458" />

<h2> Placement in MAGIC Part 2 </h2>


<img width="1470" alt="Screenshot 2024-12-17 at 2 26 57 PM" src="https://github.com/user-attachments/assets/27ab7a18-2db1-485a-b9c9-8bec59ae7d0a" />


<h2> CMOS Inverter Layout in MAGIC </h2>

<img width="1470" alt="Screenshot 2024-12-17 at 4 21 33 PM" src="https://github.com/user-attachments/assets/a450f6db-a9c7-48fc-8ec0-42d51cad26fc" />

<h2> SPICE Extraction </h2>


<img width="1470" alt="Screenshot 2024-12-17 at 4 23 14 PM" src="https://github.com/user-attachments/assets/3efc98d0-e9e6-42a3-a088-a57af69bf14c" />

<h2> Transient Response by Invoking NGSPICE and SPICE Analysis </h2>


<img width="1470" alt="Screenshot 2024-12-17 at 4 39 08 PM" src="https://github.com/user-attachments/assets/698b1259-b70b-4f6b-815b-3e295291f7c6" />

<h2> Transient Waveform </h2>


<img width="1470" alt="Screenshot 2024-12-17 at 4 39 31 PM" src="https://github.com/user-attachments/assets/43c1892d-06e3-4918-9334-272cccf8de71" />


<h2> Synthesis Report </h2>

![synthesis_report](https://github.com/user-attachments/assets/65b4ff2c-3009-48fe-9936-35ad4948231c)


<h2> STA Report </h2>


![sta_report](https://github.com/user-attachments/assets/6806a56a-87ce-4aa8-9859-3c709119614f)


<h2> Running Floorplan </h2>

![running_floorplan](https://github.com/user-attachments/assets/585a72ad-a1ad-446c-98c8-eeef3b2875a6)




<h2> Running Placement </h2>

![running_placement](https://github.com/user-attachments/assets/536afcc0-d92c-49dc-82f0-3519f5786562)


<h2> MAGIC Layout After Placement </h2>


![after_placement](https://github.com/user-attachments/assets/12478984-043f-4851-8b9d-b26d3893c7ba)



<h2> Timing Report After CTS: Part 1 </h2>



![Screenshot 2024-12-23 at 2 55 09 PM](https://github.com/user-attachments/assets/4c368cb5-b580-46a3-a2e2-f1c494959b00)

<h2> Timing Report After CTS: Part 2 </h2>


![Screenshot 2024-12-23 at 2 56 25 PM](https://github.com/user-attachments/assets/0f77d404-6c5f-4273-9f16-f6ecd9b07b27)


<h2> Generation of PDN and No DRC Violation After Routing </h2>

![Screenshot 2024-12-23 at 3 30 46 PM](https://github.com/user-attachments/assets/13a0ad2a-9adb-4e21-84c3-de74f6f06817)


<h2> MAGIC Layout Post Routing </h2>

![Screenshot 2024-12-23 at 3 33 25 PM](https://github.com/user-attachments/assets/24a8e9da-3e94-4142-bf26-215966b83fbb)


<h2> Final Synthesis Report </h2>

![Screenshot 2024-12-23 at 3 37 11 PM](https://github.com/user-attachments/assets/54515c36-cfb0-4009-ae21-41e7530cb41b)

<h2> Final Synthesis Log: Part 1 </h2>

![Screenshot 2024-12-23 at 3 37 39 PM](https://github.com/user-attachments/assets/e385e35b-a617-4abc-926d-38ab6695bde5)




<h2> Final Synthesis Log: Part 2 </h2>


![Screenshot 2024-12-23 at 3 37 56 PM](https://github.com/user-attachments/assets/343f92f0-b141-4661-99ac-2b7da8194666)


<h2> Final STA Log </h2>

![Screenshot 2024-12-23 at 3 39 36 PM](https://github.com/user-attachments/assets/d68da3b6-71e0-4773-94d7-0f3c8815ef01)
