Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.30 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.30 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: StageLights_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "StageLights_TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "StageLights_TOP"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : StageLights_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : StageLights_TOP.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "130d.v"
Module <JKFF> compiled
Module <TFF> compiled
Module <DLatch> compiled
Module <DFF> compiled
Module <Adder> compiled
Module <Comparator> compiled
Module <Counter> compiled
Module <CounterUpDown> compiled
Module <Decode2to4> compiled
Module <Decode3to8> compiled
Module <Encode4to2> compiled
Module <Encode8to3> compiled
Module <Synchronizer> compiled
Module <FrequencyDivider> compiled
Module <MUX2> compiled
Module <MUX4> compiled
Module <MUX8> compiled
Module <MUX16> compiled
Module <Register> compiled
Module <Register4> compiled
Module <TransitionDetector> compiled
Module <Display> compiled
Module <DisplayHex> compiled
Module <Debouncer> compiled
Module <OneShot> compiled
Module <ClockEnabler> compiled
Compiling verilog file "MyPattern.v"
Module <MyPattern> compiled
Compiling verilog file "kcuart_rx.v"
Module <kcuart_rx> compiled
Compiling verilog file "bbfifo_16x8.v"
Module <bbfifo_16x8> compiled
Compiling verilog file "uart_rx.v"
Module <uart_rx> compiled
Compiling verilog file "StageLights_TOP.v"
Module <StageLights_TOP> compiled
No errors in compilation
Analysis of file <"StageLights_TOP.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <StageLights_TOP>.
Module <StageLights_TOP> is correct for synthesis.
 
    Set property "resynthesize = true" for unit <StageLights_TOP>.
Analyzing module <MyPattern>.
Module <MyPattern> is correct for synthesis.
 
Analyzing module <Decode3to8>.
Module <Decode3to8> is correct for synthesis.
 
Analyzing module <MUX2>.
	pWidth = 16
Module <MUX2> is correct for synthesis.
 
Analyzing module <FrequencyDivider>.
	pDivisor = 81
	pBits = 7
	pInitialValue = 0
Module <FrequencyDivider> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <kcuart_rx>.
Module <kcuart_rx> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <sync_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <stop_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_0> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_1> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_2> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_3> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_4> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_5> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_6> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_7> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_reg_0> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_reg_1> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_reg_2> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_reg_3> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_reg_4> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_reg_5> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_reg_6> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_reg_7> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <start_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <start_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <edge_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <edge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  00" for instance <purge_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <purge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay15_srl_0> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_1> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_2> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_3> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_4> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_5> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_6> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_7> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_8> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_data_reg_0> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_data_reg_1> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_data_reg_2> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_data_reg_3> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_data_reg_4> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_data_reg_5> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_data_reg_6> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_data_reg_7> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_data_reg_8> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <strobe_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <strobe_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <start_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <edge_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0040" for instance <valid_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  54" for instance <purge_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  8" for instance <strobe_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_7> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_6> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_5> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_4> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_3> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_2> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_1> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <delay15_srl_0> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay15_srl_0> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_1> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_2> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_3> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_4> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_5> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_6> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_7> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_delay16_srl_8> in unit <kcuart_rx>.
Analyzing module <bbfifo_16x8>.
Module <bbfifo_16x8> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <data_srl_0> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_1> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_2> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_3> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_4> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_5> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_6> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_7> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <register_bit_0> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <count_lut_0> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <register_bit_1> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <count_lut_1> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <register_bit_2> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <count_lut_2> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <register_bit_3> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <count_lut_3> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <zero_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <full_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <dp_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <dp_flop> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  00" for instance <valid_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0001" for instance <zero_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  8000" for instance <full_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  BFA0" for instance <dp_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  C4" for instance <valid_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_0> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_1> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_2> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_3> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_4> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_5> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_6> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_srl_7> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_lut_0> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_lut_1> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_lut_2> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_lut_3> in unit <bbfifo_16x8>.
Analyzing module <DisplayHex>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <DisplayHex> is correct for synthesis.
 
Analyzing module <Display>.
	pDigitSelectLevel = 0
	pClockFrequency = 50
	pRefreshFrequency = 100
	pUpperLimit = 125000
	pDividerCounterBits = 24
Module <Display> is correct for synthesis.
 
Analyzing module <OneShot>.
	pTimerWidth = 19
	pPulseLength = 450000
Module <OneShot> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bbfifo_16x8>.
    Related source file is "bbfifo_16x8.v".
Unit <bbfifo_16x8> synthesized.


Synthesizing Unit <kcuart_rx>.
    Related source file is "kcuart_rx.v".
Unit <kcuart_rx> synthesized.


Synthesizing Unit <MUX2>.
    Related source file is "130d.v".
Unit <MUX2> synthesized.


Synthesizing Unit <Decode3to8>.
    Related source file is "130d.v".
Unit <Decode3to8> synthesized.


Synthesizing Unit <OneShot>.
    Related source file is "130d.v".
    Found 1-bit register for signal <rInitializeTimer>.
    Found 19-bit down counter for signal <rTimer>.
    Found 1-bit register for signal <rWaitForTimer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <OneShot> synthesized.


Synthesizing Unit <Display>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rPattern>.
    Summary:
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Display> synthesized.


Synthesizing Unit <DisplayHex>.
    Related source file is "130d.v".
    Found 16x7-bit ROM for signal <$n0005>.
    Found 1-bit register for signal <oDigitRight>.
    Found 1-bit register for signal <oSegmentDP>.
    Found 1-bit register for signal <oSegmentA>.
    Found 1-bit register for signal <oSegmentB>.
    Found 1-bit register for signal <oSegmentC>.
    Found 1-bit register for signal <oSegmentD>.
    Found 1-bit register for signal <oSegmentE>.
    Found 1-bit register for signal <oSegmentF>.
    Found 1-bit register for signal <oSegmentG>.
    Found 1-bit register for signal <oDigitMiddleLeft>.
    Found 1-bit register for signal <oDigitMiddleRight>.
    Found 1-bit register for signal <oDigitLeft>.
    Found 24-bit up counter for signal <rCycles>.
    Found 1-of-4 decoder for signal <rDigit>.
    Found 2-bit down counter for signal <rDigitSelect>.
    Found 8-bit 4-to-1 multiplexer for signal <rNybble>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <DisplayHex> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "uart_rx.v".
Unit <uart_rx> synthesized.


Synthesizing Unit <FrequencyDivider>.
    Related source file is "130d.v".
    Found 1-bit register for signal <oLowerFrequency>.
    Found 7-bit adder for signal <$n0002> created at line 513.
    Found 7-bit register for signal <rCount>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FrequencyDivider> synthesized.


Synthesizing Unit <MyPattern>.
    Related source file is "MyPattern.v".
WARNING:Xst:647 - Input <iStatus<7:5>> is never used.
WARNING:Xst:647 - Input <iNote> is never used.
Unit <MyPattern> synthesized.


Synthesizing Unit <StageLights_TOP>.
    Related source file is "StageLights_TOP.v".
    Found finite state machine <FSM_0> for signal <rByteCount>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | gClock (rising_edge)                           |
    | Clock enable       | wMIDI_Byte_Ready (positive)                    |
    | Reset              | gReset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rByte1>.
    Found 8-bit register for signal <rByte2>.
    Found 16-bit register for signal <rLight>.
    Found 8-bit register for signal <rNote>.
    Found 8-bit register for signal <rStatus>.
    Found 8-bit register for signal <rVelocity>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  56 D-type flip-flop(s).
Unit <StageLights_TOP> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <rByteCount[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 1
 7-bit adder                       : 1
# Counters                         : 20
 19-bit down counter               : 16
 2-bit down counter                : 2
 24-bit up counter                 : 2
# Registers                        : 66
 1-bit register                    : 59
 16-bit register                   : 1
 7-bit register                    : 1
 8-bit register                    : 5
# Multiplexers                     : 2
 8-bit 4-to-1 multiplexer          : 2
# Decoders                         : 2
 1-of-4 decoder                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Register <oSegmentE> equivalent to <oSegmentF> has been removed
Register <oSegmentF> equivalent to <oSegmentG> has been removed
Register <oSegmentG> equivalent to <oSegmentDP> has been removed

Optimizing unit <StageLights_TOP> ...

Optimizing unit <DisplayHex> ...

Optimizing unit <Decode3to8> ...

Optimizing unit <MUX2> ...

Optimizing unit <OneShot> ...

Optimizing unit <Display> ...

Optimizing unit <MyPattern> ...

Optimizing unit <FrequencyDivider> ...

Optimizing unit <kcuart_rx> ...

Optimizing unit <bbfifo_16x8> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block StageLights_TOP, actual ratio is 30.
Register <DisplayHex/oDigitMiddleLeft> equivalent to <DisplayHex/oSegmentDP> has been removed

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : StageLights_TOP.ngr
Top Level Output File Name         : StageLights_TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 41

Macro Statistics :
# ROMs                             : 1
#      16x7-bit ROM                : 1
# Registers                        : 82
#      1-bit register              : 57
#      16-bit register             : 1
#      2-bit register              : 18
#      7-bit register              : 1
#      8-bit register              : 5
# Counters                         : 2
#      24-bit up counter           : 2
# Multiplexers                     : 2
#      8-bit 4-to-1 multiplexer    : 2
# Decoders                         : 2
#      1-of-4 decoder              : 2
# Adders/Subtractors               : 1
#      7-bit adder                 : 1

Cell Usage :
# BELS                             : 1701
#      GND                         : 1
#      INV                         : 291
#      LUT1                        : 3
#      LUT1_L                      : 21
#      LUT2                        : 58
#      LUT2_D                      : 4
#      LUT2_L                      : 311
#      LUT3                        : 22
#      LUT3_D                      : 16
#      LUT3_L                      : 14
#      LUT4                        : 118
#      LUT4_D                      : 14
#      LUT4_L                      : 111
#      MUXCY                       : 345
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 362
# FlipFlops/Latches                : 503
#      FD                          : 3
#      FDC                         : 140
#      FDCE                        : 42
#      FDCPE                       : 48
#      FDE                         : 21
#      FDP                         : 240
#      FDPE                        : 4
#      FDR                         : 1
#      FDRE                        : 4
# Shifters                         : 27
#      SRL16E                      : 27
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 4
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     557  out of   1920    29%  
 Number of Slice Flip Flops:           503  out of   3840    13%  
 Number of 4 input LUTs:               719  out of   3840    18%  
 Number of bonded IOBs:                 41  out of    173    23%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gClock                             | BUFGP                  | 530   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.192ns (Maximum Frequency: 108.790MHz)
   Minimum input arrival time before clock: 5.400ns
   Maximum output required time after clock: 9.048ns
   Maximum combinational path delay: 9.701ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gClock'
  Clock period: 9.192ns (frequency: 108.790MHz)
  Total number of paths / destination ports: 20282 / 658
-------------------------------------------------------------------------
Delay:               9.192ns (Levels of Logic = 27)
  Source:            DisplayHex/rCycles_0 (FF)
  Destination:       DisplayHex/rCycles_23 (FF)
  Source Clock:      gClock rising
  Destination Clock: gClock rising

  Data Path: DisplayHex/rCycles_0 to DisplayHex/rCycles_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   0.720   1.216  DisplayHex/rCycles_0 (DisplayHex/rCycles_0)
     LUT4_D:I0->O          4   0.551   1.112  DisplayHex/_n0000144 (CHOICE614)
     LUT2:I1->O           19   0.551   1.476  DisplayHex/_n00001118_SW8 (N883)
     LUT4_L:I3->LO         1   0.551   0.000  DisplayHex/rCycles_inst_lut3_01 (DisplayHex/rCycles_inst_lut3_0)
     MUXCY:S->O            1   0.500   0.000  DisplayHex/rCycles_inst_cy_1 (DisplayHex/rCycles_inst_cy_1)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_2 (DisplayHex/rCycles_inst_cy_2)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_3 (DisplayHex/rCycles_inst_cy_3)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_4 (DisplayHex/rCycles_inst_cy_4)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_5 (DisplayHex/rCycles_inst_cy_5)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_6 (DisplayHex/rCycles_inst_cy_6)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_7 (DisplayHex/rCycles_inst_cy_7)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_8 (DisplayHex/rCycles_inst_cy_8)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_9 (DisplayHex/rCycles_inst_cy_9)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_10 (DisplayHex/rCycles_inst_cy_10)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_11 (DisplayHex/rCycles_inst_cy_11)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_12 (DisplayHex/rCycles_inst_cy_12)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_13 (DisplayHex/rCycles_inst_cy_13)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_14 (DisplayHex/rCycles_inst_cy_14)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_15 (DisplayHex/rCycles_inst_cy_15)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_16 (DisplayHex/rCycles_inst_cy_16)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_17 (DisplayHex/rCycles_inst_cy_17)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_18 (DisplayHex/rCycles_inst_cy_18)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_19 (DisplayHex/rCycles_inst_cy_19)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_20 (DisplayHex/rCycles_inst_cy_20)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_21 (DisplayHex/rCycles_inst_cy_21)
     MUXCY:CI->O           1   0.064   0.000  DisplayHex/rCycles_inst_cy_22 (DisplayHex/rCycles_inst_cy_22)
     MUXCY:CI->O           0   0.064   0.000  DisplayHex/rCycles_inst_cy_23 (DisplayHex/rCycles_inst_cy_23)
     XORCY:CI->O           1   0.904   0.000  DisplayHex/rCycles_inst_sum_23 (DisplayHex/rCycles_inst_sum_23)
     FDCPE:D                   0.203          DisplayHex/rCycles_23
    ----------------------------------------
    Total                      9.192ns (5.388ns logic, 3.804ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gClock'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              5.400ns (Levels of Logic = 4)
  Source:            iScheme (PAD)
  Destination:       rLight_3 (FF)
  Destination Clock: gClock rising

  Data Path: iScheme to rLight_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.821   1.432  iScheme_IBUF (iScheme_IBUF)
     LUT2:I1->O            1   0.551   0.996  MyPattern/u29/oOutput<3>1_SW0 (N961)
     LUT4_L:I1->LO         1   0.551   0.295  MyPattern/u29/oOutput<3>1 (wLightSelect<3>)
     LUT4_L:I1->LO         1   0.551   0.000  _n0004<3>1 (_n0004<3>)
     FDC:D                     0.203          rLight_3
    ----------------------------------------
    Total                      5.400ns (2.677ns logic, 2.723ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gClock'
  Total number of paths / destination ports: 64 / 36
-------------------------------------------------------------------------
Offset:              9.048ns (Levels of Logic = 2)
  Source:            rLight_15 (FF)
  Destination:       oLight<15> (PAD)
  Source Clock:      gClock rising

  Data Path: rLight_15 to oLight<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   1.256  rLight_15 (rLight_15)
     LUT2:I0->O            2   0.551   0.877  _n01061 (oLight_15_OBUF)
     OBUF:I->O                 5.644          oLight_15_OBUF (oLight<15>)
    ----------------------------------------
    Total                      9.048ns (6.915ns logic, 2.133ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Delay:               9.701ns (Levels of Logic = 3)
  Source:            iShowMIDI (PAD)
  Destination:       oLED<7> (PAD)

  Data Path: iShowMIDI to oLED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.821   1.884  iShowMIDI_IBUF (iShowMIDI_IBUF)
     LUT3:I0->O            1   0.551   0.801  oSegment<7>1 (oSegment_7_OBUF)
     OBUF:I->O                 5.644          oSegment_7_OBUF (oSegment<7>)
    ----------------------------------------
    Total                      9.701ns (7.016ns logic, 2.685ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
CPU : 17.17 / 17.50 s | Elapsed : 17.00 / 17.00 s
 
--> 

Total memory usage is 102200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

