Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Aug 20 18:39:29 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file Wrapper_timing.rpt
| Design       : Wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.541        0.000                      0                 4893        0.024        0.000                      0                 4893        2.750        0.000                       0                  1838  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.541        0.000                      0                 4893        0.024        0.000                      0                 4893        2.750        0.000                       0                  1838  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/decode_to_execute_RS2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.939ns (39.207%)  route 4.557ns (60.792%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 13.400 - 8.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.735     5.833    VexRiscv/clk125_IBUF_BUFG
    SLICE_X79Y5          FDRE                                         r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.456     6.289 r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/Q
                         net (fo=37, routed)          1.102     7.391    VexRiscv/dataCache_1_/execute_to_memory_REGFILE_WRITE_DATA_reg[11]_0[0]
    SLICE_X80Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.515 r  VexRiscv/dataCache_1_/execute_to_memory_SHIFT_RIGHT[30]_i_6/O
                         net (fo=26, routed)          0.489     8.003    VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[7]_0
    SLICE_X85Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.127 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43/O
                         net (fo=1, routed)           0.505     8.633    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43_n_0
    SLICE_X84Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.289 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.289    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33_n_0
    SLICE_X84Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    VexRiscv/dataCache_1_/ways_0_tags_reg_i_42_n_0
    SLICE_X84Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.517    VexRiscv/dataCache_1__n_386
    SLICE_X84Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.631    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
    SLICE_X84Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.745 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.745    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X84Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.859 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.859    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X84Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.193 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/O[1]
                         net (fo=1, routed)           0.611    10.804    VexRiscv/_zz_269_[25]
    SLICE_X79Y16         LUT6 (Prop_lut6_I4_O)        0.303    11.107 f  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[25]_i_3/O
                         net (fo=1, routed)           0.443    11.549    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[25]_i_3_n_0
    SLICE_X80Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.673 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[25]_i_1/O
                         net (fo=3, routed)           0.746    12.419    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1_reg[31][25]
    SLICE_X89Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.543 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[25]_i_3/O
                         net (fo=1, routed)           0.662    13.205    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[25]_i_3_n_0
    SLICE_X90Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.329 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS2[25]_i_1/O
                         net (fo=1, routed)           0.000    13.329    VexRiscv/decode_RS2[25]
    SLICE_X90Y20         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.611    13.400    VexRiscv/clk125_IBUF_BUFG
    SLICE_X90Y20         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[25]/C
                         clock pessimism              0.424    13.824    
                         clock uncertainty           -0.035    13.788    
    SLICE_X90Y20         FDRE (Setup_fdre_C_D)        0.081    13.869    VexRiscv/decode_to_execute_RS2_reg[25]
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 1.336ns (19.422%)  route 5.543ns (80.578%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 13.339 - 8.000 ) 
    Source Clock Delay      (SCD):    5.828ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.730     5.828    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    SLICE_X78Y13         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y13         FDRE (Prop_fdre_C_Q)         0.456     6.284 r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/Q
                         net (fo=22, routed)          1.526     7.810    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_0[31]
    SLICE_X69Y5          LUT4 (Prop_lut4_I3_O)        0.152     7.962 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32/O
                         net (fo=2, routed)           0.683     8.645    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0
    SLICE_X68Y5          LUT6 (Prop_lut6_I4_O)        0.326     8.971 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19/O
                         net (fo=2, routed)           0.584     9.554    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0
    SLICE_X68Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.678 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10/O
                         net (fo=3, routed)           0.599    10.277    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0
    SLICE_X68Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.401 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=3, routed)           1.164    11.565    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I0_O)        0.154    11.719 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.987    12.707    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X70Y17         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.550    13.339    VexRiscv/clk125_IBUF_BUFG
    SLICE_X70Y17         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[26]/C
                         clock pessimism              0.424    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X70Y17         FDRE (Setup_fdre_C_CE)      -0.408    13.319    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[26]
  -------------------------------------------------------------------
                         required time                         13.319    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 1.336ns (19.422%)  route 5.543ns (80.578%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 13.339 - 8.000 ) 
    Source Clock Delay      (SCD):    5.828ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.730     5.828    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    SLICE_X78Y13         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y13         FDRE (Prop_fdre_C_Q)         0.456     6.284 r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/Q
                         net (fo=22, routed)          1.526     7.810    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_0[31]
    SLICE_X69Y5          LUT4 (Prop_lut4_I3_O)        0.152     7.962 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32/O
                         net (fo=2, routed)           0.683     8.645    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0
    SLICE_X68Y5          LUT6 (Prop_lut6_I4_O)        0.326     8.971 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19/O
                         net (fo=2, routed)           0.584     9.554    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0
    SLICE_X68Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.678 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10/O
                         net (fo=3, routed)           0.599    10.277    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0
    SLICE_X68Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.401 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=3, routed)           1.164    11.565    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I0_O)        0.154    11.719 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.987    12.707    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X70Y17         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.550    13.339    VexRiscv/clk125_IBUF_BUFG
    SLICE_X70Y17         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[29]/C
                         clock pessimism              0.424    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X70Y17         FDRE (Setup_fdre_C_CE)      -0.408    13.319    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[29]
  -------------------------------------------------------------------
                         required time                         13.319    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.336ns (19.407%)  route 5.548ns (80.593%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 13.341 - 8.000 ) 
    Source Clock Delay      (SCD):    5.828ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.730     5.828    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    SLICE_X78Y13         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y13         FDRE (Prop_fdre_C_Q)         0.456     6.284 r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/Q
                         net (fo=22, routed)          1.526     7.810    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_0[31]
    SLICE_X69Y5          LUT4 (Prop_lut4_I3_O)        0.152     7.962 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32/O
                         net (fo=2, routed)           0.683     8.645    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0
    SLICE_X68Y5          LUT6 (Prop_lut6_I4_O)        0.326     8.971 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19/O
                         net (fo=2, routed)           0.584     9.554    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0
    SLICE_X68Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.678 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10/O
                         net (fo=3, routed)           0.599    10.277    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0
    SLICE_X68Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.401 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=3, routed)           1.164    11.565    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I0_O)        0.154    11.719 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.993    12.712    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X66Y13         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.552    13.341    VexRiscv/clk125_IBUF_BUFG
    SLICE_X66Y13         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]/C
                         clock pessimism              0.424    13.765    
                         clock uncertainty           -0.035    13.729    
    SLICE_X66Y13         FDRE (Setup_fdre_C_CE)      -0.372    13.357    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.336ns (19.407%)  route 5.548ns (80.593%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 13.341 - 8.000 ) 
    Source Clock Delay      (SCD):    5.828ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.730     5.828    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    SLICE_X78Y13         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y13         FDRE (Prop_fdre_C_Q)         0.456     6.284 r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]/Q
                         net (fo=22, routed)          1.526     7.810    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_0[31]
    SLICE_X69Y5          LUT4 (Prop_lut4_I3_O)        0.152     7.962 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32/O
                         net (fo=2, routed)           0.683     8.645    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0
    SLICE_X68Y5          LUT6 (Prop_lut6_I4_O)        0.326     8.971 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19/O
                         net (fo=2, routed)           0.584     9.554    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0
    SLICE_X68Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.678 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10/O
                         net (fo=3, routed)           0.599    10.277    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0
    SLICE_X68Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.401 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3/O
                         net (fo=3, routed)           1.164    11.565    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0
    SLICE_X70Y9          LUT5 (Prop_lut5_I0_O)        0.154    11.719 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=36, routed)          0.993    12.712    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X66Y13         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.552    13.341    VexRiscv/clk125_IBUF_BUFG
    SLICE_X66Y13         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[18]/C
                         clock pessimism              0.424    13.765    
                         clock uncertainty           -0.035    13.729    
    SLICE_X66Y13         FDRE (Setup_fdre_C_CE)      -0.372    13.357    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[18]
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/decode_to_execute_RS1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 2.939ns (39.806%)  route 4.444ns (60.194%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 13.400 - 8.000 ) 
    Source Clock Delay      (SCD):    5.833ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.735     5.833    VexRiscv/clk125_IBUF_BUFG
    SLICE_X79Y5          FDRE                                         r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.456     6.289 r  VexRiscv/decode_to_execute_SRC2_CTRL_reg[0]/Q
                         net (fo=37, routed)          1.102     7.391    VexRiscv/dataCache_1_/execute_to_memory_REGFILE_WRITE_DATA_reg[11]_0[0]
    SLICE_X80Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.515 r  VexRiscv/dataCache_1_/execute_to_memory_SHIFT_RIGHT[30]_i_6/O
                         net (fo=26, routed)          0.489     8.003    VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[7]_0
    SLICE_X85Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.127 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43/O
                         net (fo=1, routed)           0.505     8.633    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_43_n_0
    SLICE_X84Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.289 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.289    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_33_n_0
    SLICE_X84Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.403 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     9.403    VexRiscv/dataCache_1_/ways_0_tags_reg_i_42_n_0
    SLICE_X84Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.517 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.517    VexRiscv/dataCache_1__n_386
    SLICE_X84Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.631 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.631    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
    SLICE_X84Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.745 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.745    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X84Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.859 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.859    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X84Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.193 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/O[1]
                         net (fo=1, routed)           0.611    10.804    VexRiscv/_zz_269_[25]
    SLICE_X79Y16         LUT6 (Prop_lut6_I4_O)        0.303    11.107 f  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[25]_i_3/O
                         net (fo=1, routed)           0.443    11.549    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[25]_i_3_n_0
    SLICE_X80Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.673 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[25]_i_1/O
                         net (fo=3, routed)           0.647    12.320    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1_reg[31][25]
    SLICE_X89Y19         LUT4 (Prop_lut4_I1_O)        0.124    12.444 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1[25]_i_3/O
                         net (fo=1, routed)           0.648    13.092    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1[25]_i_3_n_0
    SLICE_X90Y20         LUT5 (Prop_lut5_I4_O)        0.124    13.216 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1[25]_i_1/O
                         net (fo=1, routed)           0.000    13.216    VexRiscv/decode_RS1[25]
    SLICE_X90Y20         FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.611    13.400    VexRiscv/clk125_IBUF_BUFG
    SLICE_X90Y20         FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[25]/C
                         clock pessimism              0.424    13.824    
                         clock uncertainty           -0.035    13.788    
    SLICE_X90Y20         FDRE (Setup_fdre_C_D)        0.077    13.865    VexRiscv/decode_to_execute_RS1_reg[25]
  -------------------------------------------------------------------
                         required time                         13.865    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADDR_REG_storage_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.666ns (24.215%)  route 5.214ns (75.785%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.726     5.824    clk125_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     6.280 r  grant_reg/Q
                         net (fo=125, routed)         0.949     7.229    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.353 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_7/O
                         net (fo=1, routed)           0.537     7.890    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_4/O
                         net (fo=4, routed)           0.783     8.797    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_4_n_0
    SLICE_X54Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.947 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=7, routed)           0.716     9.662    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_0[3]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.328     9.990 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_8/O
                         net (fo=52, routed)          0.659    10.649    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_8_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.153    10.802 r  VexRiscv/IBusCachedPlugin_cache/timer_load_storage[31]_i_3/O
                         net (fo=43, routed)          1.051    11.853    VexRiscv/IBusCachedPlugin_cache/timer_load_storage[31]_i_3_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.331    12.184 r  VexRiscv/IBusCachedPlugin_cache/ADDR_REG_storage[3]_i_1/O
                         net (fo=4, routed)           0.519    12.704    csr_bankarray_csrbank0_ADDR_REG0_re
    SLICE_X43Y8          FDRE                                         r  ADDR_REG_storage_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.494    13.283    clk125_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  ADDR_REG_storage_reg[0]/C
                         clock pessimism              0.323    13.606    
                         clock uncertainty           -0.035    13.571    
    SLICE_X43Y8          FDRE (Setup_fdre_C_CE)      -0.205    13.366    ADDR_REG_storage_reg[0]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADDR_REG_storage_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.666ns (24.215%)  route 5.214ns (75.785%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.726     5.824    clk125_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     6.280 r  grant_reg/Q
                         net (fo=125, routed)         0.949     7.229    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.353 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_7/O
                         net (fo=1, routed)           0.537     7.890    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_4/O
                         net (fo=4, routed)           0.783     8.797    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_4_n_0
    SLICE_X54Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.947 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=7, routed)           0.716     9.662    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_0[3]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.328     9.990 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_8/O
                         net (fo=52, routed)          0.659    10.649    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_8_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.153    10.802 r  VexRiscv/IBusCachedPlugin_cache/timer_load_storage[31]_i_3/O
                         net (fo=43, routed)          1.051    11.853    VexRiscv/IBusCachedPlugin_cache/timer_load_storage[31]_i_3_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.331    12.184 r  VexRiscv/IBusCachedPlugin_cache/ADDR_REG_storage[3]_i_1/O
                         net (fo=4, routed)           0.519    12.704    csr_bankarray_csrbank0_ADDR_REG0_re
    SLICE_X43Y8          FDRE                                         r  ADDR_REG_storage_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.494    13.283    clk125_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  ADDR_REG_storage_reg[1]/C
                         clock pessimism              0.323    13.606    
                         clock uncertainty           -0.035    13.571    
    SLICE_X43Y8          FDRE (Setup_fdre_C_CE)      -0.205    13.366    ADDR_REG_storage_reg[1]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADDR_REG_storage_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.666ns (24.215%)  route 5.214ns (75.785%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.726     5.824    clk125_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     6.280 r  grant_reg/Q
                         net (fo=125, routed)         0.949     7.229    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.353 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_7/O
                         net (fo=1, routed)           0.537     7.890    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_4/O
                         net (fo=4, routed)           0.783     8.797    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_4_n_0
    SLICE_X54Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.947 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=7, routed)           0.716     9.662    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_0[3]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.328     9.990 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_8/O
                         net (fo=52, routed)          0.659    10.649    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_8_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.153    10.802 r  VexRiscv/IBusCachedPlugin_cache/timer_load_storage[31]_i_3/O
                         net (fo=43, routed)          1.051    11.853    VexRiscv/IBusCachedPlugin_cache/timer_load_storage[31]_i_3_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.331    12.184 r  VexRiscv/IBusCachedPlugin_cache/ADDR_REG_storage[3]_i_1/O
                         net (fo=4, routed)           0.519    12.704    csr_bankarray_csrbank0_ADDR_REG0_re
    SLICE_X43Y8          FDRE                                         r  ADDR_REG_storage_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.494    13.283    clk125_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  ADDR_REG_storage_reg[2]/C
                         clock pessimism              0.323    13.606    
                         clock uncertainty           -0.035    13.571    
    SLICE_X43Y8          FDRE (Setup_fdre_C_CE)      -0.205    13.366    ADDR_REG_storage_reg[2]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADDR_REG_storage_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.666ns (24.215%)  route 5.214ns (75.785%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 13.283 - 8.000 ) 
    Source Clock Delay      (SCD):    5.824ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.726     5.824    clk125_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     6.280 r  grant_reg/Q
                         net (fo=125, routed)         0.949     7.229    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.353 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_7/O
                         net (fo=1, routed)           0.537     7.890    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_4/O
                         net (fo=4, routed)           0.783     8.797    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_4_n_0
    SLICE_X54Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.947 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=7, routed)           0.716     9.662    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_0[3]
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.328     9.990 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_8/O
                         net (fo=52, routed)          0.659    10.649    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_8_n_0
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.153    10.802 r  VexRiscv/IBusCachedPlugin_cache/timer_load_storage[31]_i_3/O
                         net (fo=43, routed)          1.051    11.853    VexRiscv/IBusCachedPlugin_cache/timer_load_storage[31]_i_3_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.331    12.184 r  VexRiscv/IBusCachedPlugin_cache/ADDR_REG_storage[3]_i_1/O
                         net (fo=4, routed)           0.519    12.704    csr_bankarray_csrbank0_ADDR_REG0_re
    SLICE_X43Y8          FDRE                                         r  ADDR_REG_storage_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.494    13.283    clk125_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  ADDR_REG_storage_reg[3]/C
                         clock pessimism              0.323    13.606    
                         clock uncertainty           -0.035    13.571    
    SLICE_X43Y8          FDRE (Setup_fdre_C_CE)      -0.205    13.366    ADDR_REG_storage_reg[3]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  0.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.562     1.672    clk125_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.019    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.829     2.196    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.511     1.685    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.995    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.562     1.672    clk125_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.019    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.829     2.196    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.511     1.685    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.995    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.562     1.672    clk125_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.019    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.829     2.196    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.511     1.685    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.995    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.562     1.672    clk125_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.019    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.829     2.196    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.511     1.685    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.995    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.562     1.672    clk125_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.019    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.829     2.196    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.511     1.685    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.995    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.562     1.672    clk125_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.019    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.829     2.196    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.511     1.685    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.995    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.562     1.672    clk125_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.019    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y6          RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.829     2.196    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y6          RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.511     1.685    
    SLICE_X42Y6          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.995    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.562     1.672    clk125_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.141     1.813 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.019    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X42Y6          RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.829     2.196    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y6          RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.511     1.685    
    SLICE_X42Y6          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.995    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.562     1.672    clk125_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.128     1.800 r  uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.209     2.009    storage_1_reg_0_15_0_5/ADDRD1
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.829     2.196    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.511     1.685    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.940    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.562     1.672    clk125_IBUF_BUFG
    SLICE_X43Y6          FDRE                                         r  uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.128     1.800 r  uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.209     2.009    storage_1_reg_0_15_0_5/ADDRD1
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.829     2.196    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y6          RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.511     1.685    
    SLICE_X42Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.940    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X4Y2  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y4  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y4  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y6  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y6  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y8  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y8  VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y0  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y2  VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y1  VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y8  storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y8  storage_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y8  storage_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y8  storage_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y8  storage_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y8  storage_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y8  storage_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y8  storage_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y9  storage_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y9  storage_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y6  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y6  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y6  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y6  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y6  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y6  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y6  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y6  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y5  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y5  storage_1_reg_0_15_6_9/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk125    | cpu_reset | FDRE    | -     |     1.176 (r) | FAST    |     0.659 (r) | SLOW    |          |
clk125    | serial_rx | FDRE    | -     |     1.188 (r) | FAST    |     0.549 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk125    | serial_tx | FDRE   | -     |     15.779 (r) | SLOW    |      5.418 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125 | clk125      |         7.459 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



