Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 13 13:06:29 2020
| Host         : cse-p322mdl16.cse.psu.edu running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file xdma_0_utilization_synth.rpt -pb xdma_0_utilization_synth.pb
| Design       : xdma_0
| Device       : xcvu37pfsvh2892-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 17248 |     0 |   1303680 |  1.32 |
|   LUT as Logic             | 15282 |     0 |   1303680 |  1.17 |
|   LUT as Memory            |  1966 |     0 |    600960 |  0.33 |
|     LUT as Distributed RAM |  1952 |     0 |           |       |
|     LUT as Shift Register  |    14 |     0 |           |       |
| CLB Registers              | 18521 |     0 |   2607360 |  0.71 |
|   Register as Flip Flop    | 18521 |     0 |   2607360 |  0.71 |
|   Register as Latch        |     0 |     0 |   2607360 |  0.00 |
| CARRY8                     |   267 |     0 |    162960 |  0.16 |
| F7 Muxes                   |   163 |     0 |    651840 |  0.03 |
| F8 Muxes                   |    33 |     0 |    325920 |  0.01 |
| F9 Muxes                   |     0 |     0 |    162960 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 50    |          Yes |           - |          Set |
| 118   |          Yes |           - |        Reset |
| 104   |          Yes |         Set |            - |
| 18249 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   39 |     0 |      2016 |  1.93 |
|   RAMB36/FIFO*    |   39 |     0 |      2016 |  1.93 |
|     RAMB36E2 only |   39 |       |           |       |
|   RAMB18          |    0 |     0 |      4032 |  0.00 |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      9024 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       624 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |      1008 |  0.60 |
|   BUFGCE             |    0 |     0 |       288 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    6 |     0 |       576 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLL                  |    0 |     0 |        24 |  0.00 |
| MMCM                 |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| CMACE4               |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL        |    1 |     0 |        96 |  1.04 |
| GTYE4_COMMON         |    0 |     0 |        24 |  0.00 |
| HBM_REF_CLK          |    0 |     0 |         2 |  0.00 |
| HBM_SNGLBLI_INTF_APB |    0 |     0 |        32 |  0.00 |
| HBM_SNGLBLI_INTF_AXI |    0 |     0 |        32 |  0.00 |
| ILKNE4               |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |        48 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |        48 |  0.00 |
| PCIE40E4             |    0 |     0 |         2 |  0.00 |
| PCIE4CE4             |    1 |     0 |         4 | 25.00 |
| SYSMONE4             |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 18249 |            Register |
| LUT6          |  6010 |                 CLB |
| LUT5          |  4338 |                 CLB |
| LUT3          |  3582 |                 CLB |
| RAMD32        |  3084 |                 CLB |
| LUT4          |  2585 |                 CLB |
| LUT2          |  1276 |                 CLB |
| LUT1          |   562 |                 CLB |
| RAMS32        |   432 |                 CLB |
| CARRY8        |   267 |                 CLB |
| MUXF7         |   163 |                 CLB |
| RAMD64E       |   128 |                 CLB |
| FDCE          |   118 |            Register |
| FDSE          |   104 |            Register |
| FDPE          |    50 |            Register |
| RAMB36E2      |    39 |           Block Ram |
| RAMS64E       |    36 |                 CLB |
| MUXF8         |    33 |                 CLB |
| SRL16E        |    13 |                 CLB |
| BUFG_GT       |     6 |               Clock |
| BUFG_GT_SYNC  |     2 |               Clock |
| SRLC32E       |     1 |                 CLB |
| PCIE4CE4      |     1 |            Advanced |
| GTYE4_CHANNEL |     1 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     23040 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+


