# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do blink_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# Errors: 0, Warnings: 1
# vmap altera_ver ./verilog_libs/altera_ver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying /home/sam-admin/intelFPGA/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {/home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:46 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver /home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 11:28:47 on Oct 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# Errors: 0, Warnings: 1
# vmap lpm_ver ./verilog_libs/lpm_ver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {/home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:47 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver /home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 11:28:47 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# Errors: 0, Warnings: 1
# vmap sgate_ver ./verilog_libs/sgate_ver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {/home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:47 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver /home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 11:28:47 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# Errors: 0, Warnings: 1
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {/home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:47 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver /home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 11:28:48 on Oct 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# Errors: 0, Warnings: 1
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {/home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:48 on Oct 10,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver /home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 11:28:49 on Oct 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# Errors: 0, Warnings: 1
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {/home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cycloneive_atoms.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:49 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver /home/sam-admin/intelFPGA_lite/22.1std/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_asmiblock
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_asmiblock
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 11:28:49 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_pio_1.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:50 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_pio_1.v 
# -- Compiling module unsaved_pio_1
# 
# Top level modules:
# 	unsaved_pio_1
# End time: 11:28:50 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_pio_0.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:50 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_pio_0.v 
# -- Compiling module unsaved_pio_0
# 
# Top level modules:
# 	unsaved_pio_0
# End time: 11:28:50 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:50 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_onchip_memory2_0.v 
# -- Compiling module unsaved_onchip_memory2_0
# 
# Top level modules:
# 	unsaved_onchip_memory2_0
# End time: 11:28:50 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:50 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_test_bench
# End time: 11:28:50 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:50 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 11:28:50 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:50 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_debug_slave_tck
# End time: 11:28:51 on Oct 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:51 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 11:28:51 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:51 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.v 
# -- Compiling module unsaved_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module unsaved_nios2_gen2_0_cpu
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_nios2_performance_monitors
# 	unsaved_nios2_gen2_0_cpu
# End time: 11:28:51 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:51 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_nios2_gen2_0.v 
# -- Compiling module unsaved_nios2_gen2_0
# 
# Top level modules:
# 	unsaved_nios2_gen2_0
# End time: 11:28:51 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:51 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module unsaved_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_avalon_st_adapter
# End time: 11:28:51 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:51 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v 
# -- Compiling module unsaved_mm_interconnect_0
# 
# Top level modules:
# 	unsaved_mm_interconnect_0
# End time: 11:28:51 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_reset_synchronizer.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:51 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 11:28:51 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_reset_controller.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:51 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 11:28:51 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:51 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:28:51 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/unsaved.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:51 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/unsaved.v 
# -- Compiling module unsaved
# 
# Top level modules:
# 	unsaved
# End time: 11:28:51 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:51 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module unsaved_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_mux_001
# End time: 11:28:52 on Oct 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:52 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module unsaved_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_mux
# End time: 11:28:52 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:52 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module unsaved_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_demux_002
# End time: 11:28:52 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:52 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv 
# -- Compiling module unsaved_mm_interconnect_0_router_004_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_004
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_004
# End time: 11:28:52 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:52 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv 
# -- Compiling module unsaved_mm_interconnect_0_router_002_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_002
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_002
# End time: 11:28:52 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:52 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv 
# -- Compiling module unsaved_mm_interconnect_0_router_001_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_001
# End time: 11:28:52 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:52 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv 
# -- Compiling module unsaved_mm_interconnect_0_router_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router
# End time: 11:28:52 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:52 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module unsaved_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_mux_002
# End time: 11:28:52 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:52 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module unsaved_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_mux
# End time: 11:28:52 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:52 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module unsaved_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_demux_001
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:53 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module unsaved_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_demux
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:53 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_irq_mapper.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:53 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/unsaved_irq_mapper.sv 
# -- Compiling module unsaved_irq_mapper
# 
# Top level modules:
# 	unsaved_irq_mapper
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:53 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:53 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_master_translator.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:53 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_master_agent.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:53 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:53 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules {/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:53 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules" /home/sam-admin/git/Training/Scripting/using_quartus/gui/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/../cli {/home/sam-admin/git/Training/Scripting/using_quartus/gui/../cli/blink_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:28:53 on Oct 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/../cli" /home/sam-admin/git/Training/Scripting/using_quartus/gui/../cli/blink_tb.v 
# ** Error: /home/sam-admin/git/Training/Scripting/using_quartus/gui/../cli/blink_tb.v(2): Cannot find `include file "adder_hw.tcl" in directories:
#     /home/sam-admin/git/Training/Scripting/using_quartus/gui/../cli, /home/sam-admin/intelFPGA/22.1std/questa_fse/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, /home/sam-admin/intelFPGA/22.1std/questa_fse/uvm-1.1d/../verilog_src/uvm-1.1d/src
# -- Compiling module blink_tb
# End time: 11:28:53 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/sam-admin/intelFPGA/22.1std/questa_fse/linux_x86_64/vlog failed.
# Error in macro ./blink_run_msim_rtl_verilog.do line 71
# /home/sam-admin/intelFPGA/22.1std/questa_fse/linux_x86_64/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/sam-admin/git/Training/Scripting/using_quartus/gui/../cli {/home/sam-admin/git/Training/Scripting/using_qu..."
# Load canceled
vlib blink
vmap blink /home/sam-admin/git/Training/Scripting/using_quartus/gui/simulation/questa/blink
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap blink /home/sam-admin/git/Training/Scripting/using_quartus/gui/simulation/questa/blink 
# Modifying modelsim.ini
