0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.ip_user_files/ip/ila_0/sim/ila_0.v,1733647122,verilog,,/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/vga_controller.v,,ila_0,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sim_1/new/tb_FPGA.sv,1733412378,systemVerilog,,,,tb_FPGA,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sim_1/new/tb_counter.sv,1733387102,systemVerilog,,,,tb_counter,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/FPGA.sv,1733649560,systemVerilog,,/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/comparetor.sv,,FPGA,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/comparetor.sv,1733321579,systemVerilog,,/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/controller2.sv,,comparetor,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/controller.sv,1733326285,systemVerilog,,/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/counter1.sv,,controller,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/controller2.sv,1733410446,systemVerilog,,/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/counter1.sv,,controller2,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/counter1.sv,1733386725,systemVerilog,,/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/top_module2.sv,,counter1,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/top_module.sv,1733385599,systemVerilog,,,,top_module,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/top_module2.sv,1733417610,systemVerilog,,/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/vga_core.sv,,top_module2,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/vga_controller.v,1733391287,verilog,,,,vga_controller,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/vga_core.sv,1733391000,systemVerilog,,/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/video_memory.sv,,vga_core,,,,,,,,
/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/video_memory.sv,1733391142,systemVerilog,,/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sim_1/new/tb_FPGA.sv,,video_memory,,,,,,,,
