// Seed: 2608131304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output tri1 id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = -1;
endmodule
module module_0 #(
    parameter id_1 = 32'd59,
    parameter id_4 = 32'd17
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_1,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire [-1 'b0 : 1] id_12;
  logic [id_4  &  ~  id_1 : 1] id_13;
  ;
  wire id_14;
  ;
  wire id_15;
  module_0 modCall_1 (
      id_13,
      id_3,
      id_15,
      id_5,
      id_6,
      id_14
  );
  assign id_11 = id_1;
endmodule
