<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/evergreen_dma.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - evergreen_dma.c<span style="font-size: 80%;"> (source / <a href="evergreen_dma.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">71</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2010 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;evergreend.h&quot;
<span class="lineNum">      28 </span>            : 
<span class="lineNum">      29 </span>            : u32 evergreen_gpu_check_soft_reset(struct radeon_device *rdev);
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : /**
<span class="lineNum">      32 </span>            :  * evergreen_dma_fence_ring_emit - emit a fence on the DMA ring
<span class="lineNum">      33 </span>            :  *
<span class="lineNum">      34 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      35 </span>            :  * @fence: radeon fence object
<span class="lineNum">      36 </span>            :  *
<span class="lineNum">      37 </span>            :  * Add a DMA fence packet to the ring to write
<span class="lineNum">      38 </span>            :  * the fence seq number and DMA trap packet to generate
<a name="39"><span class="lineNum">      39 </span>            :  * an interrupt if needed (evergreen-SI).</a>
<span class="lineNum">      40 </span>            :  */
<span class="lineNum">      41 </span><span class="lineNoCov">          0 : void evergreen_dma_fence_ring_emit(struct radeon_device *rdev,</span>
<span class="lineNum">      42 </span>            :                                    struct radeon_fence *fence)
<span class="lineNum">      43 </span>            : {
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[fence-&gt;ring];</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :         u64 addr = rdev-&gt;fence_drv[fence-&gt;ring].gpu_addr;</span>
<span class="lineNum">      46 </span>            :         /* write the fence */
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_FENCE, 0, 0));</span>
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, addr &amp; 0xfffffffc);</span>
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (upper_32_bits(addr) &amp; 0xff));</span>
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, fence-&gt;seq);</span>
<span class="lineNum">      51 </span>            :         /* generate an interrupt */
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_TRAP, 0, 0));</span>
<span class="lineNum">      53 </span>            :         /* flush HDP */
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SRBM_WRITE, 0, 0));</span>
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (0xf &lt;&lt; 16) | (HDP_MEM_COHERENCY_FLUSH_CNTL &gt;&gt; 2));</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1);</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span>            : /**
<span class="lineNum">      60 </span>            :  * evergreen_dma_ring_ib_execute - schedule an IB on the DMA engine
<span class="lineNum">      61 </span>            :  *
<span class="lineNum">      62 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      63 </span>            :  * @ib: IB object to schedule
<span class="lineNum">      64 </span>            :  *
<a name="65"><span class="lineNum">      65 </span>            :  * Schedule an IB in the DMA ring (evergreen).</a>
<span class="lineNum">      66 </span>            :  */
<span class="lineNum">      67 </span><span class="lineNoCov">          0 : void evergreen_dma_ring_ib_execute(struct radeon_device *rdev,</span>
<span class="lineNum">      68 </span>            :                                    struct radeon_ib *ib)
<span class="lineNum">      69 </span>            : {
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ib-&gt;ring];</span>
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled) {</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 u32 next_rptr = ring-&gt;wptr + 4;</span>
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :                 while ((next_rptr &amp; 7) != 5)</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :                         next_rptr++;</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :                 next_rptr += 3;</span>
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_WRITE, 0, 1));</span>
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, ring-&gt;next_rptr_gpu_addr &amp; 0xfffffffc);</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, upper_32_bits(ring-&gt;next_rptr_gpu_addr) &amp; 0xff);</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, next_rptr);</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      82 </span>            : 
<span class="lineNum">      83 </span>            :         /* The indirect buffer packet must end on an 8 DW boundary in the DMA ring.
<span class="lineNum">      84 </span>            :          * Pad as necessary with NOPs.
<span class="lineNum">      85 </span>            :          */
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :         while ((ring-&gt;wptr &amp; 7) != 5)</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_NOP, 0, 0));</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_INDIRECT_BUFFER, 0, 0));</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (ib-&gt;gpu_addr &amp; 0xFFFFFFE0));</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (ib-&gt;length_dw &lt;&lt; 12) | (upper_32_bits(ib-&gt;gpu_addr) &amp; 0xFF));</span>
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span>            : /**
<span class="lineNum">      95 </span>            :  * evergreen_copy_dma - copy pages using the DMA engine
<span class="lineNum">      96 </span>            :  *
<span class="lineNum">      97 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      98 </span>            :  * @src_offset: src GPU address
<span class="lineNum">      99 </span>            :  * @dst_offset: dst GPU address
<span class="lineNum">     100 </span>            :  * @num_gpu_pages: number of GPU pages to xfer
<span class="lineNum">     101 </span>            :  * @fence: radeon fence object
<span class="lineNum">     102 </span>            :  *
<span class="lineNum">     103 </span>            :  * Copy GPU paging using the DMA engine (evergreen-cayman).
<span class="lineNum">     104 </span>            :  * Used by the radeon ttm implementation to move pages if
<a name="105"><span class="lineNum">     105 </span>            :  * registered as the asic copy callback.</a>
<span class="lineNum">     106 </span>            :  */
<span class="lineNum">     107 </span><span class="lineNoCov">          0 : struct radeon_fence *evergreen_copy_dma(struct radeon_device *rdev,</span>
<span class="lineNum">     108 </span>            :                                         uint64_t src_offset,
<span class="lineNum">     109 </span>            :                                         uint64_t dst_offset,
<span class="lineNum">     110 </span>            :                                         unsigned num_gpu_pages,
<span class="lineNum">     111 </span>            :                                         struct reservation_object *resv)
<span class="lineNum">     112 </span>            : {
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :         struct radeon_fence *fence;</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         struct radeon_sync sync;</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         int ring_index = rdev-&gt;asic-&gt;copy.dma_ring_index;</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ring_index];</span>
<span class="lineNum">     117 </span>            :         u32 size_in_dw, cur_size_in_dw;
<span class="lineNum">     118 </span>            :         int i, num_loops;
<span class="lineNum">     119 </span>            :         int r = 0;
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         radeon_sync_create(&amp;sync);</span>
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :         size_in_dw = (num_gpu_pages &lt;&lt; RADEON_GPU_PAGE_SHIFT) / 4;</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         num_loops = DIV_ROUND_UP(size_in_dw, 0xfffff);</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, num_loops * 5 + 11);</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: moving bo (%d).\n&quot;, r);</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 radeon_sync_free(rdev, &amp;sync, NULL);</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">     130 </span>            :         }
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         radeon_sync_resv(rdev, &amp;sync, resv, false);</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :         radeon_sync_rings(rdev, &amp;sync, ring-&gt;idx);</span>
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_loops; i++) {</span>
<span class="lineNum">     136 </span>            :                 cur_size_in_dw = size_in_dw;
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 if (cur_size_in_dw &gt; 0xFFFFF)</span>
<span class="lineNum">     138 </span>            :                         cur_size_in_dw = 0xFFFFF;
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 size_in_dw -= cur_size_in_dw;</span>
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_COPY, 0, cur_size_in_dw));</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, dst_offset &amp; 0xfffffffc);</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, src_offset &amp; 0xfffffffc);</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, upper_32_bits(dst_offset) &amp; 0xff);</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, upper_32_bits(src_offset) &amp; 0xff);</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :                 src_offset += cur_size_in_dw * 4;</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :                 dst_offset += cur_size_in_dw * 4;</span>
<span class="lineNum">     147 </span>            :         }
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         r = radeon_fence_emit(rdev, &amp;fence, ring-&gt;idx);</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :                 radeon_ring_unlock_undo(rdev, ring);</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                 radeon_sync_free(rdev, &amp;sync, NULL);</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">     154 </span>            :         }
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         radeon_sync_free(rdev, &amp;sync, fence);</span>
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         return fence;</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span>            : /**
<span class="lineNum">     163 </span>            :  * evergreen_dma_is_lockup - Check if the DMA engine is locked up
<span class="lineNum">     164 </span>            :  *
<span class="lineNum">     165 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     166 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">     167 </span>            :  *
<span class="lineNum">     168 </span>            :  * Check if the async DMA engine is locked up.
<a name="169"><span class="lineNum">     169 </span>            :  * Returns true if the engine appears to be locked up, false if not.</a>
<span class="lineNum">     170 </span>            :  */
<span class="lineNum">     171 </span><span class="lineNoCov">          0 : bool evergreen_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">     172 </span>            : {
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         u32 reset_mask = evergreen_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         if (!(reset_mask &amp; RADEON_RESET_DMA)) {</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 radeon_ring_lockup_update(rdev, ring);</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     178 </span>            :         }
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         return radeon_ring_test_lockup(rdev, ring);</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     181 </span>            : 
<span class="lineNum">     182 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
