<stg><name>averaging</name>


<trans_list>

<trans id="191" from="1" to="2">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="2" to="3">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="4" to="5">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="5" to="6">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="6" to="7">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="7" to="8">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="8" to="9">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="9" to="10">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="10" to="11">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="11" to="12">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="12" to="13">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="13" to="14">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="14" to="15">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="15" to="16">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader171.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader171.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader171.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader171.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader171.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader171.preheader:5  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @averaging_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader171.preheader:6  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

]]></Node>
<StgValue><ssdm name="start_V_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader171.preheader:7  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader171.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader171.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader171.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader171.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="32" op_18_bw="0">
<![CDATA[
.preheader171.preheader:12  call void (...)* @_ssdm_op_SpecReset(i16* @data_reg_i_V_0, i16* @data_reg_i_V_1, i16* @data_reg_i_V_2, i16* @data_reg_i_V_3, i16* @data_reg_i_V_4, i16* @data_reg_i_V_5, i16* @data_reg_i_V_6, i16* @data_reg_i_V_7, i16* @data_reg_i_V_8, i16* @data_reg_i_V_9, i16* @data_reg_i_V_10, i16* @data_reg_i_V_11, i16* @data_reg_i_V_12, i16* @data_reg_i_V_13, i16* @data_reg_i_V_14, i16* @data_reg_i_V_15, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader171.preheader:13  call void (...)* @_ssdm_op_SpecReset([16 x i16]* @data_reg_q_V, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader171.preheader:14  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader171.preheader:15  call void (...)* @_ssdm_op_SpecReset(i1* @firstLoad_V, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader171.preheader:16  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader171.preheader:17  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1">
<![CDATA[
.preheader171.preheader:18  %currentwrState_load = load i1* @currentwrState, align 1

]]></Node>
<StgValue><ssdm name="currentwrState_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader171.preheader:19  call void (...)* @_ssdm_op_SpecReset(i1* @currentwrState, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24">
<![CDATA[
.preheader171.preheader:20  %p_Val2_s = load i24* @data_valid_reg_V, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16">
<![CDATA[
.preheader171.preheader:21  %data_reg_i_V_11_load = load i16* @data_reg_i_V_11, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_11_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader171.preheader:22  br i1 %currentwrState_load, label %2, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="currentwrState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_s, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="currentwrState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %1, label %._crit_edge197

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="currentwrState_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @currentwrState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="currentwrState_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge197

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="currentwrState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge197:0  br label %._crit_edge196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16">
<![CDATA[
:0  %data_reg_q_V_load = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="24">
<![CDATA[
._crit_edge196:0  %tmp_2 = trunc i24 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="23" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge196:1  %p_Result_4 = call i24 @llvm.part.set.i24.i23(i24 %p_Val2_s, i23 %tmp_2, i32 1, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge196:2  %currentState_load = load i1* @currentState, align 1

]]></Node>
<StgValue><ssdm name="currentState_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge196:3  %firstLoad_V_load = load i1* @firstLoad_V, align 1

]]></Node>
<StgValue><ssdm name="firstLoad_V_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge196:4  br i1 %currentState_load, label %5, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %start_V_read, label %4, label %._crit_edge199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %firstLoad_V_load, label %.loopexit, label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:2  %data_reg_q_V_load_1 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 14), align 4

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16">
<![CDATA[
:0  %data_reg_q_V_load = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %p_Result_3 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %data_reg_i_V_11_load, i16 %data_reg_q_V_load)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_3, i1 undef)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:0  %data_reg_i_V_14_load = load i16* @data_reg_i_V_14, align 4

]]></Node>
<StgValue><ssdm name="data_reg_i_V_14_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  store i16 %data_reg_i_V_14_load, i16* @data_reg_i_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:2  %data_reg_q_V_load_1 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 14), align 4

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:4  %data_reg_i_V_13_load = load i16* @data_reg_i_V_13, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_13_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:5  store i16 %data_reg_i_V_13_load, i16* @data_reg_i_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:6  %data_reg_q_V_load_2 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 13), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:8  %data_reg_i_V_12_load = load i16* @data_reg_i_V_12, align 8

]]></Node>
<StgValue><ssdm name="data_reg_i_V_12_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:9  store i16 %data_reg_i_V_12_load, i16* @data_reg_i_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:10  %data_reg_q_V_load_3 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:12  store i16 %data_reg_i_V_11_load, i16* @data_reg_i_V_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_3, i1 undef)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:6  %data_reg_q_V_load_2 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 13), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:10  %data_reg_q_V_load_3 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:13  %data_reg_q_V_load_4 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_4"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:17  %data_reg_q_V_load_5 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 10), align 4

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:13  %data_reg_q_V_load_4 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_4"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:17  %data_reg_q_V_load_5 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 10), align 4

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_5"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:21  %data_reg_q_V_load_6 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 9), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_6"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:25  %data_reg_q_V_load_7 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:21  %data_reg_q_V_load_6 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 9), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_6"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:25  %data_reg_q_V_load_7 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_7"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:29  %data_reg_q_V_load_8 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_8"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:33  %data_reg_q_V_load_9 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 6), align 4

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:29  %data_reg_q_V_load_8 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_8"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:33  %data_reg_q_V_load_9 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 6), align 4

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_9"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:37  %data_reg_q_V_load_10 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_10"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:41  %data_reg_q_V_load_11 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:37  %data_reg_q_V_load_10 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_10"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:41  %data_reg_q_V_load_11 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_11"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:45  %data_reg_q_V_load_12 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_12"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:49  %data_reg_q_V_load_13 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 2), align 4

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:45  %data_reg_q_V_load_12 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_12"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:49  %data_reg_q_V_load_13 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 2), align 4

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_13"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:53  %data_reg_q_V_load_14 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_14"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:57  %data_reg_q_V_load_15 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:3  store i16 %data_reg_q_V_load_1, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 15), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:7  store i16 %data_reg_q_V_load_2, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 14), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:53  %data_reg_q_V_load_14 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_14"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:57  %data_reg_q_V_load_15 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="data_reg_q_V_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:11  store i16 %data_reg_q_V_load_3, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 13), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:14  store i16 %data_reg_q_V_load_4, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:18  store i16 %data_reg_q_V_load_5, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:22  store i16 %data_reg_q_V_load_6, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 10), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:26  store i16 %data_reg_q_V_load_7, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 9), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:30  store i16 %data_reg_q_V_load_8, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:34  store i16 %data_reg_q_V_load_9, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:38  store i16 %data_reg_q_V_load_10, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 6), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="106" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:42  store i16 %data_reg_q_V_load_11, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:46  store i16 %data_reg_q_V_load_12, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="start_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @currentState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="start_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge199:0  store i1 true, i1* @firstLoad_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge199:1  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0  %p_Result_s = shl i24 %p_Val2_s, 1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:50  store i16 %data_reg_q_V_load_13, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:54  store i16 %data_reg_q_V_load_14, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 2), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:15  %data_reg_i_V_10_load = load i16* @data_reg_i_V_10, align 4

]]></Node>
<StgValue><ssdm name="data_reg_i_V_10_load"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:16  store i16 %data_reg_i_V_10_load, i16* @data_reg_i_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:19  %data_reg_i_V_9_load = load i16* @data_reg_i_V_9, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_9_load"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:20  store i16 %data_reg_i_V_9_load, i16* @data_reg_i_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:23  %data_reg_i_V_8_load = load i16* @data_reg_i_V_8, align 16

]]></Node>
<StgValue><ssdm name="data_reg_i_V_8_load"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:24  store i16 %data_reg_i_V_8_load, i16* @data_reg_i_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:27  %data_reg_i_V_7_load = load i16* @data_reg_i_V_7, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_7_load"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:28  store i16 %data_reg_i_V_7_load, i16* @data_reg_i_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:31  %data_reg_i_V_6_load = load i16* @data_reg_i_V_6, align 4

]]></Node>
<StgValue><ssdm name="data_reg_i_V_6_load"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:32  store i16 %data_reg_i_V_6_load, i16* @data_reg_i_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:35  %data_reg_i_V_5_load = load i16* @data_reg_i_V_5, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_5_load"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:36  store i16 %data_reg_i_V_5_load, i16* @data_reg_i_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:39  %data_reg_i_V_4_load = load i16* @data_reg_i_V_4, align 8

]]></Node>
<StgValue><ssdm name="data_reg_i_V_4_load"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:40  store i16 %data_reg_i_V_4_load, i16* @data_reg_i_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:43  %data_reg_i_V_3_load = load i16* @data_reg_i_V_3, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_3_load"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:44  store i16 %data_reg_i_V_3_load, i16* @data_reg_i_V_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:47  %data_reg_i_V_2_load = load i16* @data_reg_i_V_2, align 4

]]></Node>
<StgValue><ssdm name="data_reg_i_V_2_load"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:48  store i16 %data_reg_i_V_2_load, i16* @data_reg_i_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:51  %data_reg_i_V_1_load = load i16* @data_reg_i_V_1, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_1_load"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:52  store i16 %data_reg_i_V_1_load, i16* @data_reg_i_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:55  %data_reg_i_V_0_load = load i16* @data_reg_i_V_0, align 16

]]></Node>
<StgValue><ssdm name="data_reg_i_V_0_load"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:56  store i16 %data_reg_i_V_0_load, i16* @data_reg_i_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:58  store i16 %data_reg_q_V_load_15, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="firstLoad_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:59  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="33">
<![CDATA[
.loopexit:1  %tmp_data_V = extractvalue { i32, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32">
<![CDATA[
.loopexit:2  %tmp_4 = trunc i32 %tmp_data_V to i16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:3  store i16 %tmp_4, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:4  %p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:5  store i16 %p_Result_2, i16* @data_reg_i_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="23" op_2_bw="1">
<![CDATA[
.loopexit:6  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23 %tmp_2, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:7  store i1 false, i1* @firstLoad_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:8  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24">
<![CDATA[
mergeST:0  %data_valid_reg_V_new_1 = phi i24 [ %p_Result_4, %._crit_edge199 ], [ %p_Result_1, %.loopexit ], [ %p_Result_s, %7 ]

]]></Node>
<StgValue><ssdm name="data_valid_reg_V_new_1"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
mergeST:1  store i24 %data_valid_reg_V_new_1, i24* @data_valid_reg_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
mergeST:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="206" name="i_data_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_data_V_data_V"/></StgValue>
</port>
<port id="207" name="i_data_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_data_V_last_V"/></StgValue>
</port>
<port id="208" name="o_data_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="o_data_V_data_V"/></StgValue>
</port>
<port id="209" name="o_data_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="o_data_V_last_V"/></StgValue>
</port>
<port id="210" name="start_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="start_V"/></StgValue>
</port>
<port id="211" name="currentwrState" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="currentwrState"/></StgValue>
</port>
<port id="212" name="data_valid_reg_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_valid_reg_V"/></StgValue>
</port>
<port id="213" name="data_reg_i_V_11" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_11"/></StgValue>
</port>
<port id="214" name="currentState" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="currentState"/></StgValue>
</port>
<port id="215" name="firstLoad_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="firstLoad_V"/></StgValue>
</port>
<port id="216" name="data_reg_i_V_14" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_14"/></StgValue>
</port>
<port id="217" name="data_reg_i_V_15" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_15"/></StgValue>
</port>
<port id="218" name="data_reg_i_V_13" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_13"/></StgValue>
</port>
<port id="219" name="data_reg_i_V_12" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_12"/></StgValue>
</port>
<port id="220" name="data_reg_i_V_10" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_10"/></StgValue>
</port>
<port id="221" name="data_reg_i_V_9" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_9"/></StgValue>
</port>
<port id="222" name="data_reg_i_V_8" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_8"/></StgValue>
</port>
<port id="223" name="data_reg_i_V_7" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_7"/></StgValue>
</port>
<port id="224" name="data_reg_i_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_6"/></StgValue>
</port>
<port id="225" name="data_reg_i_V_5" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_5"/></StgValue>
</port>
<port id="226" name="data_reg_i_V_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_4"/></StgValue>
</port>
<port id="227" name="data_reg_i_V_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_3"/></StgValue>
</port>
<port id="228" name="data_reg_i_V_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_2"/></StgValue>
</port>
<port id="229" name="data_reg_i_V_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_1"/></StgValue>
</port>
<port id="230" name="data_reg_i_V_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_reg_i_V_0"/></StgValue>
</port>
<port id="231" name="data_reg_q_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_reg_q_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="233" from="_ssdm_op_SpecBitsMap" to="StgValue_17" fromId="232" toId="17">
</dataflow>
<dataflow id="234" from="i_data_V_data_V" to="StgValue_17" fromId="206" toId="17">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecBitsMap" to="StgValue_18" fromId="232" toId="18">
</dataflow>
<dataflow id="236" from="i_data_V_last_V" to="StgValue_18" fromId="207" toId="18">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecBitsMap" to="StgValue_19" fromId="232" toId="19">
</dataflow>
<dataflow id="238" from="o_data_V_data_V" to="StgValue_19" fromId="208" toId="19">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecBitsMap" to="StgValue_20" fromId="232" toId="20">
</dataflow>
<dataflow id="240" from="o_data_V_last_V" to="StgValue_20" fromId="209" toId="20">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecBitsMap" to="StgValue_21" fromId="232" toId="21">
</dataflow>
<dataflow id="242" from="start_V" to="StgValue_21" fromId="210" toId="21">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecTopModule" to="StgValue_22" fromId="243" toId="22">
</dataflow>
<dataflow id="246" from="averaging_str" to="StgValue_22" fromId="245" toId="22">
</dataflow>
<dataflow id="248" from="_ssdm_op_Read.ap_auto.i1" to="start_V_read" fromId="247" toId="23">
</dataflow>
<dataflow id="249" from="start_V" to="start_V_read" fromId="210" toId="23">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecResource" to="StgValue_24" fromId="250" toId="24">
</dataflow>
<dataflow id="252" from="o_data_V_data_V" to="StgValue_24" fromId="208" toId="24">
</dataflow>
<dataflow id="253" from="o_data_V_last_V" to="StgValue_24" fromId="209" toId="24">
</dataflow>
<dataflow id="255" from="p_str" to="StgValue_24" fromId="254" toId="24">
</dataflow>
<dataflow id="256" from="p_str" to="StgValue_24" fromId="254" toId="24">
</dataflow>
<dataflow id="257" from="p_str" to="StgValue_24" fromId="254" toId="24">
</dataflow>
<dataflow id="259" from="StgValue_258" to="StgValue_24" fromId="258" toId="24">
</dataflow>
<dataflow id="260" from="p_str" to="StgValue_24" fromId="254" toId="24">
</dataflow>
<dataflow id="261" from="p_str" to="StgValue_24" fromId="254" toId="24">
</dataflow>
<dataflow id="262" from="p_str" to="StgValue_24" fromId="254" toId="24">
</dataflow>
<dataflow id="263" from="p_str" to="StgValue_24" fromId="254" toId="24">
</dataflow>
<dataflow id="264" from="p_str" to="StgValue_24" fromId="254" toId="24">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecInterface" to="StgValue_25" fromId="265" toId="25">
</dataflow>
<dataflow id="268" from="StgValue_267" to="StgValue_25" fromId="267" toId="25">
</dataflow>
<dataflow id="270" from="p_str1" to="StgValue_25" fromId="269" toId="25">
</dataflow>
<dataflow id="271" from="StgValue_267" to="StgValue_25" fromId="267" toId="25">
</dataflow>
<dataflow id="272" from="StgValue_267" to="StgValue_25" fromId="267" toId="25">
</dataflow>
<dataflow id="273" from="p_str" to="StgValue_25" fromId="254" toId="25">
</dataflow>
<dataflow id="274" from="StgValue_267" to="StgValue_25" fromId="267" toId="25">
</dataflow>
<dataflow id="275" from="StgValue_267" to="StgValue_25" fromId="267" toId="25">
</dataflow>
<dataflow id="276" from="p_str" to="StgValue_25" fromId="254" toId="25">
</dataflow>
<dataflow id="277" from="p_str" to="StgValue_25" fromId="254" toId="25">
</dataflow>
<dataflow id="278" from="p_str" to="StgValue_25" fromId="254" toId="25">
</dataflow>
<dataflow id="279" from="StgValue_267" to="StgValue_25" fromId="267" toId="25">
</dataflow>
<dataflow id="280" from="StgValue_267" to="StgValue_25" fromId="267" toId="25">
</dataflow>
<dataflow id="281" from="StgValue_267" to="StgValue_25" fromId="267" toId="25">
</dataflow>
<dataflow id="282" from="StgValue_267" to="StgValue_25" fromId="267" toId="25">
</dataflow>
<dataflow id="283" from="p_str" to="StgValue_25" fromId="254" toId="25">
</dataflow>
<dataflow id="284" from="p_str" to="StgValue_25" fromId="254" toId="25">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecInterface" to="StgValue_26" fromId="265" toId="26">
</dataflow>
<dataflow id="286" from="o_data_V_data_V" to="StgValue_26" fromId="208" toId="26">
</dataflow>
<dataflow id="287" from="o_data_V_last_V" to="StgValue_26" fromId="209" toId="26">
</dataflow>
<dataflow id="289" from="p_str2" to="StgValue_26" fromId="288" toId="26">
</dataflow>
<dataflow id="290" from="StgValue_258" to="StgValue_26" fromId="258" toId="26">
</dataflow>
<dataflow id="291" from="StgValue_258" to="StgValue_26" fromId="258" toId="26">
</dataflow>
<dataflow id="293" from="p_str3" to="StgValue_26" fromId="292" toId="26">
</dataflow>
<dataflow id="294" from="StgValue_267" to="StgValue_26" fromId="267" toId="26">
</dataflow>
<dataflow id="295" from="StgValue_267" to="StgValue_26" fromId="267" toId="26">
</dataflow>
<dataflow id="296" from="p_str" to="StgValue_26" fromId="254" toId="26">
</dataflow>
<dataflow id="297" from="p_str" to="StgValue_26" fromId="254" toId="26">
</dataflow>
<dataflow id="298" from="p_str" to="StgValue_26" fromId="254" toId="26">
</dataflow>
<dataflow id="299" from="StgValue_267" to="StgValue_26" fromId="267" toId="26">
</dataflow>
<dataflow id="300" from="StgValue_267" to="StgValue_26" fromId="267" toId="26">
</dataflow>
<dataflow id="301" from="StgValue_267" to="StgValue_26" fromId="267" toId="26">
</dataflow>
<dataflow id="302" from="StgValue_267" to="StgValue_26" fromId="267" toId="26">
</dataflow>
<dataflow id="303" from="p_str" to="StgValue_26" fromId="254" toId="26">
</dataflow>
<dataflow id="304" from="p_str" to="StgValue_26" fromId="254" toId="26">
</dataflow>
<dataflow id="305" from="_ssdm_op_SpecInterface" to="StgValue_27" fromId="265" toId="27">
</dataflow>
<dataflow id="306" from="i_data_V_data_V" to="StgValue_27" fromId="206" toId="27">
</dataflow>
<dataflow id="307" from="i_data_V_last_V" to="StgValue_27" fromId="207" toId="27">
</dataflow>
<dataflow id="308" from="p_str2" to="StgValue_27" fromId="288" toId="27">
</dataflow>
<dataflow id="309" from="StgValue_258" to="StgValue_27" fromId="258" toId="27">
</dataflow>
<dataflow id="310" from="StgValue_258" to="StgValue_27" fromId="258" toId="27">
</dataflow>
<dataflow id="311" from="p_str3" to="StgValue_27" fromId="292" toId="27">
</dataflow>
<dataflow id="312" from="StgValue_267" to="StgValue_27" fromId="267" toId="27">
</dataflow>
<dataflow id="313" from="StgValue_267" to="StgValue_27" fromId="267" toId="27">
</dataflow>
<dataflow id="314" from="p_str" to="StgValue_27" fromId="254" toId="27">
</dataflow>
<dataflow id="315" from="p_str" to="StgValue_27" fromId="254" toId="27">
</dataflow>
<dataflow id="316" from="p_str" to="StgValue_27" fromId="254" toId="27">
</dataflow>
<dataflow id="317" from="StgValue_267" to="StgValue_27" fromId="267" toId="27">
</dataflow>
<dataflow id="318" from="StgValue_267" to="StgValue_27" fromId="267" toId="27">
</dataflow>
<dataflow id="319" from="StgValue_267" to="StgValue_27" fromId="267" toId="27">
</dataflow>
<dataflow id="320" from="StgValue_267" to="StgValue_27" fromId="267" toId="27">
</dataflow>
<dataflow id="321" from="p_str" to="StgValue_27" fromId="254" toId="27">
</dataflow>
<dataflow id="322" from="p_str" to="StgValue_27" fromId="254" toId="27">
</dataflow>
<dataflow id="324" from="_ssdm_op_SpecPipeline" to="StgValue_28" fromId="323" toId="28">
</dataflow>
<dataflow id="325" from="StgValue_258" to="StgValue_28" fromId="258" toId="28">
</dataflow>
<dataflow id="326" from="StgValue_258" to="StgValue_28" fromId="258" toId="28">
</dataflow>
<dataflow id="327" from="StgValue_258" to="StgValue_28" fromId="258" toId="28">
</dataflow>
<dataflow id="328" from="StgValue_267" to="StgValue_28" fromId="267" toId="28">
</dataflow>
<dataflow id="329" from="p_str" to="StgValue_28" fromId="254" toId="28">
</dataflow>
<dataflow id="331" from="_ssdm_op_SpecReset" to="StgValue_29" fromId="330" toId="29">
</dataflow>
<dataflow id="332" from="data_reg_i_V_0" to="StgValue_29" fromId="230" toId="29">
</dataflow>
<dataflow id="333" from="data_reg_i_V_1" to="StgValue_29" fromId="229" toId="29">
</dataflow>
<dataflow id="334" from="data_reg_i_V_2" to="StgValue_29" fromId="228" toId="29">
</dataflow>
<dataflow id="335" from="data_reg_i_V_3" to="StgValue_29" fromId="227" toId="29">
</dataflow>
<dataflow id="336" from="data_reg_i_V_4" to="StgValue_29" fromId="226" toId="29">
</dataflow>
<dataflow id="337" from="data_reg_i_V_5" to="StgValue_29" fromId="225" toId="29">
</dataflow>
<dataflow id="338" from="data_reg_i_V_6" to="StgValue_29" fromId="224" toId="29">
</dataflow>
<dataflow id="339" from="data_reg_i_V_7" to="StgValue_29" fromId="223" toId="29">
</dataflow>
<dataflow id="340" from="data_reg_i_V_8" to="StgValue_29" fromId="222" toId="29">
</dataflow>
<dataflow id="341" from="data_reg_i_V_9" to="StgValue_29" fromId="221" toId="29">
</dataflow>
<dataflow id="342" from="data_reg_i_V_10" to="StgValue_29" fromId="220" toId="29">
</dataflow>
<dataflow id="343" from="data_reg_i_V_11" to="StgValue_29" fromId="213" toId="29">
</dataflow>
<dataflow id="344" from="data_reg_i_V_12" to="StgValue_29" fromId="219" toId="29">
</dataflow>
<dataflow id="345" from="data_reg_i_V_13" to="StgValue_29" fromId="218" toId="29">
</dataflow>
<dataflow id="346" from="data_reg_i_V_14" to="StgValue_29" fromId="216" toId="29">
</dataflow>
<dataflow id="347" from="data_reg_i_V_15" to="StgValue_29" fromId="217" toId="29">
</dataflow>
<dataflow id="348" from="StgValue_258" to="StgValue_29" fromId="258" toId="29">
</dataflow>
<dataflow id="349" from="p_str" to="StgValue_29" fromId="254" toId="29">
</dataflow>
<dataflow id="350" from="_ssdm_op_SpecReset" to="StgValue_30" fromId="330" toId="30">
</dataflow>
<dataflow id="351" from="data_reg_q_V" to="StgValue_30" fromId="231" toId="30">
</dataflow>
<dataflow id="352" from="StgValue_258" to="StgValue_30" fromId="258" toId="30">
</dataflow>
<dataflow id="353" from="p_str" to="StgValue_30" fromId="254" toId="30">
</dataflow>
<dataflow id="354" from="_ssdm_op_SpecReset" to="StgValue_31" fromId="330" toId="31">
</dataflow>
<dataflow id="355" from="StgValue_258" to="StgValue_31" fromId="258" toId="31">
</dataflow>
<dataflow id="356" from="p_str" to="StgValue_31" fromId="254" toId="31">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecReset" to="StgValue_32" fromId="330" toId="32">
</dataflow>
<dataflow id="358" from="firstLoad_V" to="StgValue_32" fromId="215" toId="32">
</dataflow>
<dataflow id="359" from="StgValue_258" to="StgValue_32" fromId="258" toId="32">
</dataflow>
<dataflow id="360" from="p_str" to="StgValue_32" fromId="254" toId="32">
</dataflow>
<dataflow id="361" from="_ssdm_op_SpecReset" to="StgValue_33" fromId="330" toId="33">
</dataflow>
<dataflow id="362" from="StgValue_258" to="StgValue_33" fromId="258" toId="33">
</dataflow>
<dataflow id="363" from="p_str" to="StgValue_33" fromId="254" toId="33">
</dataflow>
<dataflow id="364" from="_ssdm_op_SpecReset" to="StgValue_34" fromId="330" toId="34">
</dataflow>
<dataflow id="365" from="currentState" to="StgValue_34" fromId="214" toId="34">
</dataflow>
<dataflow id="366" from="StgValue_258" to="StgValue_34" fromId="258" toId="34">
</dataflow>
<dataflow id="367" from="p_str" to="StgValue_34" fromId="254" toId="34">
</dataflow>
<dataflow id="368" from="currentwrState" to="currentwrState_load" fromId="211" toId="35">
</dataflow>
<dataflow id="369" from="_ssdm_op_SpecReset" to="StgValue_36" fromId="330" toId="36">
</dataflow>
<dataflow id="370" from="currentwrState" to="StgValue_36" fromId="211" toId="36">
</dataflow>
<dataflow id="371" from="StgValue_258" to="StgValue_36" fromId="258" toId="36">
</dataflow>
<dataflow id="372" from="p_str" to="StgValue_36" fromId="254" toId="36">
</dataflow>
<dataflow id="373" from="data_valid_reg_V" to="p_Val2_s" fromId="212" toId="37">
</dataflow>
<dataflow id="374" from="data_reg_i_V_11" to="data_reg_i_V_11_load" fromId="213" toId="38">
</dataflow>
<dataflow id="375" from="currentwrState_load" to="StgValue_39" fromId="35" toId="39">
</dataflow>
<dataflow id="377" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_1" fromId="376" toId="40">
</dataflow>
<dataflow id="378" from="p_Val2_s" to="tmp_1" fromId="37" toId="40">
</dataflow>
<dataflow id="380" from="StgValue_379" to="tmp_1" fromId="379" toId="40">
</dataflow>
<dataflow id="381" from="tmp_1" to="StgValue_41" fromId="40" toId="41">
</dataflow>
<dataflow id="383" from="StgValue_382" to="StgValue_42" fromId="382" toId="42">
</dataflow>
<dataflow id="384" from="currentwrState" to="StgValue_42" fromId="211" toId="42">
</dataflow>
<dataflow id="386" from="StgValue_385" to="data_reg_q_V_load" fromId="385" toId="45">
</dataflow>
<dataflow id="387" from="p_Val2_s" to="tmp_2" fromId="37" toId="46">
</dataflow>
<dataflow id="389" from="llvm.part.set.i24.i23" to="p_Result_4" fromId="388" toId="47">
</dataflow>
<dataflow id="390" from="p_Val2_s" to="p_Result_4" fromId="37" toId="47">
</dataflow>
<dataflow id="391" from="tmp_2" to="p_Result_4" fromId="46" toId="47">
</dataflow>
<dataflow id="392" from="StgValue_258" to="p_Result_4" fromId="258" toId="47">
</dataflow>
<dataflow id="394" from="StgValue_393" to="p_Result_4" fromId="393" toId="47">
</dataflow>
<dataflow id="395" from="currentState" to="currentState_load" fromId="214" toId="48">
</dataflow>
<dataflow id="396" from="firstLoad_V" to="firstLoad_V_load" fromId="215" toId="49">
</dataflow>
<dataflow id="397" from="currentState_load" to="StgValue_50" fromId="48" toId="50">
</dataflow>
<dataflow id="398" from="start_V_read" to="StgValue_51" fromId="23" toId="51">
</dataflow>
<dataflow id="400" from="_ssdm_op_NbReadReq.axis.i32P.i1P" to="tmp" fromId="399" toId="52">
</dataflow>
<dataflow id="401" from="i_data_V_data_V" to="tmp" fromId="206" toId="52">
</dataflow>
<dataflow id="402" from="i_data_V_last_V" to="tmp" fromId="207" toId="52">
</dataflow>
<dataflow id="403" from="StgValue_258" to="tmp" fromId="258" toId="52">
</dataflow>
<dataflow id="404" from="tmp" to="StgValue_53" fromId="52" toId="53">
</dataflow>
<dataflow id="405" from="firstLoad_V_load" to="StgValue_54" fromId="49" toId="54">
</dataflow>
<dataflow id="407" from="StgValue_406" to="data_reg_q_V_load_1" fromId="406" toId="55">
</dataflow>
<dataflow id="408" from="StgValue_385" to="data_reg_q_V_load" fromId="385" toId="56">
</dataflow>
<dataflow id="410" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="p_Result_3" fromId="409" toId="57">
</dataflow>
<dataflow id="411" from="data_reg_i_V_11_load" to="p_Result_3" fromId="38" toId="57">
</dataflow>
<dataflow id="412" from="data_reg_q_V_load" to="p_Result_3" fromId="56" toId="57">
</dataflow>
<dataflow id="414" from="_ssdm_op_Write.axis.volatile.i32P.i1P" to="StgValue_58" fromId="413" toId="58">
</dataflow>
<dataflow id="415" from="o_data_V_data_V" to="StgValue_58" fromId="208" toId="58">
</dataflow>
<dataflow id="416" from="o_data_V_last_V" to="StgValue_58" fromId="209" toId="58">
</dataflow>
<dataflow id="417" from="p_Result_3" to="StgValue_58" fromId="57" toId="58">
</dataflow>
<dataflow id="419" from="StgValue_418" to="StgValue_58" fromId="418" toId="58">
</dataflow>
<dataflow id="420" from="data_reg_i_V_14" to="data_reg_i_V_14_load" fromId="216" toId="59">
</dataflow>
<dataflow id="421" from="data_reg_i_V_14_load" to="StgValue_60" fromId="59" toId="60">
</dataflow>
<dataflow id="422" from="data_reg_i_V_15" to="StgValue_60" fromId="217" toId="60">
</dataflow>
<dataflow id="423" from="StgValue_406" to="data_reg_q_V_load_1" fromId="406" toId="61">
</dataflow>
<dataflow id="424" from="data_reg_i_V_13" to="data_reg_i_V_13_load" fromId="218" toId="62">
</dataflow>
<dataflow id="425" from="data_reg_i_V_13_load" to="StgValue_63" fromId="62" toId="63">
</dataflow>
<dataflow id="426" from="data_reg_i_V_14" to="StgValue_63" fromId="216" toId="63">
</dataflow>
<dataflow id="428" from="StgValue_427" to="data_reg_q_V_load_2" fromId="427" toId="64">
</dataflow>
<dataflow id="429" from="data_reg_i_V_12" to="data_reg_i_V_12_load" fromId="219" toId="65">
</dataflow>
<dataflow id="430" from="data_reg_i_V_12_load" to="StgValue_66" fromId="65" toId="66">
</dataflow>
<dataflow id="431" from="data_reg_i_V_13" to="StgValue_66" fromId="218" toId="66">
</dataflow>
<dataflow id="433" from="StgValue_432" to="data_reg_q_V_load_3" fromId="432" toId="67">
</dataflow>
<dataflow id="434" from="data_reg_i_V_11_load" to="StgValue_68" fromId="38" toId="68">
</dataflow>
<dataflow id="435" from="data_reg_i_V_12" to="StgValue_68" fromId="219" toId="68">
</dataflow>
<dataflow id="436" from="_ssdm_op_Write.axis.volatile.i32P.i1P" to="StgValue_69" fromId="413" toId="69">
</dataflow>
<dataflow id="437" from="o_data_V_data_V" to="StgValue_69" fromId="208" toId="69">
</dataflow>
<dataflow id="438" from="o_data_V_last_V" to="StgValue_69" fromId="209" toId="69">
</dataflow>
<dataflow id="439" from="p_Result_3" to="StgValue_69" fromId="57" toId="69">
</dataflow>
<dataflow id="440" from="StgValue_418" to="StgValue_69" fromId="418" toId="69">
</dataflow>
<dataflow id="441" from="StgValue_427" to="data_reg_q_V_load_2" fromId="427" toId="70">
</dataflow>
<dataflow id="442" from="StgValue_432" to="data_reg_q_V_load_3" fromId="432" toId="71">
</dataflow>
<dataflow id="443" from="StgValue_385" to="data_reg_q_V_load_4" fromId="385" toId="72">
</dataflow>
<dataflow id="445" from="StgValue_444" to="data_reg_q_V_load_5" fromId="444" toId="73">
</dataflow>
<dataflow id="446" from="StgValue_385" to="data_reg_q_V_load_4" fromId="385" toId="74">
</dataflow>
<dataflow id="447" from="StgValue_444" to="data_reg_q_V_load_5" fromId="444" toId="75">
</dataflow>
<dataflow id="449" from="StgValue_448" to="data_reg_q_V_load_6" fromId="448" toId="76">
</dataflow>
<dataflow id="451" from="StgValue_450" to="data_reg_q_V_load_7" fromId="450" toId="77">
</dataflow>
<dataflow id="452" from="StgValue_448" to="data_reg_q_V_load_6" fromId="448" toId="78">
</dataflow>
<dataflow id="453" from="StgValue_450" to="data_reg_q_V_load_7" fromId="450" toId="79">
</dataflow>
<dataflow id="455" from="StgValue_454" to="data_reg_q_V_load_8" fromId="454" toId="80">
</dataflow>
<dataflow id="457" from="StgValue_456" to="data_reg_q_V_load_9" fromId="456" toId="81">
</dataflow>
<dataflow id="458" from="StgValue_454" to="data_reg_q_V_load_8" fromId="454" toId="82">
</dataflow>
<dataflow id="459" from="StgValue_456" to="data_reg_q_V_load_9" fromId="456" toId="83">
</dataflow>
<dataflow id="461" from="StgValue_460" to="data_reg_q_V_load_10" fromId="460" toId="84">
</dataflow>
<dataflow id="463" from="StgValue_462" to="data_reg_q_V_load_11" fromId="462" toId="85">
</dataflow>
<dataflow id="464" from="StgValue_460" to="data_reg_q_V_load_10" fromId="460" toId="86">
</dataflow>
<dataflow id="465" from="StgValue_462" to="data_reg_q_V_load_11" fromId="462" toId="87">
</dataflow>
<dataflow id="467" from="StgValue_466" to="data_reg_q_V_load_12" fromId="466" toId="88">
</dataflow>
<dataflow id="469" from="StgValue_468" to="data_reg_q_V_load_13" fromId="468" toId="89">
</dataflow>
<dataflow id="470" from="StgValue_466" to="data_reg_q_V_load_12" fromId="466" toId="90">
</dataflow>
<dataflow id="471" from="StgValue_468" to="data_reg_q_V_load_13" fromId="468" toId="91">
</dataflow>
<dataflow id="473" from="StgValue_472" to="data_reg_q_V_load_14" fromId="472" toId="92">
</dataflow>
<dataflow id="475" from="StgValue_474" to="data_reg_q_V_load_15" fromId="474" toId="93">
</dataflow>
<dataflow id="476" from="data_reg_q_V_load_1" to="StgValue_94" fromId="61" toId="94">
</dataflow>
<dataflow id="478" from="StgValue_477" to="StgValue_94" fromId="477" toId="94">
</dataflow>
<dataflow id="479" from="data_reg_q_V_load_2" to="StgValue_95" fromId="70" toId="95">
</dataflow>
<dataflow id="480" from="StgValue_406" to="StgValue_95" fromId="406" toId="95">
</dataflow>
<dataflow id="481" from="StgValue_472" to="data_reg_q_V_load_14" fromId="472" toId="96">
</dataflow>
<dataflow id="482" from="StgValue_474" to="data_reg_q_V_load_15" fromId="474" toId="97">
</dataflow>
<dataflow id="483" from="data_reg_q_V_load_3" to="StgValue_98" fromId="71" toId="98">
</dataflow>
<dataflow id="484" from="StgValue_427" to="StgValue_98" fromId="427" toId="98">
</dataflow>
<dataflow id="485" from="data_reg_q_V_load_4" to="StgValue_99" fromId="74" toId="99">
</dataflow>
<dataflow id="486" from="StgValue_432" to="StgValue_99" fromId="432" toId="99">
</dataflow>
<dataflow id="487" from="data_reg_q_V_load_5" to="StgValue_100" fromId="75" toId="100">
</dataflow>
<dataflow id="488" from="StgValue_385" to="StgValue_100" fromId="385" toId="100">
</dataflow>
<dataflow id="489" from="data_reg_q_V_load_6" to="StgValue_101" fromId="78" toId="101">
</dataflow>
<dataflow id="490" from="StgValue_444" to="StgValue_101" fromId="444" toId="101">
</dataflow>
<dataflow id="491" from="data_reg_q_V_load_7" to="StgValue_102" fromId="79" toId="102">
</dataflow>
<dataflow id="492" from="StgValue_448" to="StgValue_102" fromId="448" toId="102">
</dataflow>
<dataflow id="493" from="data_reg_q_V_load_8" to="StgValue_103" fromId="82" toId="103">
</dataflow>
<dataflow id="494" from="StgValue_450" to="StgValue_103" fromId="450" toId="103">
</dataflow>
<dataflow id="495" from="data_reg_q_V_load_9" to="StgValue_104" fromId="83" toId="104">
</dataflow>
<dataflow id="496" from="StgValue_454" to="StgValue_104" fromId="454" toId="104">
</dataflow>
<dataflow id="497" from="data_reg_q_V_load_10" to="StgValue_105" fromId="86" toId="105">
</dataflow>
<dataflow id="498" from="StgValue_456" to="StgValue_105" fromId="456" toId="105">
</dataflow>
<dataflow id="499" from="data_reg_q_V_load_11" to="StgValue_106" fromId="87" toId="106">
</dataflow>
<dataflow id="500" from="StgValue_460" to="StgValue_106" fromId="460" toId="106">
</dataflow>
<dataflow id="501" from="data_reg_q_V_load_12" to="StgValue_107" fromId="90" toId="107">
</dataflow>
<dataflow id="502" from="StgValue_462" to="StgValue_107" fromId="462" toId="107">
</dataflow>
<dataflow id="503" from="StgValue_382" to="StgValue_108" fromId="382" toId="108">
</dataflow>
<dataflow id="504" from="currentState" to="StgValue_108" fromId="214" toId="108">
</dataflow>
<dataflow id="505" from="StgValue_382" to="StgValue_110" fromId="382" toId="110">
</dataflow>
<dataflow id="506" from="firstLoad_V" to="StgValue_110" fromId="215" toId="110">
</dataflow>
<dataflow id="507" from="p_Val2_s" to="p_Result_s" fromId="37" toId="112">
</dataflow>
<dataflow id="509" from="StgValue_508" to="p_Result_s" fromId="508" toId="112">
</dataflow>
<dataflow id="510" from="data_reg_q_V_load_13" to="StgValue_114" fromId="91" toId="114">
</dataflow>
<dataflow id="511" from="StgValue_466" to="StgValue_114" fromId="466" toId="114">
</dataflow>
<dataflow id="512" from="data_reg_q_V_load_14" to="StgValue_115" fromId="96" toId="115">
</dataflow>
<dataflow id="513" from="StgValue_468" to="StgValue_115" fromId="468" toId="115">
</dataflow>
<dataflow id="514" from="data_reg_i_V_10" to="data_reg_i_V_10_load" fromId="220" toId="117">
</dataflow>
<dataflow id="515" from="data_reg_i_V_10_load" to="StgValue_118" fromId="117" toId="118">
</dataflow>
<dataflow id="516" from="data_reg_i_V_11" to="StgValue_118" fromId="213" toId="118">
</dataflow>
<dataflow id="517" from="data_reg_i_V_9" to="data_reg_i_V_9_load" fromId="221" toId="119">
</dataflow>
<dataflow id="518" from="data_reg_i_V_9_load" to="StgValue_120" fromId="119" toId="120">
</dataflow>
<dataflow id="519" from="data_reg_i_V_10" to="StgValue_120" fromId="220" toId="120">
</dataflow>
<dataflow id="520" from="data_reg_i_V_8" to="data_reg_i_V_8_load" fromId="222" toId="121">
</dataflow>
<dataflow id="521" from="data_reg_i_V_8_load" to="StgValue_122" fromId="121" toId="122">
</dataflow>
<dataflow id="522" from="data_reg_i_V_9" to="StgValue_122" fromId="221" toId="122">
</dataflow>
<dataflow id="523" from="data_reg_i_V_7" to="data_reg_i_V_7_load" fromId="223" toId="123">
</dataflow>
<dataflow id="524" from="data_reg_i_V_7_load" to="StgValue_124" fromId="123" toId="124">
</dataflow>
<dataflow id="525" from="data_reg_i_V_8" to="StgValue_124" fromId="222" toId="124">
</dataflow>
<dataflow id="526" from="data_reg_i_V_6" to="data_reg_i_V_6_load" fromId="224" toId="125">
</dataflow>
<dataflow id="527" from="data_reg_i_V_6_load" to="StgValue_126" fromId="125" toId="126">
</dataflow>
<dataflow id="528" from="data_reg_i_V_7" to="StgValue_126" fromId="223" toId="126">
</dataflow>
<dataflow id="529" from="data_reg_i_V_5" to="data_reg_i_V_5_load" fromId="225" toId="127">
</dataflow>
<dataflow id="530" from="data_reg_i_V_5_load" to="StgValue_128" fromId="127" toId="128">
</dataflow>
<dataflow id="531" from="data_reg_i_V_6" to="StgValue_128" fromId="224" toId="128">
</dataflow>
<dataflow id="532" from="data_reg_i_V_4" to="data_reg_i_V_4_load" fromId="226" toId="129">
</dataflow>
<dataflow id="533" from="data_reg_i_V_4_load" to="StgValue_130" fromId="129" toId="130">
</dataflow>
<dataflow id="534" from="data_reg_i_V_5" to="StgValue_130" fromId="225" toId="130">
</dataflow>
<dataflow id="535" from="data_reg_i_V_3" to="data_reg_i_V_3_load" fromId="227" toId="131">
</dataflow>
<dataflow id="536" from="data_reg_i_V_3_load" to="StgValue_132" fromId="131" toId="132">
</dataflow>
<dataflow id="537" from="data_reg_i_V_4" to="StgValue_132" fromId="226" toId="132">
</dataflow>
<dataflow id="538" from="data_reg_i_V_2" to="data_reg_i_V_2_load" fromId="228" toId="133">
</dataflow>
<dataflow id="539" from="data_reg_i_V_2_load" to="StgValue_134" fromId="133" toId="134">
</dataflow>
<dataflow id="540" from="data_reg_i_V_3" to="StgValue_134" fromId="227" toId="134">
</dataflow>
<dataflow id="541" from="data_reg_i_V_1" to="data_reg_i_V_1_load" fromId="229" toId="135">
</dataflow>
<dataflow id="542" from="data_reg_i_V_1_load" to="StgValue_136" fromId="135" toId="136">
</dataflow>
<dataflow id="543" from="data_reg_i_V_2" to="StgValue_136" fromId="228" toId="136">
</dataflow>
<dataflow id="544" from="data_reg_i_V_0" to="data_reg_i_V_0_load" fromId="230" toId="137">
</dataflow>
<dataflow id="545" from="data_reg_i_V_0_load" to="StgValue_138" fromId="137" toId="138">
</dataflow>
<dataflow id="546" from="data_reg_i_V_1" to="StgValue_138" fromId="229" toId="138">
</dataflow>
<dataflow id="547" from="data_reg_q_V_load_15" to="StgValue_139" fromId="97" toId="139">
</dataflow>
<dataflow id="548" from="StgValue_472" to="StgValue_139" fromId="472" toId="139">
</dataflow>
<dataflow id="550" from="_ssdm_op_Read.axis.volatile.i32P.i1P" to="empty" fromId="549" toId="141">
</dataflow>
<dataflow id="551" from="i_data_V_data_V" to="empty" fromId="206" toId="141">
</dataflow>
<dataflow id="552" from="i_data_V_last_V" to="empty" fromId="207" toId="141">
</dataflow>
<dataflow id="553" from="empty" to="tmp_data_V" fromId="141" toId="142">
</dataflow>
<dataflow id="554" from="tmp_data_V" to="tmp_4" fromId="142" toId="143">
</dataflow>
<dataflow id="555" from="tmp_4" to="StgValue_144" fromId="143" toId="144">
</dataflow>
<dataflow id="556" from="StgValue_474" to="StgValue_144" fromId="474" toId="144">
</dataflow>
<dataflow id="558" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="p_Result_2" fromId="557" toId="145">
</dataflow>
<dataflow id="559" from="tmp_data_V" to="p_Result_2" fromId="142" toId="145">
</dataflow>
<dataflow id="561" from="StgValue_560" to="p_Result_2" fromId="560" toId="145">
</dataflow>
<dataflow id="563" from="StgValue_562" to="p_Result_2" fromId="562" toId="145">
</dataflow>
<dataflow id="564" from="p_Result_2" to="StgValue_146" fromId="145" toId="146">
</dataflow>
<dataflow id="565" from="data_reg_i_V_0" to="StgValue_146" fromId="230" toId="146">
</dataflow>
<dataflow id="567" from="_ssdm_op_BitConcatenate.i24.i23.i1" to="p_Result_1" fromId="566" toId="147">
</dataflow>
<dataflow id="568" from="tmp_2" to="p_Result_1" fromId="46" toId="147">
</dataflow>
<dataflow id="569" from="StgValue_382" to="p_Result_1" fromId="382" toId="147">
</dataflow>
<dataflow id="571" from="StgValue_570" to="StgValue_148" fromId="570" toId="148">
</dataflow>
<dataflow id="572" from="firstLoad_V" to="StgValue_148" fromId="215" toId="148">
</dataflow>
<dataflow id="573" from="p_Result_4" to="data_valid_reg_V_new_1" fromId="47" toId="150">
<condition id="115">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="574" from="StgValue_111" to="data_valid_reg_V_new_1" fromId="111" toId="150">
</dataflow>
<dataflow id="575" from="p_Result_1" to="data_valid_reg_V_new_1" fromId="147" toId="150">
<condition id="117">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="576" from="StgValue_149" to="data_valid_reg_V_new_1" fromId="149" toId="150">
</dataflow>
<dataflow id="577" from="p_Result_s" to="data_valid_reg_V_new_1" fromId="112" toId="150">
<condition id="118">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="578" from="StgValue_113" to="data_valid_reg_V_new_1" fromId="113" toId="150">
</dataflow>
<dataflow id="579" from="data_valid_reg_V_new_1" to="StgValue_151" fromId="150" toId="151">
</dataflow>
<dataflow id="580" from="data_valid_reg_V" to="StgValue_151" fromId="212" toId="151">
</dataflow>
<dataflow id="581" from="currentwrState_load" to="StgValue_1" fromId="35" toId="1">
</dataflow>
<dataflow id="582" from="tmp_1" to="StgValue_1" fromId="40" toId="1">
</dataflow>
<dataflow id="583" from="currentState_load" to="StgValue_1" fromId="48" toId="1">
</dataflow>
<dataflow id="584" from="tmp" to="StgValue_1" fromId="52" toId="1">
</dataflow>
<dataflow id="585" from="firstLoad_V_load" to="StgValue_1" fromId="49" toId="1">
</dataflow>
<dataflow id="586" from="currentwrState_load" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="587" from="currentState_load" to="StgValue_2" fromId="48" toId="2">
</dataflow>
<dataflow id="588" from="tmp" to="StgValue_2" fromId="52" toId="2">
</dataflow>
<dataflow id="589" from="firstLoad_V_load" to="StgValue_2" fromId="49" toId="2">
</dataflow>
<dataflow id="590" from="currentwrState_load" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="591" from="currentState_load" to="StgValue_3" fromId="48" toId="3">
</dataflow>
<dataflow id="592" from="tmp" to="StgValue_3" fromId="52" toId="3">
</dataflow>
<dataflow id="593" from="firstLoad_V_load" to="StgValue_3" fromId="49" toId="3">
</dataflow>
<dataflow id="594" from="currentState_load" to="StgValue_4" fromId="48" toId="4">
</dataflow>
<dataflow id="595" from="tmp" to="StgValue_4" fromId="52" toId="4">
</dataflow>
<dataflow id="596" from="firstLoad_V_load" to="StgValue_4" fromId="49" toId="4">
</dataflow>
<dataflow id="597" from="currentState_load" to="StgValue_5" fromId="48" toId="5">
</dataflow>
<dataflow id="598" from="tmp" to="StgValue_5" fromId="52" toId="5">
</dataflow>
<dataflow id="599" from="firstLoad_V_load" to="StgValue_5" fromId="49" toId="5">
</dataflow>
<dataflow id="600" from="currentState_load" to="StgValue_6" fromId="48" toId="6">
</dataflow>
<dataflow id="601" from="tmp" to="StgValue_6" fromId="52" toId="6">
</dataflow>
<dataflow id="602" from="firstLoad_V_load" to="StgValue_6" fromId="49" toId="6">
</dataflow>
<dataflow id="603" from="currentState_load" to="StgValue_7" fromId="48" toId="7">
</dataflow>
<dataflow id="604" from="tmp" to="StgValue_7" fromId="52" toId="7">
</dataflow>
<dataflow id="605" from="firstLoad_V_load" to="StgValue_7" fromId="49" toId="7">
</dataflow>
<dataflow id="606" from="currentState_load" to="StgValue_8" fromId="48" toId="8">
</dataflow>
<dataflow id="607" from="tmp" to="StgValue_8" fromId="52" toId="8">
</dataflow>
<dataflow id="608" from="firstLoad_V_load" to="StgValue_8" fromId="49" toId="8">
</dataflow>
<dataflow id="609" from="currentState_load" to="StgValue_9" fromId="48" toId="9">
</dataflow>
<dataflow id="610" from="tmp" to="StgValue_9" fromId="52" toId="9">
</dataflow>
<dataflow id="611" from="firstLoad_V_load" to="StgValue_9" fromId="49" toId="9">
</dataflow>
<dataflow id="612" from="currentState_load" to="StgValue_10" fromId="48" toId="10">
</dataflow>
<dataflow id="613" from="tmp" to="StgValue_10" fromId="52" toId="10">
</dataflow>
<dataflow id="614" from="firstLoad_V_load" to="StgValue_10" fromId="49" toId="10">
</dataflow>
<dataflow id="615" from="currentState_load" to="StgValue_11" fromId="48" toId="11">
</dataflow>
<dataflow id="616" from="tmp" to="StgValue_11" fromId="52" toId="11">
</dataflow>
<dataflow id="617" from="firstLoad_V_load" to="StgValue_11" fromId="49" toId="11">
</dataflow>
<dataflow id="618" from="currentState_load" to="StgValue_12" fromId="48" toId="12">
</dataflow>
<dataflow id="619" from="tmp" to="StgValue_12" fromId="52" toId="12">
</dataflow>
<dataflow id="620" from="firstLoad_V_load" to="StgValue_12" fromId="49" toId="12">
</dataflow>
<dataflow id="621" from="currentState_load" to="StgValue_13" fromId="48" toId="13">
</dataflow>
<dataflow id="622" from="tmp" to="StgValue_13" fromId="52" toId="13">
</dataflow>
<dataflow id="623" from="firstLoad_V_load" to="StgValue_13" fromId="49" toId="13">
</dataflow>
<dataflow id="624" from="currentState_load" to="StgValue_14" fromId="48" toId="14">
</dataflow>
<dataflow id="625" from="tmp" to="StgValue_14" fromId="52" toId="14">
</dataflow>
<dataflow id="626" from="firstLoad_V_load" to="StgValue_14" fromId="49" toId="14">
</dataflow>
<dataflow id="627" from="currentState_load" to="StgValue_15" fromId="48" toId="15">
</dataflow>
<dataflow id="628" from="start_V_read" to="StgValue_15" fromId="23" toId="15">
</dataflow>
<dataflow id="629" from="tmp" to="StgValue_15" fromId="52" toId="15">
</dataflow>
<dataflow id="630" from="firstLoad_V_load" to="StgValue_15" fromId="49" toId="15">
</dataflow>
<dataflow id="631" from="currentwrState_load" to="StgValue_16" fromId="35" toId="16">
</dataflow>
<dataflow id="632" from="currentState_load" to="StgValue_16" fromId="48" toId="16">
</dataflow>
<dataflow id="633" from="tmp" to="StgValue_16" fromId="52" toId="16">
</dataflow>
<dataflow id="634" from="firstLoad_V_load" to="StgValue_16" fromId="49" toId="16">
</dataflow>
</dataflows>


</stg>
