$comment
	File created using the following command:
		vcd file processador_mips_8_bits.msim.vcd -direction
$end
$date
	Sun Mar 13 16:51:29 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module pc_vhd_vec_tst $end
$var wire 1 ! beq [1] $end
$var wire 1 " beq [0] $end
$var wire 1 # beq_f [1] $end
$var wire 1 $ beq_f [0] $end
$var wire 1 % indice_entrada [7] $end
$var wire 1 & indice_entrada [6] $end
$var wire 1 ' indice_entrada [5] $end
$var wire 1 ( indice_entrada [4] $end
$var wire 1 ) indice_entrada [3] $end
$var wire 1 * indice_entrada [2] $end
$var wire 1 + indice_entrada [1] $end
$var wire 1 , indice_entrada [0] $end
$var wire 1 - indice_saida [7] $end
$var wire 1 . indice_saida [6] $end
$var wire 1 / indice_saida [5] $end
$var wire 1 0 indice_saida [4] $end
$var wire 1 1 indice_saida [3] $end
$var wire 1 2 indice_saida [2] $end
$var wire 1 3 indice_saida [1] $end
$var wire 1 4 indice_saida [0] $end
$var wire 1 5 loop_valor [3] $end
$var wire 1 6 loop_valor [2] $end
$var wire 1 7 loop_valor [1] $end
$var wire 1 8 loop_valor [0] $end
$var wire 1 9 salto_f [1] $end
$var wire 1 : salto_f [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_beq [1] $end
$var wire 1 E ww_beq [0] $end
$var wire 1 F ww_loop_valor [3] $end
$var wire 1 G ww_loop_valor [2] $end
$var wire 1 H ww_loop_valor [1] $end
$var wire 1 I ww_loop_valor [0] $end
$var wire 1 J ww_beq_f [1] $end
$var wire 1 K ww_beq_f [0] $end
$var wire 1 L ww_salto_f [1] $end
$var wire 1 M ww_salto_f [0] $end
$var wire 1 N ww_indice_entrada [7] $end
$var wire 1 O ww_indice_entrada [6] $end
$var wire 1 P ww_indice_entrada [5] $end
$var wire 1 Q ww_indice_entrada [4] $end
$var wire 1 R ww_indice_entrada [3] $end
$var wire 1 S ww_indice_entrada [2] $end
$var wire 1 T ww_indice_entrada [1] $end
$var wire 1 U ww_indice_entrada [0] $end
$var wire 1 V ww_indice_saida [7] $end
$var wire 1 W ww_indice_saida [6] $end
$var wire 1 X ww_indice_saida [5] $end
$var wire 1 Y ww_indice_saida [4] $end
$var wire 1 Z ww_indice_saida [3] $end
$var wire 1 [ ww_indice_saida [2] $end
$var wire 1 \ ww_indice_saida [1] $end
$var wire 1 ] ww_indice_saida [0] $end
$var wire 1 ^ \beq_f[0]~input_o\ $end
$var wire 1 _ \beq_f[1]~input_o\ $end
$var wire 1 ` \indice_saida[0]~output_o\ $end
$var wire 1 a \indice_saida[1]~output_o\ $end
$var wire 1 b \indice_saida[2]~output_o\ $end
$var wire 1 c \indice_saida[3]~output_o\ $end
$var wire 1 d \indice_saida[4]~output_o\ $end
$var wire 1 e \indice_saida[5]~output_o\ $end
$var wire 1 f \indice_saida[6]~output_o\ $end
$var wire 1 g \indice_saida[7]~output_o\ $end
$var wire 1 h \salto_f[0]~input_o\ $end
$var wire 1 i \salto_f[1]~input_o\ $end
$var wire 1 j \indice_entrada[0]~input_o\ $end
$var wire 1 k \Add3~1_sumout\ $end
$var wire 1 l \beq[0]~input_o\ $end
$var wire 1 m \Add0~32_combout\ $end
$var wire 1 n \loop_valor[0]~input_o\ $end
$var wire 1 o \Add0~1_sumout\ $end
$var wire 1 p \Mux7~0_combout\ $end
$var wire 1 q \indice_entrada[1]~input_o\ $end
$var wire 1 r \Add3~2\ $end
$var wire 1 s \Add3~5_sumout\ $end
$var wire 1 t \beq[1]~input_o\ $end
$var wire 1 u \loop_valor[1]~input_o\ $end
$var wire 1 v \Add0~2\ $end
$var wire 1 w \Add0~5_sumout\ $end
$var wire 1 x \Mux6~0_combout\ $end
$var wire 1 y \indice_entrada[2]~input_o\ $end
$var wire 1 z \Add3~6\ $end
$var wire 1 { \Add3~9_sumout\ $end
$var wire 1 | \loop_valor[2]~input_o\ $end
$var wire 1 } \Add0~6\ $end
$var wire 1 ~ \Add0~9_sumout\ $end
$var wire 1 !! \Mux5~0_combout\ $end
$var wire 1 "! \indice_entrada[3]~input_o\ $end
$var wire 1 #! \Add3~10\ $end
$var wire 1 $! \Add3~13_sumout\ $end
$var wire 1 %! \loop_valor[3]~input_o\ $end
$var wire 1 &! \Add0~10\ $end
$var wire 1 '! \Add0~13_sumout\ $end
$var wire 1 (! \Mux4~0_combout\ $end
$var wire 1 )! \indice_entrada[4]~input_o\ $end
$var wire 1 *! \Add3~14\ $end
$var wire 1 +! \Add3~17_sumout\ $end
$var wire 1 ,! \Add0~14\ $end
$var wire 1 -! \Add0~17_sumout\ $end
$var wire 1 .! \Mux3~0_combout\ $end
$var wire 1 /! \indice_entrada[5]~input_o\ $end
$var wire 1 0! \Add3~18\ $end
$var wire 1 1! \Add3~21_sumout\ $end
$var wire 1 2! \Add0~18\ $end
$var wire 1 3! \Add0~21_sumout\ $end
$var wire 1 4! \Mux2~0_combout\ $end
$var wire 1 5! \indice_entrada[6]~input_o\ $end
$var wire 1 6! \Add3~22\ $end
$var wire 1 7! \Add3~25_sumout\ $end
$var wire 1 8! \Add0~22\ $end
$var wire 1 9! \Add0~25_sumout\ $end
$var wire 1 :! \Mux1~0_combout\ $end
$var wire 1 ;! \indice_entrada[7]~input_o\ $end
$var wire 1 <! \Add3~26\ $end
$var wire 1 =! \Add3~29_sumout\ $end
$var wire 1 >! \Add0~26\ $end
$var wire 1 ?! \Add0~29_sumout\ $end
$var wire 1 @! \Mux0~0_combout\ $end
$var wire 1 A! \ALT_INV_loop_valor[3]~input_o\ $end
$var wire 1 B! \ALT_INV_loop_valor[2]~input_o\ $end
$var wire 1 C! \ALT_INV_loop_valor[1]~input_o\ $end
$var wire 1 D! \ALT_INV_beq[1]~input_o\ $end
$var wire 1 E! \ALT_INV_loop_valor[0]~input_o\ $end
$var wire 1 F! \ALT_INV_beq[0]~input_o\ $end
$var wire 1 G! \ALT_INV_indice_entrada[7]~input_o\ $end
$var wire 1 H! \ALT_INV_indice_entrada[6]~input_o\ $end
$var wire 1 I! \ALT_INV_indice_entrada[5]~input_o\ $end
$var wire 1 J! \ALT_INV_indice_entrada[4]~input_o\ $end
$var wire 1 K! \ALT_INV_indice_entrada[3]~input_o\ $end
$var wire 1 L! \ALT_INV_indice_entrada[2]~input_o\ $end
$var wire 1 M! \ALT_INV_indice_entrada[1]~input_o\ $end
$var wire 1 N! \ALT_INV_indice_entrada[0]~input_o\ $end
$var wire 1 O! \ALT_INV_salto_f[1]~input_o\ $end
$var wire 1 P! \ALT_INV_salto_f[0]~input_o\ $end
$var wire 1 Q! \ALT_INV_Add0~32_combout\ $end
$var wire 1 R! \ALT_INV_Add0~29_sumout\ $end
$var wire 1 S! \ALT_INV_Add3~29_sumout\ $end
$var wire 1 T! \ALT_INV_Add0~25_sumout\ $end
$var wire 1 U! \ALT_INV_Add3~25_sumout\ $end
$var wire 1 V! \ALT_INV_Add0~21_sumout\ $end
$var wire 1 W! \ALT_INV_Add3~21_sumout\ $end
$var wire 1 X! \ALT_INV_Add0~17_sumout\ $end
$var wire 1 Y! \ALT_INV_Add3~17_sumout\ $end
$var wire 1 Z! \ALT_INV_Add0~13_sumout\ $end
$var wire 1 [! \ALT_INV_Add3~13_sumout\ $end
$var wire 1 \! \ALT_INV_Add0~9_sumout\ $end
$var wire 1 ]! \ALT_INV_Add3~9_sumout\ $end
$var wire 1 ^! \ALT_INV_Add0~5_sumout\ $end
$var wire 1 _! \ALT_INV_Add3~5_sumout\ $end
$var wire 1 `! \ALT_INV_Add0~1_sumout\ $end
$var wire 1 a! \ALT_INV_Add3~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
1<
x=
1>
1?
1@
1A
1B
1C
x^
x_
1`
0a
1b
1c
1d
1e
1f
1g
0h
1i
0j
1k
1l
0m
0n
1o
1p
0q
0r
0s
1t
1u
0v
0w
0x
0y
0z
0{
0|
0}
1~
1!!
0"!
0#!
0$!
0%!
0&!
1'!
1(!
0)!
0*!
0+!
0,!
1-!
1.!
0/!
00!
01!
02!
13!
14!
05!
06!
07!
08!
19!
1:!
0;!
0<!
0=!
0>!
1?!
1@!
1A!
1B!
0C!
0D!
1E!
0F!
1G!
1H!
1I!
1J!
1K!
1L!
1M!
1N!
0O!
1P!
1Q!
0R!
1S!
0T!
1U!
0V!
1W!
0X!
1Y!
0Z!
1[!
0\!
1]!
1^!
1_!
0`!
0a!
1!
1"
0%
0&
0'
0(
0)
0*
0+
0,
05
06
17
08
19
0:
1D
1E
0F
0G
1H
0I
xJ
xK
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
1V
1W
1X
1Y
1Z
1[
0\
1]
x#
x$
1-
1.
1/
10
11
12
03
14
$end
#1000000
