#=========================================================================
# tut10-sram
#=========================================================================
# These are the steps required to generate the Verilog and
# corresponding Verilog test benches.
#
#  % mkdir -p $TOPDIR/sim/build
#  % cd $TOPDIR/sim/build
#  % pytest ../tut10_sram/test/SRAMMinion_test.py --test-verilog --dump-vtb
#
#  % ../tut10_sram/sram-sim --impl rtl --input random \
#      --translate --dump-vtb
#  % ../tut10_sram/sram-sim --impl rtl --input allzero \
#      --translate --dump-vtb
#

#-------------------------------------------------------------------------
# steps
#-------------------------------------------------------------------------

steps:
 - 00-openram-memgen
 - 01-synopsys-vcs-rtlsim
 - 02-synopsys-dc-synth
 - 03-synopsys-vcs-ffglsim
 - 04-cadence-innovus-pnr
 - 05-synopsys-vcs-baglsim
 - 06-synopsys-pt-pwr
 - 07-summarize-results

#-------------------------------------------------------------------------
# variables
#-------------------------------------------------------------------------

src_dir      : ../../../sim/build
design_name  : SRAMMinion_noparam
dump_vcd     : true
clock_period : 2.0
floorplan    : -d 175 175 4.0 4.0 4.0 4.0

#-------------------------------------------------------------------------
# srams
#-------------------------------------------------------------------------

sram_dir : ../../../sim/sram
srams:
 - SRAM_32x128_1rw

#-------------------------------------------------------------------------
# tests
#-------------------------------------------------------------------------

tests:
 - SRAMMinion_noparam_test_basic_single_msgs
 - SRAMMinion_noparam_test_basic_multiple_msgs
 - SRAMMinion_noparam_test_random
 - SRAMMinion_noparam_test_random_0_3
 - SRAMMinion_noparam_test_random_3_0
 - SRAMMinion_noparam_test_random_3_5

#-------------------------------------------------------------------------
# evals
#-------------------------------------------------------------------------

evals:
 - SRAMMinion_noparam_sram-rtl-random

 # ''' TUTORIAL TASK '''''''''''''''''''''''''''''''''''''''''''''''''''''
 # Add another evaluation when the inputs are all zeros
 # '''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''\/

 - SRAMMinion_noparam_sram-rtl-allzero

 # '''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''/\
