







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};

.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<43>;
.reg .f32 %f<82>;
.reg .b32 %r<21>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r20, %r2, %r11, %r12;
setp.ge.u32	%p1, %r20, %r10;
@%p1 bra BB0_5;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r2;

BB0_2:
mul.lo.s32 %r14, %r20, %r1;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd2, %rd5;
ld.global.u16 %rs18, [%rd6];

	{ cvt.f32.f16 %f5, %rs18;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs19, %f6;}


	
	{ cvt.f32.f16 %f7, %rs19;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs21, %f8;}


	
	{ cvt.f32.f16 %f9, %rs21;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	
	{ cvt.f32.f16 %f11, %rs23;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p3;

	{ cvt.rn.f16.f32 %rs25, %f14;}


	ld.global.u16 %rs26, [%rd6];

	{ cvt.f32.f16 %f15, %rs26;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs27, %f16;}


	
	{ cvt.f32.f16 %f17, %rs27;}


	
	{ cvt.f32.f16 %f18, %rs21;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs30;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p4, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p4;
setp.gt.f32	%p5, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p5;

	{ cvt.rn.f16.f32 %rs32, %f23;}


	
	{ cvt.f32.f16 %f24, %rs25;}


	
	{ cvt.f32.f16 %f25, %rs32;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs35, %f26;}


	
	{ cvt.f32.f16 %f27, %rs35;}


	setp.lt.f32	%p6, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p6;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r15, %f1;
add.s32 %r16, %r15, -1059760811;
and.b32 %r17, %r16, -8388608;
sub.s32 %r18, %r15, %r17;
mov.b32 %f49, %r18;
cvt.rn.f32.s32	%f50, %r17;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p7, %r15, 2139095040;
@%p7 bra BB0_4;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB0_4:
mul.lo.s32 %r19, %r20, %r8;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p8;

	{ cvt.rn.f16.f32 %rs37, %f75;}


	
	{ cvt.f32.f16 %f76, %rs21;}


	
	{ cvt.f32.f16 %f77, %rs37;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs40, %f78;}


	
	{ cvt.f32.f16 %f79, %rs40;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs42, %f80;}


	mul.wide.u32 %rd7, %r19, 2;
add.s64 %rd8, %rd1, %rd7;
st.global.u16 [%rd8], %rs42;
add.s32 %r20, %r5, %r20;
setp.lt.u32	%p9, %r20, %r10;
@%p9 bra BB0_2;

BB0_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .f32 %f<82>;
.reg .b32 %r<46>;
.reg .b64 %rd<9>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r45, %r28, %r29, %r30;
setp.ge.u32	%p1, %r45, %r19;
@%p1 bra BB1_5;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB1_2:
mul.hi.u32 %r31, %r45, %r22;
add.s32 %r32, %r31, %r45;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r45, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd5, %r37, 2;
add.s64 %rd6, %rd2, %rd5;
ld.global.u16 %rs10, [%rd6];

	{ cvt.f32.f16 %f5, %rs10;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs11, %f6;}


	
	{ cvt.f32.f16 %f7, %rs11;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs13, %f8;}


	
	{ cvt.f32.f16 %f9, %rs13;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	
	{ cvt.f32.f16 %f11, %rs15;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p3;

	{ cvt.rn.f16.f32 %rs17, %f14;}


	ld.global.u16 %rs18, [%rd6];

	{ cvt.f32.f16 %f15, %rs18;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs19, %f16;}


	
	{ cvt.f32.f16 %f17, %rs19;}


	
	{ cvt.f32.f16 %f18, %rs13;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs22;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p4, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p4;
setp.gt.f32	%p5, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p5;

	{ cvt.rn.f16.f32 %rs24, %f23;}


	
	{ cvt.f32.f16 %f24, %rs17;}


	
	{ cvt.f32.f16 %f25, %rs24;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs27, %f26;}


	
	{ cvt.f32.f16 %f27, %rs27;}


	setp.lt.f32	%p6, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p6;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r38, %f1;
add.s32 %r39, %r38, -1059760811;
and.b32 %r40, %r39, -8388608;
sub.s32 %r41, %r38, %r40;
mov.b32 %f49, %r41;
cvt.rn.f32.s32	%f50, %r40;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p7, %r38, 2139095040;
@%p7 bra BB1_4;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB1_4:
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p8;

	{ cvt.rn.f16.f32 %rs29, %f75;}


	
	{ cvt.f32.f16 %f76, %rs13;}


	
	{ cvt.f32.f16 %f77, %rs29;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs32, %f78;}


	
	{ cvt.f32.f16 %f79, %rs32;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs34, %f80;}


	mul.lo.s32 %r42, %r45, %r10;
mul.wide.u32 %rd7, %r42, 2;
add.s64 %rd8, %rd1, %rd7;
st.global.u16 [%rd8], %rs34;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r45, %r44, %r28, %r45;
setp.lt.u32	%p9, %r45, %r19;
@%p9 bra BB1_2;

BB1_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<35>;
.reg .f32 %f<82>;
.reg .b32 %r<48>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot2;
cvta.local.u64 %SP, %rd22;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r37, 0;
mov.pred %p1, 0;
@%p1 bra BB2_2;

BB2_1:
mul.wide.s32 %rd11, %r37, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r37, %r37, 1;
setp.lt.u32	%p2, %r37, 27;
@%p2 bra BB2_1;

BB2_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r44, %r3, %r21, %r22;
setp.ge.u32	%p3, %r44, %r19;
@%p3 bra BB2_9;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB2_4:
mov.u32 %r39, %r44;
mov.u32 %r8, %r39;
mov.u64 %rd21, %rd5;
mov.u32 %r46, 0;
mov.u32 %r47, %r46;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r38, %r7;
mov.u32 %r42, %r8;
mov.u32 %r43, %r8;
@%p4 bra BB2_6;

BB2_5:
mov.u32 %r10, %r43;
mov.u32 %r9, %r38;
ld.local.u32 %r27, [%rd21+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd21+104];
mad.lo.s32 %r47, %r29, %r28, %r47;
div.u32 %r13, %r10, %r27;
add.s64 %rd21, %rd21, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r38, %r14;
mov.u32 %r42, %r13;
mov.u32 %r43, %r13;
mov.u32 %r46, %r47;
@%p5 bra BB2_5;

BB2_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r42, %r46;
ld.local.u64 %rd16, [%rd1];
mul.wide.u32 %rd17, %r31, 2;
add.s64 %rd18, %rd16, %rd17;
ld.u16 %rs10, [%rd18];

	{ cvt.f32.f16 %f5, %rs10;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs11, %f6;}


	
	{ cvt.f32.f16 %f7, %rs11;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs13, %f8;}


	
	{ cvt.f32.f16 %f9, %rs13;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	
	{ cvt.f32.f16 %f11, %rs15;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p7;

	{ cvt.rn.f16.f32 %rs17, %f14;}


	ld.u16 %rs18, [%rd18];

	{ cvt.f32.f16 %f15, %rs18;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs19, %f16;}


	
	{ cvt.f32.f16 %f17, %rs19;}


	
	{ cvt.f32.f16 %f18, %rs13;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs22;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p8, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p8;
setp.gt.f32	%p9, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p9;

	{ cvt.rn.f16.f32 %rs24, %f23;}


	
	{ cvt.f32.f16 %f24, %rs17;}


	
	{ cvt.f32.f16 %f25, %rs24;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs27, %f26;}


	
	{ cvt.f32.f16 %f27, %rs27;}


	setp.lt.f32	%p10, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p10;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r32, %f1;
add.s32 %r33, %r32, -1059760811;
and.b32 %r34, %r33, -8388608;
sub.s32 %r35, %r32, %r34;
mov.b32 %f49, %r35;
cvt.rn.f32.s32	%f50, %r34;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p11, %r32, 2139095040;
@%p11 bra BB2_8;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB2_8:
mul.lo.s32 %r36, %r8, %r18;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p12;

	{ cvt.rn.f16.f32 %rs29, %f75;}


	
	{ cvt.f32.f16 %f76, %rs13;}


	
	{ cvt.f32.f16 %f77, %rs29;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs32, %f78;}


	
	{ cvt.f32.f16 %f79, %rs32;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs34, %f80;}


	mul.wide.u32 %rd19, %r36, 2;
add.s64 %rd20, %rd4, %rd19;
st.global.u16 [%rd20], %rs34;
add.s32 %r44, %r6, %r8;
setp.lt.u32	%p13, %r44, %r19;
@%p13 bra BB2_4;

BB2_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .f32 %f<82>;
.reg .b32 %r<46>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r21, %r22}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u32 %r29, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r45, %r29, %r30, %r31;
setp.ge.u32	%p1, %r45, %r20;
@%p1 bra BB3_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;

BB3_2:
mul.hi.u32 %r9, %r45, %r23;
mul.lo.s32 %r32, %r45, %r1;
mul.wide.u32 %rd5, %r32, 2;
add.s64 %rd6, %rd1, %rd5;
ld.global.u16 %rs10, [%rd6];

	{ cvt.f32.f16 %f5, %rs10;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs11, %f6;}


	
	{ cvt.f32.f16 %f7, %rs11;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs13, %f8;}


	
	{ cvt.f32.f16 %f9, %rs13;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	
	{ cvt.f32.f16 %f11, %rs15;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p3;

	{ cvt.rn.f16.f32 %rs17, %f14;}


	ld.global.u16 %rs18, [%rd6];

	{ cvt.f32.f16 %f15, %rs18;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs19, %f16;}


	
	{ cvt.f32.f16 %f17, %rs19;}


	
	{ cvt.f32.f16 %f18, %rs13;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs22;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p4, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p4;
setp.gt.f32	%p5, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p5;

	{ cvt.rn.f16.f32 %rs24, %f23;}


	
	{ cvt.f32.f16 %f24, %rs17;}


	
	{ cvt.f32.f16 %f25, %rs24;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs27, %f26;}


	
	{ cvt.f32.f16 %f27, %rs27;}


	setp.lt.f32	%p6, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p6;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r33, %f1;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f49, %r36;
cvt.rn.f32.s32	%f50, %r35;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p7, %r33, 2139095040;
@%p7 bra BB3_4;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB3_4:
add.s32 %r37, %r9, %r45;
shr.u32 %r38, %r37, %r24;
mul.lo.s32 %r39, %r38, %r26;
sub.s32 %r40, %r45, %r39;
mul.lo.s32 %r41, %r40, %r22;
mad.lo.s32 %r42, %r21, %r38, %r41;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p8;

	{ cvt.rn.f16.f32 %rs29, %f75;}


	
	{ cvt.f32.f16 %f76, %rs13;}


	
	{ cvt.f32.f16 %f77, %rs29;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs32, %f78;}


	
	{ cvt.f32.f16 %f79, %rs32;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs34, %f80;}


	mul.wide.u32 %rd7, %r42, 2;
add.s64 %rd8, %rd2, %rd7;
st.global.u16 [%rd8], %rs34;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r45, %r44, %r29, %r45;
setp.lt.u32	%p9, %r45, %r20;
@%p9 bra BB3_2;

BB3_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .f32 %f<82>;
.reg .b32 %r<71>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+32];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+24];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u32 %r48, %ntid.x;
mov.u32 %r49, %ctaid.x;
mov.u32 %r50, %tid.x;
mad.lo.s32 %r70, %r48, %r49, %r50;
setp.ge.u32	%p1, %r70, %r31;
@%p1 bra BB4_5;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB4_2:
mul.hi.u32 %r13, %r70, %r34;
mul.hi.u32 %r51, %r70, %r42;
add.s32 %r52, %r51, %r70;
shr.u32 %r53, %r52, %r43;
mul.lo.s32 %r54, %r53, %r45;
sub.s32 %r55, %r70, %r54;
mul.lo.s32 %r56, %r55, %r41;
mad.lo.s32 %r57, %r40, %r53, %r56;
mul.wide.u32 %rd5, %r57, 2;
add.s64 %rd6, %rd2, %rd5;
ld.global.u16 %rs2, [%rd6];

	{ cvt.f32.f16 %f5, %rs2;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs3, %f6;}


	
	{ cvt.f32.f16 %f7, %rs3;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs5, %f8;}


	
	{ cvt.f32.f16 %f9, %rs5;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs7, %f10;}


	
	{ cvt.f32.f16 %f11, %rs7;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p3;

	{ cvt.rn.f16.f32 %rs9, %f14;}


	ld.global.u16 %rs10, [%rd6];

	{ cvt.f32.f16 %f15, %rs10;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs11, %f16;}


	
	{ cvt.f32.f16 %f17, %rs11;}


	
	{ cvt.f32.f16 %f18, %rs5;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs14, %f19;}


	
	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p4, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p4;
setp.gt.f32	%p5, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p5;

	{ cvt.rn.f16.f32 %rs16, %f23;}


	
	{ cvt.f32.f16 %f24, %rs9;}


	
	{ cvt.f32.f16 %f25, %rs16;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs19, %f26;}


	
	{ cvt.f32.f16 %f27, %rs19;}


	setp.lt.f32	%p6, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p6;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r58, %f1;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f49, %r61;
cvt.rn.f32.s32	%f50, %r60;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p7, %r58, 2139095040;
@%p7 bra BB4_4;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB4_4:
add.s32 %r62, %r13, %r70;
shr.u32 %r63, %r62, %r35;
mul.lo.s32 %r64, %r63, %r37;
sub.s32 %r65, %r70, %r64;
mul.lo.s32 %r66, %r65, %r33;
mad.lo.s32 %r67, %r32, %r63, %r66;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p8;

	{ cvt.rn.f16.f32 %rs21, %f75;}


	
	{ cvt.f32.f16 %f76, %rs5;}


	
	{ cvt.f32.f16 %f77, %rs21;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs24, %f78;}


	
	{ cvt.f32.f16 %f79, %rs24;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs26, %f80;}


	mul.wide.u32 %rd7, %r67, 2;
add.s64 %rd8, %rd1, %rd7;
st.global.u16 [%rd8], %rs26;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r70, %r69, %r48, %r70;
setp.lt.u32	%p9, %r70, %r31;
@%p9 bra BB4_2;

BB4_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<27>;
.reg .f32 %f<82>;
.reg .b32 %r<73>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot5;
cvta.local.u64 %SP, %rd22;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB5_2;

BB5_1:
mul.wide.s32 %rd12, %r62, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB5_1;

BB5_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r69, %r40, %r41, %r42;
setp.ge.u32	%p3, %r69, %r30;
@%p3 bra BB5_9;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd5, [%rd1];
mul.wide.s32 %rd16, %r43, 4;
add.s64 %rd6, %rd1, %rd16;

BB5_4:
mov.u32 %r64, %r69;
mov.u32 %r11, %r64;
mov.u64 %rd21, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r71, 0;
mov.u32 %r72, %r71;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r63, %r9;
mov.u32 %r67, %r11;
mov.u32 %r68, %r11;
@%p4 bra BB5_6;

BB5_5:
mov.u32 %r14, %r68;
mov.u32 %r13, %r63;
ld.local.u32 %r46, [%rd21+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd21+104];
mad.lo.s32 %r72, %r48, %r47, %r72;
div.u32 %r17, %r14, %r46;
add.s64 %rd21, %rd21, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r63, %r18;
mov.u32 %r67, %r17;
mov.u32 %r68, %r17;
mov.u32 %r71, %r72;
@%p5 bra BB5_5;

BB5_6:
mad.lo.s32 %r49, %r10, %r67, %r71;
mul.wide.u32 %rd17, %r49, 2;
add.s64 %rd18, %rd5, %rd17;
ld.u16 %rs2, [%rd18];

	{ cvt.f32.f16 %f5, %rs2;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs3, %f6;}


	
	{ cvt.f32.f16 %f7, %rs3;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs5, %f8;}


	
	{ cvt.f32.f16 %f9, %rs5;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs7, %f10;}


	
	{ cvt.f32.f16 %f11, %rs7;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p7;

	{ cvt.rn.f16.f32 %rs9, %f14;}


	ld.u16 %rs10, [%rd18];

	{ cvt.f32.f16 %f15, %rs10;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs11, %f16;}


	
	{ cvt.f32.f16 %f17, %rs11;}


	
	{ cvt.f32.f16 %f18, %rs5;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs14, %f19;}


	
	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p8, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p8;
setp.gt.f32	%p9, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p9;

	{ cvt.rn.f16.f32 %rs16, %f23;}


	
	{ cvt.f32.f16 %f24, %rs9;}


	
	{ cvt.f32.f16 %f25, %rs16;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs19, %f26;}


	
	{ cvt.f32.f16 %f27, %rs19;}


	setp.lt.f32	%p10, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p10;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r50, %f1;
add.s32 %r51, %r50, -1059760811;
and.b32 %r52, %r51, -8388608;
sub.s32 %r53, %r50, %r52;
mov.b32 %f49, %r53;
cvt.rn.f32.s32	%f50, %r52;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p11, %r50, 2139095040;
@%p11 bra BB5_8;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB5_8:
add.s32 %r54, %r12, %r11;
shr.u32 %r55, %r54, %r35;
mul.lo.s32 %r56, %r55, %r37;
sub.s32 %r57, %r11, %r56;
mul.lo.s32 %r58, %r57, %r33;
mad.lo.s32 %r59, %r32, %r55, %r58;
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p12;

	{ cvt.rn.f16.f32 %rs21, %f75;}


	
	{ cvt.f32.f16 %f76, %rs5;}


	
	{ cvt.f32.f16 %f77, %rs21;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs24, %f78;}


	
	{ cvt.f32.f16 %f79, %rs24;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs26, %f80;}


	mul.wide.u32 %rd19, %r59, 2;
add.s64 %rd20, %rd4, %rd19;
st.global.u16 [%rd20], %rs26;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r69, %r61, %r40, %r11;
setp.lt.u32	%p13, %r69, %r30;
@%p13 bra BB5_4;

BB5_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<35>;
.reg .f32 %f<82>;
.reg .b32 %r<48>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot6;
cvta.local.u64 %SP, %rd22;
ld.param.u32 %r1, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r37, 0;
mov.pred %p1, 0;
@%p1 bra BB6_2;

BB6_1:
mul.wide.s32 %rd12, %r37, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r37, %r37, 1;
setp.lt.u32	%p2, %r37, 27;
@%p2 bra BB6_1;

BB6_2:
mov.u32 %r20, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r44, %r20, %r21, %r22;
setp.ge.u32	%p3, %r44, %r18;
@%p3 bra BB6_9;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r23, [%rd1+208];
add.s32 %r5, %r23, -1;
mul.wide.s32 %rd16, %r23, 4;
add.s64 %rd5, %rd1, %rd16;

BB6_4:
mov.u32 %r39, %r44;
mov.u32 %r6, %r39;
mov.u64 %rd21, %rd5;
mov.u32 %r46, 0;
mov.u32 %r47, %r46;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r38, %r5;
mov.u32 %r42, %r6;
mov.u32 %r43, %r6;
@%p4 bra BB6_6;

BB6_5:
mov.u32 %r8, %r43;
mov.u32 %r7, %r38;
ld.local.u32 %r26, [%rd21+4];
rem.u32 %r27, %r8, %r26;
ld.local.u32 %r28, [%rd21+104];
mad.lo.s32 %r47, %r28, %r27, %r47;
div.u32 %r11, %r8, %r26;
add.s64 %rd21, %rd21, -4;
add.s32 %r12, %r7, -1;
setp.gt.s32	%p5, %r12, 0;
mov.u32 %r38, %r12;
mov.u32 %r42, %r11;
mov.u32 %r43, %r11;
mov.u32 %r46, %r47;
@%p5 bra BB6_5;

BB6_6:
ld.local.u32 %r29, [%rd1+108];
mad.lo.s32 %r15, %r29, %r42, %r46;
ld.local.u64 %rd9, [%rd1];
mul.lo.s32 %r30, %r6, %r1;
mul.wide.u32 %rd17, %r30, 2;
add.s64 %rd18, %rd4, %rd17;
ld.global.u16 %rs10, [%rd18];

	{ cvt.f32.f16 %f5, %rs10;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs11, %f6;}


	
	{ cvt.f32.f16 %f7, %rs11;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs13, %f8;}


	
	{ cvt.f32.f16 %f9, %rs13;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	
	{ cvt.f32.f16 %f11, %rs15;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p7;

	{ cvt.rn.f16.f32 %rs17, %f14;}


	ld.global.u16 %rs18, [%rd18];

	{ cvt.f32.f16 %f15, %rs18;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs19, %f16;}


	
	{ cvt.f32.f16 %f17, %rs19;}


	
	{ cvt.f32.f16 %f18, %rs13;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs22;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p8, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p8;
setp.gt.f32	%p9, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p9;

	{ cvt.rn.f16.f32 %rs24, %f23;}


	
	{ cvt.f32.f16 %f24, %rs17;}


	
	{ cvt.f32.f16 %f25, %rs24;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs27, %f26;}


	
	{ cvt.f32.f16 %f27, %rs27;}


	setp.lt.f32	%p10, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p10;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r31, %f1;
add.s32 %r32, %r31, -1059760811;
and.b32 %r33, %r32, -8388608;
sub.s32 %r34, %r31, %r33;
mov.b32 %f49, %r34;
cvt.rn.f32.s32	%f50, %r33;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p11, %r31, 2139095040;
@%p11 bra BB6_8;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB6_8:
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p12;

	{ cvt.rn.f16.f32 %rs29, %f75;}


	
	{ cvt.f32.f16 %f76, %rs13;}


	
	{ cvt.f32.f16 %f77, %rs29;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs32, %f78;}


	
	{ cvt.f32.f16 %f79, %rs32;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs34, %f80;}


	mul.wide.u32 %rd19, %r15, 2;
add.s64 %rd20, %rd9, %rd19;
st.u16 [%rd20], %rs34;
mov.u32 %r36, %nctaid.x;
mad.lo.s32 %r44, %r36, %r20, %r6;
setp.lt.u32	%p13, %r44, %r18;
@%p13 bra BB6_4;

BB6_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<27>;
.reg .f32 %f<82>;
.reg .b32 %r<73>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot7;
cvta.local.u64 %SP, %rd22;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB7_2;

BB7_1:
mul.wide.s32 %rd12, %r62, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB7_1;

BB7_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r69, %r40, %r41, %r42;
setp.ge.u32	%p3, %r69, %r30;
@%p3 bra BB7_9;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd5, [%rd1];
mul.wide.s32 %rd16, %r43, 4;
add.s64 %rd6, %rd1, %rd16;

BB7_4:
mov.u32 %r64, %r69;
mov.u32 %r11, %r64;
mov.u64 %rd21, %rd6;
mov.u32 %r71, 0;
mov.u32 %r72, %r71;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r63, %r9;
mov.u32 %r67, %r11;
mov.u32 %r68, %r11;
@%p4 bra BB7_6;

BB7_5:
mov.u32 %r13, %r68;
mov.u32 %r12, %r63;
ld.local.u32 %r46, [%rd21+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd21+104];
mad.lo.s32 %r72, %r48, %r47, %r72;
div.u32 %r16, %r13, %r46;
add.s64 %rd21, %rd21, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r63, %r17;
mov.u32 %r67, %r16;
mov.u32 %r68, %r16;
mov.u32 %r71, %r72;
@%p5 bra BB7_5;

BB7_6:
mad.lo.s32 %r20, %r10, %r67, %r71;
mul.hi.u32 %r49, %r11, %r34;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r35;
mul.lo.s32 %r52, %r51, %r37;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r33;
mad.lo.s32 %r55, %r32, %r51, %r54;
mul.wide.u32 %rd17, %r55, 2;
add.s64 %rd18, %rd4, %rd17;
ld.global.u16 %rs2, [%rd18];

	{ cvt.f32.f16 %f5, %rs2;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs3, %f6;}


	
	{ cvt.f32.f16 %f7, %rs3;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs5, %f8;}


	
	{ cvt.f32.f16 %f9, %rs5;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs7, %f10;}


	
	{ cvt.f32.f16 %f11, %rs7;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p6, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p6;
setp.gt.f32	%p7, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p7;

	{ cvt.rn.f16.f32 %rs9, %f14;}


	ld.global.u16 %rs10, [%rd18];

	{ cvt.f32.f16 %f15, %rs10;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs11, %f16;}


	
	{ cvt.f32.f16 %f17, %rs11;}


	
	{ cvt.f32.f16 %f18, %rs5;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs14, %f19;}


	
	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p8, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p8;
setp.gt.f32	%p9, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p9;

	{ cvt.rn.f16.f32 %rs16, %f23;}


	
	{ cvt.f32.f16 %f24, %rs9;}


	
	{ cvt.f32.f16 %f25, %rs16;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs19, %f26;}


	
	{ cvt.f32.f16 %f27, %rs19;}


	setp.lt.f32	%p10, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p10;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r56, %f1;
add.s32 %r57, %r56, -1059760811;
and.b32 %r58, %r57, -8388608;
sub.s32 %r59, %r56, %r58;
mov.b32 %f49, %r59;
cvt.rn.f32.s32	%f50, %r58;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p11, %r56, 2139095040;
@%p11 bra BB7_8;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB7_8:
setp.eq.f32	%p12, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p12;

	{ cvt.rn.f16.f32 %rs21, %f75;}


	
	{ cvt.f32.f16 %f76, %rs5;}


	
	{ cvt.f32.f16 %f77, %rs21;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs24, %f78;}


	
	{ cvt.f32.f16 %f79, %rs24;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs26, %f80;}


	mul.wide.u32 %rd19, %r20, 2;
add.s64 %rd20, %rd5, %rd19;
st.u16 [%rd20], %rs26;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r69, %r61, %r40, %r11;
setp.lt.u32	%p13, %r69, %r30;
@%p13 bra BB7_4;

BB7_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot8[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<27>;
.reg .f32 %f<82>;
.reg .b32 %r<76>;
.reg .b64 %rd<37>;


mov.u64 %rd36, __local_depot8;
cvta.local.u64 %SP, %rd36;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB8_2;

BB8_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB8_1;

BB8_2:
mov.u32 %r55, 0;
@%p1 bra BB8_4;

BB8_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB8_3;

BB8_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB8_13;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd8, [%rd2];
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd9, [%rd3];
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd10, %rd2, %rd28;
mul.wide.s32 %rd29, %r36, 4;
add.s64 %rd11, %rd3, %rd29;

BB8_6:
mov.u32 %r58, %r68;
mov.u32 %r10, %r58;
mov.u64 %rd34, %rd10;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r56, %r6;
mov.u32 %r66, %r10;
mov.u32 %r67, %r10;
mov.u32 %r74, %r38;
@%p6 bra BB8_8;

BB8_7:
mov.u32 %r12, %r67;
mov.u32 %r11, %r56;
ld.local.u32 %r39, [%rd34+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd34+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r15, %r12, %r39;
add.s64 %rd34, %rd34, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r56, %r16;
mov.u32 %r66, %r15;
mov.u32 %r67, %r15;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB8_7;

BB8_8:
mov.u32 %r18, %r74;
mov.u64 %rd35, %rd11;
mad.lo.s32 %r19, %r7, %r66, %r18;
mov.u32 %r73, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r57, %r8;
mov.u32 %r65, %r10;
mov.u32 %r64, %r10;
mov.u32 %r72, %r38;
@%p8 bra BB8_10;

BB8_9:
mov.u32 %r20, %r57;
ld.local.u32 %r44, [%rd35+4];
rem.u32 %r45, %r65, %r44;
ld.local.u32 %r46, [%rd35+104];
mad.lo.s32 %r73, %r46, %r45, %r73;
div.u32 %r65, %r65, %r44;
add.s64 %rd35, %rd35, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r57, %r25;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB8_9;

BB8_10:
mad.lo.s32 %r47, %r9, %r64, %r72;
mul.wide.u32 %rd30, %r47, 2;
add.s64 %rd31, %rd9, %rd30;
ld.u16 %rs2, [%rd31];

	{ cvt.f32.f16 %f5, %rs2;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs3, %f6;}


	
	{ cvt.f32.f16 %f7, %rs3;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs5, %f8;}


	
	{ cvt.f32.f16 %f9, %rs5;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs7, %f10;}


	
	{ cvt.f32.f16 %f11, %rs7;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p10, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p10;
setp.gt.f32	%p11, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p11;

	{ cvt.rn.f16.f32 %rs9, %f14;}


	ld.u16 %rs10, [%rd31];

	{ cvt.f32.f16 %f15, %rs10;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs11, %f16;}


	
	{ cvt.f32.f16 %f17, %rs11;}


	
	{ cvt.f32.f16 %f18, %rs5;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs14, %f19;}


	
	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p12, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p12;
setp.gt.f32	%p13, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p13;

	{ cvt.rn.f16.f32 %rs16, %f23;}


	
	{ cvt.f32.f16 %f24, %rs9;}


	
	{ cvt.f32.f16 %f25, %rs16;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs19, %f26;}


	
	{ cvt.f32.f16 %f27, %rs19;}


	setp.lt.f32	%p14, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p14;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r48, %f1;
add.s32 %r49, %r48, -1059760811;
and.b32 %r50, %r49, -8388608;
sub.s32 %r51, %r48, %r50;
mov.b32 %f49, %r51;
cvt.rn.f32.s32	%f50, %r50;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p15, %r48, 2139095040;
@%p15 bra BB8_12;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB8_12:
setp.eq.f32	%p16, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p16;

	{ cvt.rn.f16.f32 %rs21, %f75;}


	
	{ cvt.f32.f16 %f76, %rs5;}


	
	{ cvt.f32.f16 %f77, %rs21;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs24, %f78;}


	
	{ cvt.f32.f16 %f79, %rs24;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs26, %f80;}


	mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
st.u16 [%rd33], %rs26;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r10;
setp.lt.u32	%p17, %r68, %r29;
@%p17 bra BB8_6;

BB8_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .f32 %f<82>;
.reg .b32 %r<9>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd2, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB9_5;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd6, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd2;

BB9_2:
mul.lo.s64 %rd18, %rd24, %rd1;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd6, %rd19;
ld.global.u16 %rs2, [%rd20];

	{ cvt.f32.f16 %f5, %rs2;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs3, %f6;}


	
	{ cvt.f32.f16 %f7, %rs3;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs5, %f8;}


	
	{ cvt.f32.f16 %f9, %rs5;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs7, %f10;}


	
	{ cvt.f32.f16 %f11, %rs7;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p2, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p2;
setp.gt.f32	%p3, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p3;

	{ cvt.rn.f16.f32 %rs9, %f14;}


	ld.global.u16 %rs10, [%rd20];

	{ cvt.f32.f16 %f15, %rs10;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs11, %f16;}


	
	{ cvt.f32.f16 %f17, %rs11;}


	
	{ cvt.f32.f16 %f18, %rs5;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs14, %f19;}


	
	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p4, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p4;
setp.gt.f32	%p5, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p5;

	{ cvt.rn.f16.f32 %rs16, %f23;}


	
	{ cvt.f32.f16 %f24, %rs9;}


	
	{ cvt.f32.f16 %f25, %rs16;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs19, %f26;}


	
	{ cvt.f32.f16 %f27, %rs19;}


	setp.lt.f32	%p6, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p6;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r5, %f1;
add.s32 %r6, %r5, -1059760811;
and.b32 %r7, %r6, -8388608;
sub.s32 %r8, %r5, %r7;
mov.b32 %f49, %r8;
cvt.rn.f32.s32	%f50, %r7;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p7, %r5, 2139095040;
@%p7 bra BB9_4;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB9_4:
mul.lo.s64 %rd21, %rd24, %rd11;
setp.eq.f32	%p8, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p8;

	{ cvt.rn.f16.f32 %rs21, %f75;}


	
	{ cvt.f32.f16 %f76, %rs5;}


	
	{ cvt.f32.f16 %f77, %rs21;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs24, %f78;}


	
	{ cvt.f32.f16 %f79, %rs24;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs26, %f80;}


	shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd4, %rd22;
st.global.u16 [%rd23], %rs26;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p9, %rd24, %rd14;
@%p9 bra BB9_2;

BB9_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot10[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<27>;
.reg .f32 %f<82>;
.reg .b32 %r<36>;
.reg .b64 %rd<112>;


mov.u64 %rd111, __local_depot10;
cvta.local.u64 %SP, %rd111;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r32, 0;
mov.pred %p1, 0;
@%p1 bra BB10_2;

BB10_1:
mul.wide.s32 %rd53, %r32, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p2, %r32, 52;
@%p2 bra BB10_1;

BB10_2:
mov.u32 %r33, 0;
@%p1 bra BB10_4;

BB10_3:
mul.wide.s32 %rd57, %r33, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p4, %r33, 52;
@%p4 bra BB10_3;

BB10_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd103, %rd61, %rd62;
setp.ge.u64	%p5, %rd103, %rd50;
@%p5 bra BB10_19;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd10, [%rd2];
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd12, [%rd3];
mul.wide.s32 %rd63, %r16, 8;
add.s64 %rd13, %rd2, %rd63;
mul.wide.s32 %rd64, %r17, 8;
add.s64 %rd14, %rd3, %rd64;

BB10_6:
mov.u64 %rd89, %rd103;
mov.u64 %rd15, %rd89;
mov.u64 %rd85, %rd13;
mov.u64 %rd66, 0;
mov.u64 %rd110, %rd66;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r34, %r5;
mov.u64 %rd100, %rd15;
mov.u64 %rd101, %rd15;
mov.u64 %rd109, %rd66;
@%p6 bra BB10_11;

BB10_7:
mov.u64 %rd18, %rd101;
mov.u32 %r7, %r34;
ld.local.u64 %rd21, [%rd85];
or.b64 %rd67, %rd18, %rd21;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB10_9;
bra.uni BB10_8;

BB10_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd102, %r20;
cvt.u64.u32	%rd86, %r21;
bra.uni BB10_10;

BB10_8:
div.u64 %rd102, %rd18, %rd21;
rem.u64 %rd86, %rd18, %rd21;

BB10_10:
mov.u64 %rd26, %rd102;
ld.local.u64 %rd69, [%rd85+200];
mul.lo.s64 %rd70, %rd69, %rd86;
add.s64 %rd110, %rd70, %rd110;
add.s64 %rd85, %rd85, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r34, %r8;
mov.u64 %rd100, %rd26;
mov.u64 %rd101, %rd26;
mov.u64 %rd104, %rd110;
mov.u64 %rd109, %rd104;
@%p8 bra BB10_7;

BB10_11:
mov.u64 %rd31, %rd109;
mov.u64 %rd87, %rd14;
mul.lo.s64 %rd73, %rd9, %rd100;
add.s64 %rd33, %rd73, %rd31;
mov.u64 %rd108, %rd66;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r35, %r6;
mov.u64 %rd98, %rd15;
mov.u64 %rd97, %rd15;
mov.u64 %rd107, %rd66;
@%p9 bra BB10_16;

BB10_12:
mov.u32 %r9, %r35;
ld.local.u64 %rd38, [%rd87];
or.b64 %rd74, %rd98, %rd38;
and.b64 %rd75, %rd74, -4294967296;
setp.eq.s64	%p10, %rd75, 0;
@%p10 bra BB10_14;
bra.uni BB10_13;

BB10_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd98;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd99, %r24;
cvt.u64.u32	%rd88, %r25;
bra.uni BB10_15;

BB10_13:
div.u64 %rd99, %rd98, %rd38;
rem.u64 %rd88, %rd98, %rd38;

BB10_15:
mov.u64 %rd98, %rd99;
ld.local.u64 %rd76, [%rd87+200];
mul.lo.s64 %rd77, %rd76, %rd88;
add.s64 %rd108, %rd77, %rd108;
add.s64 %rd87, %rd87, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r35, %r10;
mov.u64 %rd97, %rd98;
mov.u64 %rd107, %rd108;
@%p11 bra BB10_12;

BB10_16:
mul.lo.s64 %rd78, %rd11, %rd97;
add.s64 %rd79, %rd78, %rd107;
shl.b64 %rd80, %rd79, 1;
add.s64 %rd81, %rd12, %rd80;
ld.u16 %rs2, [%rd81];

	{ cvt.f32.f16 %f5, %rs2;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs3, %f6;}


	
	{ cvt.f32.f16 %f7, %rs3;}


	mov.f32 %f28, 0f00000000;
max.f32 %f8, %f28, %f7;

	{ cvt.rn.f16.f32 %rs5, %f8;}


	
	{ cvt.f32.f16 %f9, %rs5;}


	neg.f32 %f10, %f9;

	{ cvt.rn.f16.f32 %rs7, %f10;}


	
	{ cvt.f32.f16 %f11, %rs7;}


	mul.f32 %f29, %f11, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f30, %f29;
mov.f32 %f31, 0fBF317200;
fma.rn.f32 %f32, %f30, %f31, %f11;
mov.f32 %f33, 0fB5BFBE8E;
fma.rn.f32 %f34, %f30, %f33, %f32;
mul.f32 %f13, %f34, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f12,%f13;

	add.f32 %f35, %f30, 0f00000000;
ex2.approx.f32 %f36, %f35;
mul.f32 %f37, %f12, %f36;
setp.lt.f32	%p12, %f11, 0fC2D20000;
selp.f32	%f38, 0f00000000, %f37, %p12;
setp.gt.f32	%p13, %f11, 0f42D20000;
selp.f32	%f14, 0f7F800000, %f38, %p13;

	{ cvt.rn.f16.f32 %rs9, %f14;}


	ld.u16 %rs10, [%rd81];

	{ cvt.f32.f16 %f15, %rs10;}


	neg.f32 %f16, %f15;

	{ cvt.rn.f16.f32 %rs11, %f16;}


	
	{ cvt.f32.f16 %f17, %rs11;}


	
	{ cvt.f32.f16 %f18, %rs5;}


	sub.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs14, %f19;}


	
	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f39, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f40, %f39;
fma.rn.f32 %f41, %f40, %f31, %f20;
fma.rn.f32 %f42, %f40, %f33, %f41;
mul.f32 %f22, %f42, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f43, %f40, 0f00000000;
ex2.approx.f32 %f44, %f43;
mul.f32 %f45, %f21, %f44;
setp.lt.f32	%p14, %f20, 0fC2D20000;
selp.f32	%f46, 0f00000000, %f45, %p14;
setp.gt.f32	%p15, %f20, 0f42D20000;
selp.f32	%f23, 0f7F800000, %f46, %p15;

	{ cvt.rn.f16.f32 %rs16, %f23;}


	
	{ cvt.f32.f16 %f24, %rs9;}


	
	{ cvt.f32.f16 %f25, %rs16;}


	add.f32 %f26, %f24, %f25;

	{ cvt.rn.f16.f32 %rs19, %f26;}


	
	{ cvt.f32.f16 %f27, %rs19;}


	setp.lt.f32	%p16, %f27, 0f00800000;
mul.f32 %f47, %f27, 0f4B000000;
selp.f32	%f1, %f47, %f27, %p16;
selp.f32	%f48, 0fC1B80000, 0f00000000, %p16;
mov.b32 %r26, %f1;
add.s32 %r27, %r26, -1059760811;
and.b32 %r28, %r27, -8388608;
sub.s32 %r29, %r26, %r28;
mov.b32 %f49, %r29;
cvt.rn.f32.s32	%f50, %r28;
mov.f32 %f51, 0f34000000;
fma.rn.f32 %f52, %f50, %f51, %f48;
add.f32 %f53, %f49, 0fBF800000;
mov.f32 %f54, 0f3E1039F6;
mov.f32 %f55, 0fBE055027;
fma.rn.f32 %f56, %f55, %f53, %f54;
mov.f32 %f57, 0fBDF8CDCC;
fma.rn.f32 %f58, %f56, %f53, %f57;
mov.f32 %f59, 0f3E0F2955;
fma.rn.f32 %f60, %f58, %f53, %f59;
mov.f32 %f61, 0fBE2AD8B9;
fma.rn.f32 %f62, %f60, %f53, %f61;
mov.f32 %f63, 0f3E4CED0B;
fma.rn.f32 %f64, %f62, %f53, %f63;
mov.f32 %f65, 0fBE7FFF22;
fma.rn.f32 %f66, %f64, %f53, %f65;
mov.f32 %f67, 0f3EAAAA78;
fma.rn.f32 %f68, %f66, %f53, %f67;
mov.f32 %f69, 0fBF000000;
fma.rn.f32 %f70, %f68, %f53, %f69;
mul.f32 %f71, %f53, %f70;
fma.rn.f32 %f72, %f71, %f53, %f53;
mov.f32 %f73, 0f3F317218;
fma.rn.f32 %f81, %f52, %f73, %f72;
setp.lt.u32	%p17, %r26, 2139095040;
@%p17 bra BB10_18;

mov.f32 %f74, 0f7F800000;
fma.rn.f32 %f81, %f1, %f74, %f74;

BB10_18:
setp.eq.f32	%p18, %f1, 0f00000000;
selp.f32	%f75, 0fFF800000, %f81, %p18;

	{ cvt.rn.f16.f32 %rs21, %f75;}


	
	{ cvt.f32.f16 %f76, %rs5;}


	
	{ cvt.f32.f16 %f77, %rs21;}


	add.f32 %f78, %f76, %f77;

	{ cvt.rn.f16.f32 %rs24, %f78;}


	
	{ cvt.f32.f16 %f79, %rs24;}


	neg.f32 %f80, %f79;

	{ cvt.rn.f16.f32 %rs26, %f80;}


	shl.b64 %rd82, %rd33, 1;
add.s64 %rd83, %rd10, %rd82;
st.u16 [%rd83], %rs26;
mov.u32 %r30, %nctaid.x;
mul.wide.u32 %rd84, %r30, %r14;
add.s64 %rd103, %rd84, %rd15;
setp.lt.u64	%p19, %rd103, %rd50;
@%p19 bra BB10_6;

BB10_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<65>;
.reg .f32 %f<58>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r2, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r2, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB11_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r2;

BB11_2:
mul.lo.s32 %r16, %r19, %r1;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs32, [%rd8];

	{ cvt.f32.f16 %f1, %rs32;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs33, %f2;}


	
	{ cvt.f32.f16 %f3, %rs33;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs35, %f4;}


	
	{ cvt.f32.f16 %f5, %rs35;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs37, %f6;}


	
	{ cvt.f32.f16 %f7, %rs37;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p2, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p2;
setp.gt.f32	%p3, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p3;

	{ cvt.rn.f16.f32 %rs39, %f10;}


	ld.global.u16 %rs40, [%rd8];

	{ cvt.f32.f16 %f11, %rs40;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs41, %f12;}


	
	{ cvt.f32.f16 %f13, %rs41;}


	
	{ cvt.f32.f16 %f14, %rs35;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs44, %f15;}


	
	{ cvt.f32.f16 %f16, %rs44;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p4, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p4;
setp.gt.f32	%p5, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs46, %f19;}


	
	{ cvt.f32.f16 %f20, %rs39;}


	
	{ cvt.f32.f16 %f21, %rs46;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs49, %f22;}


	
	{ cvt.rn.f16.f32 %rs64, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs63, %f24;}


	ld.global.u16 %rs52, [%rd8];

	{ cvt.f32.f16 %f25, %rs52;}


	setp.geu.f32	%p6, %f25, 0f00000000;
@%p6 bra BB11_4;


	{ cvt.rn.f16.f32 %rs64, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs63, %f45;}



BB11_4:
mul.lo.s32 %r17, %r19, %r9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd9, %r18, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs61, [%rd10];

	{ cvt.f32.f16 %f46, %rs64;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs56, %f47;}


	
	{ cvt.f32.f16 %f48, %rs49;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs49;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs63;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs56;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs61;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs62, %f53;}


	mul.wide.u32 %rd11, %r17, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs62;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p7, %r19, %r12;
@%p7 bra BB11_2;

BB11_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<57>;
.reg .f32 %f<58>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r31, %r32, %r33;
setp.ge.u32	%p1, %r44, %r22;
@%p1 bra BB12_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB12_2:
mul.hi.u32 %r10, %r44, %r25;
mul.lo.s32 %r34, %r44, %r1;
mul.wide.u32 %rd7, %r34, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs24, [%rd8];

	{ cvt.f32.f16 %f1, %rs24;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs25, %f2;}


	
	{ cvt.f32.f16 %f3, %rs25;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs27, %f4;}


	
	{ cvt.f32.f16 %f5, %rs27;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs29, %f6;}


	
	{ cvt.f32.f16 %f7, %rs29;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p2, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p2;
setp.gt.f32	%p3, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p3;

	{ cvt.rn.f16.f32 %rs31, %f10;}


	ld.global.u16 %rs32, [%rd8];

	{ cvt.f32.f16 %f11, %rs32;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs33, %f12;}


	
	{ cvt.f32.f16 %f13, %rs33;}


	
	{ cvt.f32.f16 %f14, %rs27;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs36, %f15;}


	
	{ cvt.f32.f16 %f16, %rs36;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p4, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p4;
setp.gt.f32	%p5, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs38, %f19;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	
	{ cvt.f32.f16 %f21, %rs38;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs41, %f22;}


	
	{ cvt.rn.f16.f32 %rs56, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs55, %f24;}


	ld.global.u16 %rs44, [%rd8];

	{ cvt.f32.f16 %f25, %rs44;}


	setp.geu.f32	%p6, %f25, 0f00000000;
@%p6 bra BB12_4;


	{ cvt.rn.f16.f32 %rs56, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs55, %f45;}



BB12_4:
add.s32 %r35, %r10, %r44;
shr.u32 %r36, %r35, %r26;
mul.lo.s32 %r37, %r36, %r28;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r24;
mad.lo.s32 %r40, %r23, %r36, %r39;
mul.wide.u32 %rd9, %r40, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs53, [%rd10];

	{ cvt.f32.f16 %f46, %rs56;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs48, %f47;}


	
	{ cvt.f32.f16 %f48, %rs41;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs41;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs55;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs48;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs53;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs54, %f53;}


	mul.lo.s32 %r41, %r44, %r12;
mul.wide.u32 %rd11, %r41, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs54;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r31, %r44;
setp.lt.u32	%p7, %r44, %r22;
@%p7 bra BB12_2;

BB12_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot13[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<57>;
.reg .f32 %f<58>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot13;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB13_2;

BB13_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB13_1;

BB13_2:
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r22, %r23, %r24;
setp.ge.u32	%p3, %r43, %r20;
@%p3 bra BB13_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r25, [%rd1+208];
add.s32 %r6, %r25, -1;
mul.wide.s32 %rd18, %r25, 4;
add.s64 %rd6, %rd1, %rd18;

BB13_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB13_6;

BB13_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r28, [%rd25+4];
rem.u32 %r29, %r9, %r28;
ld.local.u32 %r30, [%rd25+104];
mad.lo.s32 %r46, %r30, %r29, %r46;
div.u32 %r12, %r9, %r28;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB13_5;

BB13_6:
mul.lo.s32 %r31, %r7, %r19;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r16, %r32, %r41, %r45;
ld.local.u64 %rd10, [%rd1];
mul.wide.u32 %rd19, %r31, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs24, [%rd20];

	{ cvt.f32.f16 %f1, %rs24;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs25, %f2;}


	
	{ cvt.f32.f16 %f3, %rs25;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs27, %f4;}


	
	{ cvt.f32.f16 %f5, %rs27;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs29, %f6;}


	
	{ cvt.f32.f16 %f7, %rs29;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs31, %f10;}


	ld.global.u16 %rs32, [%rd20];

	{ cvt.f32.f16 %f11, %rs32;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs33, %f12;}


	
	{ cvt.f32.f16 %f13, %rs33;}


	
	{ cvt.f32.f16 %f14, %rs27;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs36, %f15;}


	
	{ cvt.f32.f16 %f16, %rs36;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs38, %f19;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	
	{ cvt.f32.f16 %f21, %rs38;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs41, %f22;}


	
	{ cvt.rn.f16.f32 %rs56, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs55, %f24;}


	ld.global.u16 %rs44, [%rd20];

	{ cvt.f32.f16 %f25, %rs44;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB13_8;


	{ cvt.rn.f16.f32 %rs56, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs55, %f45;}



BB13_8:
mul.wide.u32 %rd21, %r16, 2;
add.s64 %rd22, %rd10, %rd21;
ld.u16 %rs53, [%rd22];

	{ cvt.f32.f16 %f46, %rs56;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs48, %f47;}


	
	{ cvt.f32.f16 %f48, %rs41;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs41;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs55;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs48;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs53;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs54, %f53;}


	mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd23, %r33, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs54;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r22, %r7;
setp.lt.u32	%p11, %r43, %r20;
@%p11 bra BB13_4;

BB13_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<57>;
.reg .f32 %f<58>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB14_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB14_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd7, %r39, 2;
add.s64 %rd8, %rd3, %rd7;
ld.global.u16 %rs24, [%rd8];

	{ cvt.f32.f16 %f1, %rs24;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs25, %f2;}


	
	{ cvt.f32.f16 %f3, %rs25;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs27, %f4;}


	
	{ cvt.f32.f16 %f5, %rs27;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs29, %f6;}


	
	{ cvt.f32.f16 %f7, %rs29;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p2, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p2;
setp.gt.f32	%p3, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p3;

	{ cvt.rn.f16.f32 %rs31, %f10;}


	ld.global.u16 %rs32, [%rd8];

	{ cvt.f32.f16 %f11, %rs32;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs33, %f12;}


	
	{ cvt.f32.f16 %f13, %rs33;}


	
	{ cvt.f32.f16 %f14, %rs27;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs36, %f15;}


	
	{ cvt.f32.f16 %f16, %rs36;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p4, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p4;
setp.gt.f32	%p5, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs38, %f19;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	
	{ cvt.f32.f16 %f21, %rs38;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs41, %f22;}


	
	{ cvt.rn.f16.f32 %rs56, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs55, %f24;}


	ld.global.u16 %rs44, [%rd8];

	{ cvt.f32.f16 %f25, %rs44;}


	setp.geu.f32	%p6, %f25, 0f00000000;
@%p6 bra BB14_4;


	{ cvt.rn.f16.f32 %rs56, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs55, %f45;}



BB14_4:
mul.lo.s32 %r40, %r44, %r20;
mul.wide.u32 %rd9, %r40, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs53, [%rd10];

	{ cvt.f32.f16 %f46, %rs56;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs48, %f47;}


	
	{ cvt.f32.f16 %f48, %rs41;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs41;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs55;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs48;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs53;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs54, %f53;}


	mul.lo.s32 %r41, %r44, %r11;
mul.wide.u32 %rd11, %r41, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs54;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p7, %r44, %r21;
@%p7 bra BB14_2;

BB14_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.u32 %r16, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB15_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB15_2:
mul.hi.u32 %r53, %r69, %r36;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.hi.u32 %r14, %r69, %r44;
mul.wide.u32 %rd7, %r59, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs16, [%rd8];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p2, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p2;
setp.gt.f32	%p3, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p3;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.global.u16 %rs24, [%rd8];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p4, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p4;
setp.gt.f32	%p5, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.global.u16 %rs36, [%rd8];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p6, %f25, 0f00000000;
@%p6 bra BB15_4;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB15_4:
add.s32 %r60, %r14, %r69;
shr.u32 %r61, %r60, %r45;
mul.lo.s32 %r62, %r61, %r47;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r43;
mad.lo.s32 %r65, %r42, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs45, [%rd10];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	mul.lo.s32 %r66, %r69, %r16;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs46;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p7, %r69, %r33;
@%p7 bra BB15_2;

BB15_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot16[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot16;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB16_2;

BB16_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB16_1;

BB16_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r68, %r42, %r43, %r44;
setp.ge.u32	%p3, %r68, %r32;
@%p3 bra BB16_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r10, %r45, -1;
mul.wide.s32 %rd18, %r45, 4;
add.s64 %rd6, %rd1, %rd18;

BB16_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r36;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB16_6;

BB16_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r48, [%rd25+4];
rem.u32 %r49, %r14, %r48;
ld.local.u32 %r50, [%rd25+104];
mad.lo.s32 %r71, %r50, %r49, %r71;
div.u32 %r17, %r14, %r48;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB16_5;

BB16_6:
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r21, %r57, %r66, %r70;
ld.local.u64 %rd10, [%rd1];
mul.wide.u32 %rd19, %r56, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs16, [%rd20];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.global.u16 %rs24, [%rd20];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.global.u16 %rs36, [%rd20];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB16_8;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB16_8:
mul.wide.u32 %rd21, %r21, 2;
add.s64 %rd22, %rd10, %rd21;
ld.u16 %rs45, [%rd22];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	mul.lo.s32 %r58, %r11, %r23;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs46;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r42, %r11;
setp.lt.u32	%p11, %r68, %r32;
@%p11 bra BB16_4;

BB16_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot17[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<57>;
.reg .f32 %f<58>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot17;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB17_2;

BB17_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB17_1;

BB17_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB17_9;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB17_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB17_6;

BB17_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB17_5;

BB17_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r33, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs24, [%rd20];

	{ cvt.f32.f16 %f1, %rs24;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs25, %f2;}


	
	{ cvt.f32.f16 %f3, %rs25;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs27, %f4;}


	
	{ cvt.f32.f16 %f5, %rs27;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs29, %f6;}


	
	{ cvt.f32.f16 %f7, %rs29;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs31, %f10;}


	ld.u16 %rs32, [%rd20];

	{ cvt.f32.f16 %f11, %rs32;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs33, %f12;}


	
	{ cvt.f32.f16 %f13, %rs33;}


	
	{ cvt.f32.f16 %f14, %rs27;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs36, %f15;}


	
	{ cvt.f32.f16 %f16, %rs36;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs38, %f19;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	
	{ cvt.f32.f16 %f21, %rs38;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs41, %f22;}


	
	{ cvt.rn.f16.f32 %rs56, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs55, %f24;}


	ld.u16 %rs44, [%rd20];

	{ cvt.f32.f16 %f25, %rs44;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB17_8;


	{ cvt.rn.f16.f32 %rs56, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs55, %f45;}



BB17_8:
mul.lo.s32 %r34, %r9, %r20;
mul.wide.u32 %rd21, %r34, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs53, [%rd22];

	{ cvt.f32.f16 %f46, %rs56;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs48, %f47;}


	
	{ cvt.f32.f16 %f48, %rs41;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs41;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs55;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs48;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs53;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs54, %f53;}


	mul.lo.s32 %r35, %r9, %r19;
mul.wide.u32 %rd23, %r35, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs54;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p11, %r43, %r21;
@%p11 bra BB17_4;

BB17_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot18[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot18;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB18_2;

BB18_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB18_1;

BB18_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB18_9;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB18_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB18_6;

BB18_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r16, %r13, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB18_5;

BB18_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r66, %r70;
mul.hi.u32 %r20, %r11, %r35;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r51, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs16, [%rd20];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.u16 %rs24, [%rd20];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.u16 %rs36, [%rd20];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB18_8;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB18_8:
add.s32 %r52, %r20, %r11;
shr.u32 %r53, %r52, %r36;
mul.lo.s32 %r54, %r53, %r38;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r34;
mad.lo.s32 %r57, %r33, %r53, %r56;
mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs45, [%rd22];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs46;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p11, %r68, %r31;
@%p11 bra BB18_4;

BB18_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot19[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot19;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB19_2;

BB19_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB19_1;

BB19_2:
mov.u32 %r55, 0;
@%p1 bra BB19_4;

BB19_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB19_3;

BB19_4:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r68, %r34, %r35, %r36;
setp.ge.u32	%p5, %r68, %r31;
@%p5 bra BB19_14;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r37, [%rd2+208];
add.s32 %r7, %r37, -1;
mul.wide.s32 %rd29, %r37, 4;
add.s64 %rd9, %rd2, %rd29;

BB19_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r39, 0;
mov.u32 %r75, %r39;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r39;
@%p6 bra BB19_8;

BB19_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r40, [%rd37+4];
rem.u32 %r41, %r10, %r40;
ld.local.u32 %r42, [%rd37+104];
mad.lo.s32 %r75, %r42, %r41, %r75;
div.u32 %r13, %r10, %r40;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB19_7;

BB19_8:
mov.u32 %r16, %r74;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r17, %r44, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r39;
@%p8 bra BB19_11;

mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd38, %rd3, %rd30;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB19_10:
ld.local.u32 %r47, [%rd38+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd38+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB19_10;

BB19_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r28, %r50, %r64, %r72;
ld.local.u64 %rd17, [%rd3];
mul.wide.u32 %rd31, %r17, 2;
add.s64 %rd32, %rd13, %rd31;
ld.u16 %rs16, [%rd32];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p10, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p10;
setp.gt.f32	%p11, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p11;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.u16 %rs24, [%rd32];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p12, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p12;
setp.gt.f32	%p13, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.u16 %rs36, [%rd32];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p14, %f25, 0f00000000;
@%p14 bra BB19_13;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB19_13:
mul.wide.u32 %rd33, %r28, 2;
add.s64 %rd34, %rd17, %rd33;
ld.u16 %rs45, [%rd34];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	mul.lo.s32 %r51, %r8, %r30;
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd8, %rd35;
st.global.u16 [%rd36], %rs46;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r34, %r8;
setp.lt.u32	%p15, %r68, %r31;
@%p15 bra BB19_6;

BB19_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<57>;
.reg .f32 %f<58>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r31, %r32, %r33;
setp.ge.u32	%p1, %r44, %r22;
@%p1 bra BB20_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB20_2:
mul.hi.u32 %r10, %r44, %r25;
mul.lo.s32 %r34, %r44, %r1;
mul.wide.u32 %rd7, %r34, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs24, [%rd8];

	{ cvt.f32.f16 %f1, %rs24;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs25, %f2;}


	
	{ cvt.f32.f16 %f3, %rs25;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs27, %f4;}


	
	{ cvt.f32.f16 %f5, %rs27;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs29, %f6;}


	
	{ cvt.f32.f16 %f7, %rs29;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p2, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p2;
setp.gt.f32	%p3, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p3;

	{ cvt.rn.f16.f32 %rs31, %f10;}


	ld.global.u16 %rs32, [%rd8];

	{ cvt.f32.f16 %f11, %rs32;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs33, %f12;}


	
	{ cvt.f32.f16 %f13, %rs33;}


	
	{ cvt.f32.f16 %f14, %rs27;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs36, %f15;}


	
	{ cvt.f32.f16 %f16, %rs36;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p4, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p4;
setp.gt.f32	%p5, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs38, %f19;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	
	{ cvt.f32.f16 %f21, %rs38;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs41, %f22;}


	
	{ cvt.rn.f16.f32 %rs56, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs55, %f24;}


	ld.global.u16 %rs44, [%rd8];

	{ cvt.f32.f16 %f25, %rs44;}


	setp.geu.f32	%p6, %f25, 0f00000000;
@%p6 bra BB20_4;


	{ cvt.rn.f16.f32 %rs56, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs55, %f45;}



BB20_4:
add.s32 %r35, %r10, %r44;
shr.u32 %r36, %r35, %r26;
mul.lo.s32 %r37, %r36, %r28;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r24;
mad.lo.s32 %r40, %r23, %r36, %r39;
mul.lo.s32 %r41, %r44, %r21;
mul.wide.u32 %rd9, %r41, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs53, [%rd10];

	{ cvt.f32.f16 %f46, %rs56;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs48, %f47;}


	
	{ cvt.f32.f16 %f48, %rs41;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs41;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs55;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs48;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs53;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs54, %f53;}


	mul.wide.u32 %rd11, %r40, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs54;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r31, %r44;
setp.lt.u32	%p7, %r44, %r22;
@%p7 bra BB20_2;

BB20_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r69, %r51, %r52, %r53;
setp.ge.u32	%p1, %r69, %r34;
@%p1 bra BB21_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB21_2:
mul.hi.u32 %r14, %r69, %r37;
mul.hi.u32 %r15, %r69, %r45;
mul.lo.s32 %r54, %r69, %r1;
mul.wide.u32 %rd7, %r54, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs16, [%rd8];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p2, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p2;
setp.gt.f32	%p3, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p3;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.global.u16 %rs24, [%rd8];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p4, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p4;
setp.gt.f32	%p5, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.global.u16 %rs36, [%rd8];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p6, %f25, 0f00000000;
@%p6 bra BB21_4;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB21_4:
add.s32 %r55, %r14, %r69;
shr.u32 %r56, %r55, %r38;
mul.lo.s32 %r57, %r56, %r40;
sub.s32 %r58, %r69, %r57;
mul.lo.s32 %r59, %r58, %r36;
mad.lo.s32 %r60, %r35, %r56, %r59;
add.s32 %r61, %r15, %r69;
shr.u32 %r62, %r61, %r46;
mul.lo.s32 %r63, %r62, %r48;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r44;
mad.lo.s32 %r66, %r43, %r62, %r65;
mul.wide.u32 %rd9, %r66, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs45, [%rd10];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	mul.wide.u32 %rd11, %r60, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs46;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r51, %r69;
setp.lt.u32	%p7, %r69, %r34;
@%p7 bra BB21_2;

BB21_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot22[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<70>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot22;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB22_2;

BB22_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB22_1;

BB22_2:
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r68, %r43, %r44, %r45;
setp.ge.u32	%p3, %r68, %r33;
@%p3 bra BB22_10;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;

BB22_4:
mov.u32 %r63, %r68;
mov.u32 %r10, %r63;
mul.hi.u32 %r11, %r10, %r37;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r62, %r12, -1;
mov.u32 %r69, 0;
setp.lt.s32	%p4, %r62, 1;
mov.u32 %r66, %r10;
@%p4 bra BB22_7;

mul.wide.s32 %rd18, %r12, 4;
add.s64 %rd25, %rd1, %rd18;
mov.u32 %r69, 0;
mov.u32 %r67, %r10;

BB22_6:
ld.local.u32 %r48, [%rd25+4];
rem.u32 %r49, %r67, %r48;
ld.local.u32 %r50, [%rd25+104];
mad.lo.s32 %r69, %r50, %r49, %r69;
div.u32 %r67, %r67, %r48;
add.s64 %rd25, %rd25, -4;
add.s32 %r62, %r62, -1;
setp.gt.s32	%p5, %r62, 0;
mov.u32 %r65, %r67;
mov.u32 %r66, %r65;
@%p5 bra BB22_6;

BB22_7:
mov.u32 %r20, %r66;
add.s32 %r51, %r11, %r10;
shr.u32 %r52, %r51, %r38;
mul.lo.s32 %r53, %r52, %r40;
sub.s32 %r54, %r10, %r53;
mul.lo.s32 %r55, %r54, %r36;
mad.lo.s32 %r56, %r35, %r52, %r55;
cvt.u64.u32	%rd9, %r56;
mul.lo.s32 %r57, %r10, %r32;
ld.local.u32 %r58, [%rd1+108];
mad.lo.s32 %r22, %r58, %r20, %r69;
ld.local.u64 %rd10, [%rd1];
mul.wide.u32 %rd19, %r57, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs16, [%rd20];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.global.u16 %rs24, [%rd20];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.global.u16 %rs36, [%rd20];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB22_9;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB22_9:
mul.wide.u32 %rd21, %r22, 2;
add.s64 %rd22, %rd10, %rd21;
ld.u16 %rs45, [%rd22];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	shl.b64 %rd23, %rd9, 1;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs46;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r43, %r10;
setp.lt.u32	%p11, %r68, %r33;
@%p11 bra BB22_4;

BB22_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB23_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB23_2:
mul.hi.u32 %r14, %r69, %r36;
mul.hi.u32 %r53, %r69, %r44;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r45;
mul.lo.s32 %r56, %r55, %r47;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r43;
mad.lo.s32 %r59, %r42, %r55, %r58;
mul.wide.u32 %rd7, %r59, 2;
add.s64 %rd8, %rd3, %rd7;
ld.global.u16 %rs16, [%rd8];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p2, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p2;
setp.gt.f32	%p3, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p3;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.global.u16 %rs24, [%rd8];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p4, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p4;
setp.gt.f32	%p5, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.global.u16 %rs36, [%rd8];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p6, %f25, 0f00000000;
@%p6 bra BB23_4;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB23_4:
add.s32 %r60, %r14, %r69;
shr.u32 %r61, %r60, %r37;
mul.lo.s32 %r62, %r61, %r39;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r35;
mad.lo.s32 %r65, %r34, %r61, %r64;
mul.lo.s32 %r66, %r69, %r32;
mul.wide.u32 %rd9, %r66, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs45, [%rd10];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	mul.wide.u32 %rd11, %r65, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs46;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p7, %r69, %r33;
@%p7 bra BB23_2;

BB23_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<41>;
.reg .f32 %f<58>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r70, %ntid.x;
mov.u32 %r71, %ctaid.x;
mov.u32 %r72, %tid.x;
mad.lo.s32 %r94, %r70, %r71, %r72;
setp.ge.u32	%p1, %r94, %r45;
@%p1 bra BB24_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB24_2:
mul.hi.u32 %r18, %r94, %r48;
mul.hi.u32 %r73, %r94, %r56;
add.s32 %r74, %r73, %r94;
shr.u32 %r75, %r74, %r57;
mul.lo.s32 %r76, %r75, %r59;
sub.s32 %r77, %r94, %r76;
mul.lo.s32 %r78, %r77, %r55;
mad.lo.s32 %r79, %r54, %r75, %r78;
mul.hi.u32 %r19, %r94, %r64;
mul.wide.u32 %rd7, %r79, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs8, [%rd8];

	{ cvt.f32.f16 %f1, %rs8;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs9, %f2;}


	
	{ cvt.f32.f16 %f3, %rs9;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs11, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs13, %f6;}


	
	{ cvt.f32.f16 %f7, %rs13;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p2, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p2;
setp.gt.f32	%p3, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p3;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	ld.global.u16 %rs16, [%rd8];

	{ cvt.f32.f16 %f11, %rs16;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs17, %f12;}


	
	{ cvt.f32.f16 %f13, %rs17;}


	
	{ cvt.f32.f16 %f14, %rs11;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs20, %f15;}


	
	{ cvt.f32.f16 %f16, %rs20;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p4, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p4;
setp.gt.f32	%p5, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs15;}


	
	{ cvt.f32.f16 %f21, %rs22;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs25, %f22;}


	
	{ cvt.rn.f16.f32 %rs40, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs39, %f24;}


	ld.global.u16 %rs28, [%rd8];

	{ cvt.f32.f16 %f25, %rs28;}


	setp.geu.f32	%p6, %f25, 0f00000000;
@%p6 bra BB24_4;


	{ cvt.rn.f16.f32 %rs40, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs39, %f45;}



BB24_4:
add.s32 %r80, %r18, %r94;
shr.u32 %r81, %r80, %r49;
mul.lo.s32 %r82, %r81, %r51;
sub.s32 %r83, %r94, %r82;
mul.lo.s32 %r84, %r83, %r47;
mad.lo.s32 %r85, %r46, %r81, %r84;
add.s32 %r86, %r19, %r94;
shr.u32 %r87, %r86, %r65;
mul.lo.s32 %r88, %r87, %r67;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r63;
mad.lo.s32 %r91, %r62, %r87, %r90;
mul.wide.u32 %rd9, %r91, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs37, [%rd10];

	{ cvt.f32.f16 %f46, %rs40;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs32, %f47;}


	
	{ cvt.f32.f16 %f48, %rs25;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs25;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs39;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs32;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs37;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs38, %f53;}


	mul.wide.u32 %rd11, %r85, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs38;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r70, %r94;
setp.lt.u32	%p7, %r94, %r45;
@%p7 bra BB24_2;

BB24_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot25[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<41>;
.reg .f32 %f<58>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot25;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB25_2;

BB25_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB25_1;

BB25_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r93, %r63, %r64, %r65;
setp.ge.u32	%p3, %r93, %r45;
@%p3 bra BB25_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd19, %r66, 4;
add.s64 %rd7, %rd1, %rd19;

BB25_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mul.hi.u32 %r18, %r16, %r57;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB25_6;

BB25_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r69, [%rd26+4];
rem.u32 %r70, %r20, %r69;
ld.local.u32 %r71, [%rd26+104];
mad.lo.s32 %r96, %r71, %r70, %r96;
div.u32 %r23, %r20, %r69;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB25_5;

BB25_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
add.s32 %r78, %r18, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
cvt.u64.u32	%rd11, %r77;
mad.lo.s32 %r83, %r55, %r79, %r82;
mad.lo.s32 %r27, %r15, %r91, %r95;
mul.wide.u32 %rd20, %r83, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs8, [%rd21];

	{ cvt.f32.f16 %f1, %rs8;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs9, %f2;}


	
	{ cvt.f32.f16 %f3, %rs9;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs11, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs13, %f6;}


	
	{ cvt.f32.f16 %f7, %rs13;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	ld.global.u16 %rs16, [%rd21];

	{ cvt.f32.f16 %f11, %rs16;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs17, %f12;}


	
	{ cvt.f32.f16 %f13, %rs17;}


	
	{ cvt.f32.f16 %f14, %rs11;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs20, %f15;}


	
	{ cvt.f32.f16 %f16, %rs20;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs15;}


	
	{ cvt.f32.f16 %f21, %rs22;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs25, %f22;}


	
	{ cvt.rn.f16.f32 %rs40, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs39, %f24;}


	ld.global.u16 %rs28, [%rd21];

	{ cvt.f32.f16 %f25, %rs28;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB25_8;


	{ cvt.rn.f16.f32 %rs40, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs39, %f45;}



BB25_8:
mul.wide.u32 %rd22, %r27, 2;
add.s64 %rd23, %rd6, %rd22;
ld.u16 %rs37, [%rd23];

	{ cvt.f32.f16 %f46, %rs40;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs32, %f47;}


	
	{ cvt.f32.f16 %f48, %rs25;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs25;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs39;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs32;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs37;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs38, %f53;}


	shl.b64 %rd24, %rd11, 1;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs38;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r63, %r16;
setp.lt.u32	%p11, %r93, %r45;
@%p11 bra BB25_4;

BB25_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot26[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<70>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot26;
cvta.local.u64 %SP, %rd25;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB26_2;

BB26_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB26_1;

BB26_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r68, %r42, %r43, %r44;
setp.ge.u32	%p3, %r68, %r32;
@%p3 bra BB26_10;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd9;

BB26_4:
mov.u32 %r63, %r68;
mov.u32 %r10, %r63;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r62, %r12, -1;
mov.u32 %r69, 0;
setp.lt.s32	%p4, %r62, 1;
mov.u32 %r66, %r10;
@%p4 bra BB26_7;

mul.wide.s32 %rd16, %r12, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r69, 0;
mov.u32 %r67, %r10;

BB26_6:
ld.local.u32 %r47, [%rd24+4];
rem.u32 %r48, %r67, %r47;
ld.local.u32 %r49, [%rd24+104];
mad.lo.s32 %r69, %r49, %r48, %r69;
div.u32 %r67, %r67, %r47;
add.s64 %rd24, %rd24, -4;
add.s32 %r62, %r62, -1;
setp.gt.s32	%p5, %r62, 0;
mov.u32 %r65, %r67;
mov.u32 %r66, %r65;
@%p5 bra BB26_6;

BB26_7:
mov.u32 %r20, %r66;
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r20, %r69;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r51, 2;
add.s64 %rd19, %rd17, %rd18;
ld.u16 %rs16, [%rd19];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.u16 %rs24, [%rd19];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.u16 %rs36, [%rd19];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB26_9;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB26_9:
add.s32 %r52, %r11, %r10;
shr.u32 %r53, %r52, %r37;
mul.lo.s32 %r54, %r53, %r39;
sub.s32 %r55, %r10, %r54;
mul.lo.s32 %r56, %r55, %r35;
mad.lo.s32 %r57, %r34, %r53, %r56;
mul.lo.s32 %r58, %r10, %r31;
mul.wide.u32 %rd20, %r58, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs45, [%rd21];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs46;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r42, %r10;
setp.lt.u32	%p11, %r68, %r32;
@%p11 bra BB26_4;

BB26_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot27[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<41>;
.reg .f32 %f<58>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot27;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB27_2;

BB27_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB27_1;

BB27_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB27_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r65, 4;
add.s64 %rd7, %rd1, %rd18;

BB27_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB27_6;

BB27_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r19, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r22, %r19, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB27_5;

BB27_6:
mad.lo.s32 %r71, %r15, %r91, %r95;
mul.hi.u32 %r26, %r16, %r56;
mul.wide.u32 %rd19, %r71, 2;
add.s64 %rd20, %rd6, %rd19;
ld.u16 %rs8, [%rd20];

	{ cvt.f32.f16 %f1, %rs8;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs9, %f2;}


	
	{ cvt.f32.f16 %f3, %rs9;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs11, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs13, %f6;}


	
	{ cvt.f32.f16 %f7, %rs13;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	ld.u16 %rs16, [%rd20];

	{ cvt.f32.f16 %f11, %rs16;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs17, %f12;}


	
	{ cvt.f32.f16 %f13, %rs17;}


	
	{ cvt.f32.f16 %f14, %rs11;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs20, %f15;}


	
	{ cvt.f32.f16 %f16, %rs20;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs15;}


	
	{ cvt.f32.f16 %f21, %rs22;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs25, %f22;}


	
	{ cvt.rn.f16.f32 %rs40, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs39, %f24;}


	ld.u16 %rs28, [%rd20];

	{ cvt.f32.f16 %f25, %rs28;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB27_8;


	{ cvt.rn.f16.f32 %rs40, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs39, %f45;}



BB27_8:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r49;
mul.lo.s32 %r74, %r73, %r51;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r47;
mad.lo.s32 %r77, %r46, %r73, %r76;
add.s32 %r78, %r26, %r16;
shr.u32 %r79, %r78, %r57;
mul.lo.s32 %r80, %r79, %r59;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r55;
mad.lo.s32 %r83, %r54, %r79, %r82;
mul.wide.u32 %rd21, %r83, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs37, [%rd22];

	{ cvt.f32.f16 %f46, %rs40;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs32, %f47;}


	
	{ cvt.f32.f16 %f48, %rs25;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs25;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs39;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs32;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs37;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs38, %f53;}


	mul.wide.u32 %rd23, %r77, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs38;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p11, %r93, %r44;
@%p11 bra BB27_4;

BB27_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot28[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<41>;
.reg .f32 %f<58>;
.reg .b32 %r<100>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot28;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB28_2;

BB28_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB28_1;

BB28_2:
mov.u32 %r79, 0;
@%p1 bra BB28_4;

BB28_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB28_3;

BB28_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB28_13;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r59, 4;
add.s64 %rd12, %rd3, %rd32;

BB28_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd39, %rd11;
mul.hi.u32 %r16, %r15, %r48;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB28_8;

BB28_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r62, [%rd39+4];
rem.u32 %r63, %r18, %r62;
ld.local.u32 %r64, [%rd39+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r21, %r18, %r62;
add.s64 %rd39, %rd39, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB28_7;

BB28_8:
mov.u32 %r24, %r98;
add.s32 %r67, %r16, %r15;
shr.u32 %r68, %r67, %r49;
mul.lo.s32 %r69, %r68, %r51;
sub.s32 %r70, %r15, %r69;
mul.lo.s32 %r71, %r70, %r47;
mad.lo.s32 %r72, %r46, %r68, %r71;
cvt.u64.u32	%rd16, %r72;
mov.u64 %rd40, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB28_10;

BB28_9:
mov.u32 %r26, %r81;
ld.local.u32 %r73, [%rd40+4];
rem.u32 %r74, %r89, %r73;
ld.local.u32 %r75, [%rd40+104];
mad.lo.s32 %r97, %r75, %r74, %r97;
div.u32 %r89, %r89, %r73;
add.s64 %rd40, %rd40, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB28_9;

BB28_10:
mad.lo.s32 %r34, %r14, %r88, %r96;
mul.wide.u32 %rd33, %r25, 2;
add.s64 %rd34, %rd9, %rd33;
ld.u16 %rs8, [%rd34];

	{ cvt.f32.f16 %f1, %rs8;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs9, %f2;}


	
	{ cvt.f32.f16 %f3, %rs9;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs11, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs13, %f6;}


	
	{ cvt.f32.f16 %f7, %rs13;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p10, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p10;
setp.gt.f32	%p11, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p11;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	ld.u16 %rs16, [%rd34];

	{ cvt.f32.f16 %f11, %rs16;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs17, %f12;}


	
	{ cvt.f32.f16 %f13, %rs17;}


	
	{ cvt.f32.f16 %f14, %rs11;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs20, %f15;}


	
	{ cvt.f32.f16 %f16, %rs20;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p12, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p12;
setp.gt.f32	%p13, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs15;}


	
	{ cvt.f32.f16 %f21, %rs22;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs25, %f22;}


	
	{ cvt.rn.f16.f32 %rs40, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs39, %f24;}


	ld.u16 %rs28, [%rd34];

	{ cvt.f32.f16 %f25, %rs28;}


	setp.geu.f32	%p14, %f25, 0f00000000;
@%p14 bra BB28_12;


	{ cvt.rn.f16.f32 %rs40, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs39, %f45;}



BB28_12:
mul.wide.u32 %rd35, %r34, 2;
add.s64 %rd36, %rd10, %rd35;
ld.u16 %rs37, [%rd36];

	{ cvt.f32.f16 %f46, %rs40;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs32, %f47;}


	
	{ cvt.f32.f16 %f48, %rs25;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs25;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs39;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs32;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs37;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs38, %f53;}


	shl.b64 %rd37, %rd16, 1;
add.s64 %rd38, %rd8, %rd37;
st.global.u16 [%rd38], %rs38;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p15, %r92, %r44;
@%p15 bra BB28_6;

BB28_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot29[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<57>;
.reg .f32 %f<58>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot29;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB29_2;

BB29_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB29_1;

BB29_2:
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r22, %r23, %r24;
setp.ge.u32	%p3, %r43, %r20;
@%p3 bra BB29_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r25, [%rd1+208];
add.s32 %r6, %r25, -1;
mul.wide.s32 %rd18, %r25, 4;
add.s64 %rd6, %rd1, %rd18;

BB29_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB29_6;

BB29_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r28, [%rd25+4];
rem.u32 %r29, %r9, %r28;
ld.local.u32 %r30, [%rd25+104];
mad.lo.s32 %r46, %r30, %r29, %r46;
div.u32 %r12, %r9, %r28;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB29_5;

BB29_6:
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r16, %r31, %r41, %r45;
ld.local.u64 %rd10, [%rd1];
mul.lo.s32 %r32, %r7, %r1;
mul.wide.u32 %rd19, %r32, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs24, [%rd20];

	{ cvt.f32.f16 %f1, %rs24;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs25, %f2;}


	
	{ cvt.f32.f16 %f3, %rs25;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs27, %f4;}


	
	{ cvt.f32.f16 %f5, %rs27;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs29, %f6;}


	
	{ cvt.f32.f16 %f7, %rs29;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs31, %f10;}


	ld.global.u16 %rs32, [%rd20];

	{ cvt.f32.f16 %f11, %rs32;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs33, %f12;}


	
	{ cvt.f32.f16 %f13, %rs33;}


	
	{ cvt.f32.f16 %f14, %rs27;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs36, %f15;}


	
	{ cvt.f32.f16 %f16, %rs36;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs38, %f19;}


	
	{ cvt.f32.f16 %f20, %rs31;}


	
	{ cvt.f32.f16 %f21, %rs38;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs41, %f22;}


	
	{ cvt.rn.f16.f32 %rs56, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs55, %f24;}


	ld.global.u16 %rs44, [%rd20];

	{ cvt.f32.f16 %f25, %rs44;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB29_8;


	{ cvt.rn.f16.f32 %rs56, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs55, %f45;}



BB29_8:
mul.lo.s32 %r33, %r7, %r19;
mul.wide.u32 %rd21, %r33, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs53, [%rd22];

	{ cvt.f32.f16 %f46, %rs56;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs48, %f47;}


	
	{ cvt.f32.f16 %f48, %rs41;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs41;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs55;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs48;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs53;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs54, %f53;}


	mul.wide.u32 %rd23, %r16, 2;
add.s64 %rd24, %rd10, %rd23;
st.u16 [%rd24], %rs54;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r22, %r7;
setp.lt.u32	%p11, %r43, %r20;
@%p11 bra BB29_4;

BB29_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot30[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot30;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB30_2;

BB30_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB30_1;

BB30_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r68, %r42, %r43, %r44;
setp.ge.u32	%p3, %r68, %r32;
@%p3 bra BB30_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r10, %r45, -1;
mul.wide.s32 %rd18, %r45, 4;
add.s64 %rd6, %rd1, %rd18;

BB30_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB30_6;

BB30_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r48, [%rd25+4];
rem.u32 %r49, %r13, %r48;
ld.local.u32 %r50, [%rd25+104];
mad.lo.s32 %r71, %r50, %r49, %r71;
div.u32 %r16, %r13, %r48;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB30_5;

BB30_6:
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r20, %r51, %r66, %r70;
ld.local.u64 %rd10, [%rd1];
mul.hi.u32 %r21, %r11, %r36;
mul.lo.s32 %r52, %r11, %r1;
mul.wide.u32 %rd19, %r52, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs16, [%rd20];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.global.u16 %rs24, [%rd20];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.global.u16 %rs36, [%rd20];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB30_8;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB30_8:
add.s32 %r53, %r21, %r11;
shr.u32 %r54, %r53, %r37;
mul.lo.s32 %r55, %r54, %r39;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r35;
mad.lo.s32 %r58, %r34, %r54, %r57;
mul.wide.u32 %rd21, %r58, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs45, [%rd22];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	mul.wide.u32 %rd23, %r20, 2;
add.s64 %rd24, %rd10, %rd23;
st.u16 [%rd24], %rs46;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r42, %r11;
setp.lt.u32	%p11, %r68, %r32;
@%p11 bra BB30_4;

BB30_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot31[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<75>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot31;
cvta.local.u64 %SP, %rd40;
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB31_2;

BB31_1:
mul.wide.s32 %rd22, %r53, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB31_1;

BB31_2:
mov.u32 %r54, 0;
@%p1 bra BB31_4;

BB31_3:
mul.wide.s32 %rd26, %r54, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB31_3;

BB31_4:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r67, %r34, %r35, %r36;
setp.ge.u32	%p5, %r67, %r31;
@%p5 bra BB31_14;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r37, [%rd2+208];
add.s32 %r7, %r37, -1;
mul.wide.s32 %rd30, %r37, 4;
add.s64 %rd9, %rd2, %rd30;

BB31_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd38, %rd9;
mov.u32 %r39, 0;
mov.u32 %r74, %r39;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r39;
@%p6 bra BB31_8;

BB31_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r40, [%rd38+4];
rem.u32 %r41, %r10, %r40;
ld.local.u32 %r42, [%rd38+104];
mad.lo.s32 %r74, %r42, %r41, %r74;
div.u32 %r13, %r10, %r40;
add.s64 %rd38, %rd38, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB31_7;

BB31_8:
mov.u32 %r16, %r73;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r17, %r44, %r65, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r56, %r18, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r39;
@%p8 bra BB31_11;

mul.wide.s32 %rd31, %r18, 4;
add.s64 %rd39, %rd3, %rd31;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB31_10:
ld.local.u32 %r46, [%rd39+4];
rem.u32 %r47, %r64, %r46;
ld.local.u32 %r48, [%rd39+104];
mad.lo.s32 %r72, %r48, %r47, %r72;
div.u32 %r64, %r64, %r46;
add.s64 %rd39, %rd39, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB31_10;

BB31_11:
cvt.u64.u32	%rd17, %r17;
mul.lo.s32 %r49, %r8, %r30;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r28, %r50, %r63, %r71;
ld.local.u64 %rd18, [%rd3];
mul.wide.u32 %rd32, %r49, 2;
add.s64 %rd33, %rd8, %rd32;
ld.global.u16 %rs16, [%rd33];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p10, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p10;
setp.gt.f32	%p11, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p11;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.global.u16 %rs24, [%rd33];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p12, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p12;
setp.gt.f32	%p13, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.global.u16 %rs36, [%rd33];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p14, %f25, 0f00000000;
@%p14 bra BB31_13;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB31_13:
mul.wide.u32 %rd34, %r28, 2;
add.s64 %rd35, %rd18, %rd34;
ld.u16 %rs45, [%rd35];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	shl.b64 %rd36, %rd17, 1;
add.s64 %rd37, %rd13, %rd36;
st.u16 [%rd37], %rs46;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r34, %r8;
setp.lt.u32	%p15, %r67, %r31;
@%p15 bra BB31_6;

BB31_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot32[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot32;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB32_2;

BB32_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB32_1;

BB32_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB32_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB32_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB32_6;

BB32_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r16, %r13, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB32_5;

BB32_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r20, %r50, %r66, %r70;
ld.local.u64 %rd10, [%rd1];
mul.hi.u32 %r51, %r11, %r35;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r36;
mul.lo.s32 %r54, %r53, %r38;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r34;
mad.lo.s32 %r57, %r33, %r53, %r56;
mul.wide.u32 %rd19, %r57, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs16, [%rd20];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.global.u16 %rs24, [%rd20];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.global.u16 %rs36, [%rd20];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB32_8;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB32_8:
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd21, %r58, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs45, [%rd22];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	mul.wide.u32 %rd23, %r20, 2;
add.s64 %rd24, %rd10, %rd23;
st.u16 [%rd24], %rs46;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p11, %r68, %r31;
@%p11 bra BB32_4;

BB32_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot33[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<41>;
.reg .f32 %f<58>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot33;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB33_2;

BB33_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB33_1;

BB33_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB33_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r65, 4;
add.s64 %rd7, %rd1, %rd18;

BB33_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB33_6;

BB33_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r18, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r21, %r18, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB33_5;

BB33_6:
mad.lo.s32 %r25, %r15, %r91, %r95;
mul.hi.u32 %r71, %r16, %r48;
add.s32 %r72, %r71, %r16;
shr.u32 %r73, %r72, %r49;
mul.lo.s32 %r74, %r73, %r51;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r47;
mad.lo.s32 %r77, %r46, %r73, %r76;
mul.hi.u32 %r26, %r16, %r56;
mul.wide.u32 %rd19, %r77, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs8, [%rd20];

	{ cvt.f32.f16 %f1, %rs8;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs9, %f2;}


	
	{ cvt.f32.f16 %f3, %rs9;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs11, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs13, %f6;}


	
	{ cvt.f32.f16 %f7, %rs13;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p6, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p6;
setp.gt.f32	%p7, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p7;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	ld.global.u16 %rs16, [%rd20];

	{ cvt.f32.f16 %f11, %rs16;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs17, %f12;}


	
	{ cvt.f32.f16 %f13, %rs17;}


	
	{ cvt.f32.f16 %f14, %rs11;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs20, %f15;}


	
	{ cvt.f32.f16 %f16, %rs20;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p8, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p8;
setp.gt.f32	%p9, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs15;}


	
	{ cvt.f32.f16 %f21, %rs22;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs25, %f22;}


	
	{ cvt.rn.f16.f32 %rs40, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs39, %f24;}


	ld.global.u16 %rs28, [%rd20];

	{ cvt.f32.f16 %f25, %rs28;}


	setp.geu.f32	%p10, %f25, 0f00000000;
@%p10 bra BB33_8;


	{ cvt.rn.f16.f32 %rs40, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs39, %f45;}



BB33_8:
add.s32 %r78, %r26, %r16;
shr.u32 %r79, %r78, %r57;
mul.lo.s32 %r80, %r79, %r59;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r55;
mad.lo.s32 %r83, %r54, %r79, %r82;
mul.wide.u32 %rd21, %r83, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs37, [%rd22];

	{ cvt.f32.f16 %f46, %rs40;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs32, %f47;}


	
	{ cvt.f32.f16 %f48, %rs25;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs25;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs39;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs32;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs37;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs38, %f53;}


	mul.wide.u32 %rd23, %r25, 2;
add.s64 %rd24, %rd6, %rd23;
st.u16 [%rd24], %rs38;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p11, %r93, %r44;
@%p11 bra BB33_4;

BB33_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot34[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<41>;
.reg .f32 %f<58>;
.reg .b32 %r<100>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot34;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB34_2;

BB34_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB34_1;

BB34_2:
mov.u32 %r79, 0;
@%p1 bra BB34_4;

BB34_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB34_3;

BB34_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB34_13;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r59, 4;
add.s64 %rd12, %rd3, %rd32;

BB34_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd39, %rd11;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB34_8;

BB34_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r62, [%rd39+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd39+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r20, %r17, %r62;
add.s64 %rd39, %rd39, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB34_7;

BB34_8:
mov.u32 %r23, %r98;
mov.u64 %rd40, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r48;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB34_10;

BB34_9:
mov.u32 %r26, %r81;
ld.local.u32 %r67, [%rd40+4];
rem.u32 %r68, %r89, %r67;
ld.local.u32 %r69, [%rd40+104];
mad.lo.s32 %r97, %r69, %r68, %r97;
div.u32 %r89, %r89, %r67;
add.s64 %rd40, %rd40, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB34_9;

BB34_10:
add.s32 %r70, %r25, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
cvt.u64.u32	%rd19, %r24;
mad.lo.s32 %r75, %r46, %r71, %r74;
mad.lo.s32 %r34, %r14, %r88, %r96;
mul.wide.u32 %rd33, %r75, 2;
add.s64 %rd34, %rd8, %rd33;
ld.global.u16 %rs8, [%rd34];

	{ cvt.f32.f16 %f1, %rs8;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs9, %f2;}


	
	{ cvt.f32.f16 %f3, %rs9;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs11, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs13, %f6;}


	
	{ cvt.f32.f16 %f7, %rs13;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p10, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p10;
setp.gt.f32	%p11, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p11;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	ld.global.u16 %rs16, [%rd34];

	{ cvt.f32.f16 %f11, %rs16;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs17, %f12;}


	
	{ cvt.f32.f16 %f13, %rs17;}


	
	{ cvt.f32.f16 %f14, %rs11;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs20, %f15;}


	
	{ cvt.f32.f16 %f16, %rs20;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p12, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p12;
setp.gt.f32	%p13, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs15;}


	
	{ cvt.f32.f16 %f21, %rs22;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs25, %f22;}


	
	{ cvt.rn.f16.f32 %rs40, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs39, %f24;}


	ld.global.u16 %rs28, [%rd34];

	{ cvt.f32.f16 %f25, %rs28;}


	setp.geu.f32	%p14, %f25, 0f00000000;
@%p14 bra BB34_12;


	{ cvt.rn.f16.f32 %rs40, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs39, %f45;}



BB34_12:
mul.wide.u32 %rd35, %r34, 2;
add.s64 %rd36, %rd10, %rd35;
ld.u16 %rs37, [%rd36];

	{ cvt.f32.f16 %f46, %rs40;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs32, %f47;}


	
	{ cvt.f32.f16 %f48, %rs25;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs25;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs39;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs32;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs37;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs38, %f53;}


	shl.b64 %rd37, %rd19, 1;
add.s64 %rd38, %rd9, %rd37;
st.u16 [%rd38], %rs38;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p15, %r92, %r44;
@%p15 bra BB34_6;

BB34_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot35[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<49>;
.reg .f32 %f<58>;
.reg .b32 %r<75>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot35;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB35_2;

BB35_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB35_1;

BB35_2:
mov.u32 %r54, 0;
@%p1 bra BB35_4;

BB35_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB35_3;

BB35_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r67, %r33, %r34, %r35;
setp.ge.u32	%p5, %r67, %r30;
@%p5 bra BB35_14;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB35_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r74, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r38;
@%p6 bra BB35_8;

BB35_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r74, %r41, %r40, %r74;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB35_7;

BB35_8:
mov.u32 %r16, %r73;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r65, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r56, %r18, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r38;
@%p8 bra BB35_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB35_10:
ld.local.u32 %r45, [%rd38+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd38+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd38, %rd38, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB35_10;

BB35_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd30, [%rd3];
mul.wide.u32 %rd31, %r49, 2;
add.s64 %rd32, %rd30, %rd31;
ld.u16 %rs16, [%rd32];

	{ cvt.f32.f16 %f1, %rs16;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs17, %f2;}


	
	{ cvt.f32.f16 %f3, %rs17;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs19, %f4;}


	
	{ cvt.f32.f16 %f5, %rs19;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs21, %f6;}


	
	{ cvt.f32.f16 %f7, %rs21;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p10, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p10;
setp.gt.f32	%p11, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p11;

	{ cvt.rn.f16.f32 %rs23, %f10;}


	ld.u16 %rs24, [%rd32];

	{ cvt.f32.f16 %f11, %rs24;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs25, %f12;}


	
	{ cvt.f32.f16 %f13, %rs25;}


	
	{ cvt.f32.f16 %f14, %rs19;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs28, %f15;}


	
	{ cvt.f32.f16 %f16, %rs28;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p12, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p12;
setp.gt.f32	%p13, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs30, %f19;}


	
	{ cvt.f32.f16 %f20, %rs23;}


	
	{ cvt.f32.f16 %f21, %rs30;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs33, %f22;}


	
	{ cvt.rn.f16.f32 %rs48, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs47, %f24;}


	ld.u16 %rs36, [%rd32];

	{ cvt.f32.f16 %f25, %rs36;}


	setp.geu.f32	%p14, %f25, 0f00000000;
@%p14 bra BB35_13;


	{ cvt.rn.f16.f32 %rs48, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs47, %f45;}



BB35_13:
mul.lo.s32 %r50, %r8, %r29;
mul.wide.u32 %rd33, %r50, 2;
add.s64 %rd34, %rd8, %rd33;
ld.global.u16 %rs45, [%rd34];

	{ cvt.f32.f16 %f46, %rs48;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs40, %f47;}


	
	{ cvt.f32.f16 %f48, %rs33;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs33;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs47;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs40;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs45;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs46, %f53;}


	mul.wide.u32 %rd35, %r17, 2;
add.s64 %rd36, %rd13, %rd35;
st.u16 [%rd36], %rs46;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r33, %r8;
setp.lt.u32	%p15, %r67, %r30;
@%p15 bra BB35_6;

BB35_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot36[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<41>;
.reg .f32 %f<58>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot36;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB36_2;

BB36_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB36_1;

BB36_2:
mov.u32 %r79, 0;
@%p1 bra BB36_4;

BB36_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB36_3;

BB36_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB36_13;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd12, %rd3, %rd31;

BB36_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB36_8;

BB36_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB36_7;

BB36_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB36_10;

BB36_9:
mov.u32 %r25, %r81;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB36_9;

BB36_10:
mad.lo.s32 %r69, %r14, %r88, %r96;
mul.hi.u32 %r33, %r15, %r47;
mul.wide.u32 %rd32, %r69, 2;
add.s64 %rd33, %rd10, %rd32;
ld.u16 %rs8, [%rd33];

	{ cvt.f32.f16 %f1, %rs8;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs9, %f2;}


	
	{ cvt.f32.f16 %f3, %rs9;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs11, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs13, %f6;}


	
	{ cvt.f32.f16 %f7, %rs13;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p10, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p10;
setp.gt.f32	%p11, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p11;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	ld.u16 %rs16, [%rd33];

	{ cvt.f32.f16 %f11, %rs16;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs17, %f12;}


	
	{ cvt.f32.f16 %f13, %rs17;}


	
	{ cvt.f32.f16 %f14, %rs11;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs20, %f15;}


	
	{ cvt.f32.f16 %f16, %rs20;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p12, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p12;
setp.gt.f32	%p13, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs15;}


	
	{ cvt.f32.f16 %f21, %rs22;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs25, %f22;}


	
	{ cvt.rn.f16.f32 %rs40, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs39, %f24;}


	ld.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f25, %rs28;}


	setp.geu.f32	%p14, %f25, 0f00000000;
@%p14 bra BB36_12;


	{ cvt.rn.f16.f32 %rs40, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs39, %f45;}



BB36_12:
add.s32 %r70, %r33, %r15;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd34, %r75, 2;
add.s64 %rd35, %rd8, %rd34;
ld.global.u16 %rs37, [%rd35];

	{ cvt.f32.f16 %f46, %rs40;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs32, %f47;}


	
	{ cvt.f32.f16 %f48, %rs25;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs25;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs39;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs32;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs37;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs38, %f53;}


	mul.wide.u32 %rd36, %r24, 2;
add.s64 %rd37, %rd9, %rd36;
st.u16 [%rd37], %rs38;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p15, %r92, %r43;
@%p15 bra BB36_6;

BB36_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot37[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<41>;
.reg .f32 %f<58>;
.reg .b32 %r<103>;
.reg .b64 %rd<56>;


mov.u64 %rd55, __local_depot37;
cvta.local.u64 %SP, %rd55;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB37_2;

BB37_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB37_1;

BB37_2:
mov.u32 %r71, 0;
@%p1 bra BB37_4;

BB37_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB37_3;

BB37_4:
mov.u32 %r72, 0;
@%p1 bra BB37_6;

BB37_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB37_5;

BB37_6:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r91, %r47, %r48, %r49;
setp.ge.u32	%p7, %r91, %r43;
@%p7 bra BB37_17;

ld.local.u32 %r50, [%rd3+208];
add.s32 %r8, %r50, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r51, [%rd4+208];
add.s32 %r10, %r51, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r52, [%rd5+208];
add.s32 %r12, %r52, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r50, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r51, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r52, 4;
add.s64 %rd17, %rd5, %rd45;

BB37_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd52, %rd15;
mov.u32 %r54, 0;
mov.u32 %r102, %r54;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r54;
@%p8 bra BB37_10;

BB37_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r55, [%rd52+4];
rem.u32 %r56, %r16, %r55;
ld.local.u32 %r57, [%rd52+104];
mad.lo.s32 %r102, %r57, %r56, %r102;
div.u32 %r19, %r16, %r55;
add.s64 %rd52, %rd52, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB37_9;

BB37_10:
mov.u32 %r22, %r101;
mov.u64 %rd53, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r54;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r54;
@%p10 bra BB37_12;

BB37_11:
mov.u32 %r24, %r74;
ld.local.u32 %r60, [%rd53+4];
rem.u32 %r61, %r88, %r60;
ld.local.u32 %r62, [%rd53+104];
mad.lo.s32 %r100, %r62, %r61, %r100;
div.u32 %r88, %r88, %r60;
add.s64 %rd53, %rd53, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB37_11;

BB37_12:
cvt.u64.u32	%rd24, %r23;
mov.u64 %rd54, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r54;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r54;
@%p12 bra BB37_14;

BB37_13:
mov.u32 %r33, %r75;
ld.local.u32 %r65, [%rd54+4];
rem.u32 %r66, %r86, %r65;
ld.local.u32 %r67, [%rd54+104];
mad.lo.s32 %r98, %r67, %r66, %r98;
div.u32 %r86, %r86, %r65;
add.s64 %rd54, %rd54, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB37_13;

BB37_14:
mad.lo.s32 %r41, %r13, %r85, %r97;
mul.wide.u32 %rd46, %r32, 2;
add.s64 %rd47, %rd13, %rd46;
ld.u16 %rs8, [%rd47];

	{ cvt.f32.f16 %f1, %rs8;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs9, %f2;}


	
	{ cvt.f32.f16 %f3, %rs9;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs11, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs13, %f6;}


	
	{ cvt.f32.f16 %f7, %rs13;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p14, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p14;
setp.gt.f32	%p15, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p15;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	ld.u16 %rs16, [%rd47];

	{ cvt.f32.f16 %f11, %rs16;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs17, %f12;}


	
	{ cvt.f32.f16 %f13, %rs17;}


	
	{ cvt.f32.f16 %f14, %rs11;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs20, %f15;}


	
	{ cvt.f32.f16 %f16, %rs20;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p16, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p16;
setp.gt.f32	%p17, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p17;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs15;}


	
	{ cvt.f32.f16 %f21, %rs22;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs25, %f22;}


	
	{ cvt.rn.f16.f32 %rs40, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs39, %f24;}


	ld.u16 %rs28, [%rd47];

	{ cvt.f32.f16 %f25, %rs28;}


	setp.geu.f32	%p18, %f25, 0f00000000;
@%p18 bra BB37_16;


	{ cvt.rn.f16.f32 %rs40, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs39, %f45;}



BB37_16:
mul.wide.u32 %rd48, %r41, 2;
add.s64 %rd49, %rd14, %rd48;
ld.u16 %rs37, [%rd49];

	{ cvt.f32.f16 %f46, %rs40;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs32, %f47;}


	
	{ cvt.f32.f16 %f48, %rs25;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs25;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs39;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs32;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs37;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs38, %f53;}


	shl.b64 %rd50, %rd24, 1;
add.s64 %rd51, %rd12, %rd50;
st.u16 [%rd51], %rs38;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r47, %r14;
setp.lt.u32	%p19, %r91, %r43;
@%p19 bra BB37_8;

BB37_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<41>;
.reg .f32 %f<58>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd2, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB38_5;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd2;

BB38_2:
mul.lo.s64 %rd22, %rd31, %rd1;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd6, %rd23;
ld.global.u16 %rs8, [%rd24];

	{ cvt.f32.f16 %f1, %rs8;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs9, %f2;}


	
	{ cvt.f32.f16 %f3, %rs9;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs11, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs13, %f6;}


	
	{ cvt.f32.f16 %f7, %rs13;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p2, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p2;
setp.gt.f32	%p3, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p3;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	ld.global.u16 %rs16, [%rd24];

	{ cvt.f32.f16 %f11, %rs16;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs17, %f12;}


	
	{ cvt.f32.f16 %f13, %rs17;}


	
	{ cvt.f32.f16 %f14, %rs11;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs20, %f15;}


	
	{ cvt.f32.f16 %f16, %rs20;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p4, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p4;
setp.gt.f32	%p5, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs15;}


	
	{ cvt.f32.f16 %f21, %rs22;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs25, %f22;}


	
	{ cvt.rn.f16.f32 %rs40, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs39, %f24;}


	ld.global.u16 %rs28, [%rd24];

	{ cvt.f32.f16 %f25, %rs28;}


	setp.geu.f32	%p6, %f25, 0f00000000;
@%p6 bra BB38_4;


	{ cvt.rn.f16.f32 %rs40, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs39, %f45;}



BB38_4:
mul.lo.s64 %rd25, %rd31, %rd13;
mul.lo.s64 %rd26, %rd31, %rd17;
shl.b64 %rd27, %rd26, 1;
add.s64 %rd28, %rd7, %rd27;
ld.global.u16 %rs37, [%rd28];

	{ cvt.f32.f16 %f46, %rs40;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs32, %f47;}


	
	{ cvt.f32.f16 %f48, %rs25;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs25;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs39;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs32;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs37;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs38, %f53;}


	shl.b64 %rd29, %rd25, 1;
add.s64 %rd30, %rd4, %rd29;
st.global.u16 [%rd30], %rs38;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p7, %rd31, %rd18;
@%p7 bra BB38_2;

BB38_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot39[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<23>;
.reg .b16 %rs<41>;
.reg .f32 %f<58>;
.reg .b32 %r<45>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot39;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB39_2;

BB39_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB39_1;

BB39_2:
mov.u32 %r40, 0;
@%p1 bra BB39_4;

BB39_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB39_3;

BB39_4:
mov.u32 %r41, 0;
@%p1 bra BB39_6;

BB39_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB39_5;

BB39_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd148, %rd88, %rd89;
setp.ge.u64	%p7, %rd148, %rd72;
@%p7 bra BB39_26;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd90, %r22, 8;
add.s64 %rd19, %rd3, %rd90;
mul.wide.s32 %rd91, %r23, 8;
add.s64 %rd20, %rd4, %rd91;
mul.wide.s32 %rd92, %r24, 8;
add.s64 %rd21, %rd5, %rd92;

BB39_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd94, 0;
mov.u64 %rd159, %rd94;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd94;
@%p8 bra BB39_13;

BB39_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd95, %rd25, %rd27;
and.b64 %rd96, %rd95, -4294967296;
setp.eq.s64	%p9, %rd96, 0;
@%p9 bra BB39_11;
bra.uni BB39_10;

BB39_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB39_12;

BB39_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB39_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd97, [%rd121+200];
mul.lo.s64 %rd98, %rd97, %rd122;
add.s64 %rd159, %rd98, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB39_9;

BB39_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd101, %rd13, %rd145;
add.s64 %rd39, %rd101, %rd37;
mov.u64 %rd157, %rd94;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd94;
@%p11 bra BB39_18;

BB39_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd102, %rd143, %rd43;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p12, %rd103, 0;
@%p12 bra BB39_16;
bra.uni BB39_15;

BB39_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB39_17;

BB39_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB39_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd104, [%rd123+200];
mul.lo.s64 %rd105, %rd104, %rd124;
add.s64 %rd157, %rd105, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB39_14;

BB39_18:
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd108, %rd15, %rd142;
add.s64 %rd55, %rd108, %rd156;
mov.u64 %rd155, %rd94;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd94;
@%p14 bra BB39_23;

BB39_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd59, [%rd125];
or.b64 %rd109, %rd140, %rd59;
and.b64 %rd110, %rd109, -4294967296;
setp.eq.s64	%p15, %rd110, 0;
@%p15 bra BB39_21;
bra.uni BB39_20;

BB39_21:
cvt.u32.u64	%r33, %rd59;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB39_22;

BB39_20:
div.u64 %rd141, %rd140, %rd59;
rem.u64 %rd126, %rd140, %rd59;

BB39_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd111, [%rd125+200];
mul.lo.s64 %rd112, %rd111, %rd126;
add.s64 %rd155, %rd112, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB39_19;

BB39_23:
mul.lo.s64 %rd113, %rd17, %rd139;
add.s64 %rd70, %rd113, %rd154;
shl.b64 %rd114, %rd55, 1;
add.s64 %rd115, %rd16, %rd114;
ld.u16 %rs8, [%rd115];

	{ cvt.f32.f16 %f1, %rs8;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs9, %f2;}


	
	{ cvt.f32.f16 %f3, %rs9;}


	mov.f32 %f23, 0f00000000;
max.f32 %f4, %f23, %f3;

	{ cvt.rn.f16.f32 %rs11, %f4;}


	
	{ cvt.f32.f16 %f5, %rs11;}


	neg.f32 %f6, %f5;

	{ cvt.rn.f16.f32 %rs13, %f6;}


	
	{ cvt.f32.f16 %f7, %rs13;}


	mul.f32 %f26, %f7, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
mov.f32 %f28, 0fBF317200;
fma.rn.f32 %f29, %f27, %f28, %f7;
mov.f32 %f30, 0fB5BFBE8E;
fma.rn.f32 %f31, %f27, %f30, %f29;
mul.f32 %f9, %f31, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f32, %f27, 0f00000000;
ex2.approx.f32 %f33, %f32;
mul.f32 %f34, %f8, %f33;
setp.lt.f32	%p17, %f7, 0fC2D20000;
selp.f32	%f35, 0f00000000, %f34, %p17;
setp.gt.f32	%p18, %f7, 0f42D20000;
selp.f32	%f10, 0f7F800000, %f35, %p18;

	{ cvt.rn.f16.f32 %rs15, %f10;}


	ld.u16 %rs16, [%rd115];

	{ cvt.f32.f16 %f11, %rs16;}


	neg.f32 %f12, %f11;

	{ cvt.rn.f16.f32 %rs17, %f12;}


	
	{ cvt.f32.f16 %f13, %rs17;}


	
	{ cvt.f32.f16 %f14, %rs11;}


	sub.f32 %f15, %f13, %f14;

	{ cvt.rn.f16.f32 %rs20, %f15;}


	
	{ cvt.f32.f16 %f16, %rs20;}


	mul.f32 %f36, %f16, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f37, %f36;
fma.rn.f32 %f38, %f37, %f28, %f16;
fma.rn.f32 %f39, %f37, %f30, %f38;
mul.f32 %f18, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f17,%f18;

	add.f32 %f40, %f37, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f17, %f41;
setp.lt.f32	%p19, %f16, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p19;
setp.gt.f32	%p20, %f16, 0f42D20000;
selp.f32	%f19, 0f7F800000, %f43, %p20;

	{ cvt.rn.f16.f32 %rs22, %f19;}


	
	{ cvt.f32.f16 %f20, %rs15;}


	
	{ cvt.f32.f16 %f21, %rs22;}


	add.f32 %f22, %f20, %f21;

	{ cvt.rn.f16.f32 %rs25, %f22;}


	
	{ cvt.rn.f16.f32 %rs40, %f23;}


	mov.f32 %f24, 0fBF800000;

	{ cvt.rn.f16.f32 %rs39, %f24;}


	ld.u16 %rs28, [%rd115];

	{ cvt.f32.f16 %f25, %rs28;}


	setp.geu.f32	%p21, %f25, 0f00000000;
@%p21 bra BB39_25;


	{ cvt.rn.f16.f32 %rs40, %f24;}


	mov.f32 %f45, 0f3F800000;

	{ cvt.rn.f16.f32 %rs39, %f45;}



BB39_25:
shl.b64 %rd116, %rd70, 1;
add.s64 %rd117, %rd18, %rd116;
ld.u16 %rs37, [%rd117];

	{ cvt.f32.f16 %f46, %rs40;}


	neg.f32 %f47, %f46;

	{ cvt.rn.f16.f32 %rs32, %f47;}


	
	{ cvt.f32.f16 %f48, %rs25;}


	add.f32 %f54, %f48, 0fBF800000;

	{ cvt.f32.f16 %f49, %rs25;}


	div.rn.f32 %f55, %f54, %f49;

	{ cvt.f32.f16 %f50, %rs39;}


	mul.f32 %f56, %f55, %f50;

	{ cvt.f32.f16 %f51, %rs32;}


	sub.f32 %f57, %f51, %f56;

	{ cvt.f32.f16 %f52, %rs37;}


	mul.f32 %f53, %f52, %f57;

	{ cvt.rn.f16.f32 %rs38, %f53;}


	shl.b64 %rd118, %rd39, 1;
add.s64 %rd119, %rd14, %rd118;
st.u16 [%rd119], %rs38;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd120, %r37, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p22, %rd148, %rd72;
@%p22 bra BB39_8;

BB39_26:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<68>;
.reg .b32 %r<21>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r20, %r2, %r11, %r12;
setp.ge.u32	%p1, %r20, %r10;
@%p1 bra BB40_5;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r2;

BB40_2:
mul.lo.s32 %r14, %r20, %r1;
mul.wide.u32 %rd5, %r14, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f10, [%rd6];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p2, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p2;
setp.lt.f32	%p3, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p3;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p4, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p4;
setp.gt.f32	%p5, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p5;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p6, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p6;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r15, %f2;
add.s32 %r16, %r15, -1059760811;
and.b32 %r17, %r16, -8388608;
sub.s32 %r18, %r15, %r17;
mov.b32 %f38, %r18;
cvt.rn.f32.s32	%f39, %r17;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p7, %r15, 2139095040;
@%p7 bra BB40_4;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB40_4:
mul.lo.s32 %r19, %r20, %r8;
mul.wide.u32 %rd7, %r19, 4;
add.s64 %rd8, %rd1, %rd7;
setp.eq.f32	%p8, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p8;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
st.global.f32 [%rd8], %f66;
add.s32 %r20, %r5, %r20;
setp.lt.u32	%p9, %r20, %r10;
@%p9 bra BB40_2;

BB40_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<68>;
.reg .b32 %r<46>;
.reg .b64 %rd<9>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r45, %r28, %r29, %r30;
setp.ge.u32	%p1, %r45, %r19;
@%p1 bra BB41_5;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB41_2:
mul.hi.u32 %r31, %r45, %r22;
add.s32 %r32, %r31, %r45;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r45, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd5, %r37, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f10, [%rd6];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p2, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p2;
setp.lt.f32	%p3, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p3;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p4, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p4;
setp.gt.f32	%p5, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p5;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p6, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p6;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r38, %f2;
add.s32 %r39, %r38, -1059760811;
and.b32 %r40, %r39, -8388608;
sub.s32 %r41, %r38, %r40;
mov.b32 %f38, %r41;
cvt.rn.f32.s32	%f39, %r40;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p7, %r38, 2139095040;
@%p7 bra BB41_4;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB41_4:
setp.eq.f32	%p8, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p8;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
mul.lo.s32 %r42, %r45, %r10;
mul.wide.u32 %rd7, %r42, 4;
add.s64 %rd8, %rd1, %rd7;
st.global.f32 [%rd8], %f66;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r45, %r44, %r28, %r45;
setp.lt.u32	%p9, %r45, %r19;
@%p9 bra BB41_2;

BB41_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot42[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<68>;
.reg .b32 %r<48>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot42;
cvta.local.u64 %SP, %rd22;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r37, 0;
mov.pred %p1, 0;
@%p1 bra BB42_2;

BB42_1:
mul.wide.s32 %rd11, %r37, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r37, %r37, 1;
setp.lt.u32	%p2, %r37, 27;
@%p2 bra BB42_1;

BB42_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r44, %r3, %r21, %r22;
setp.ge.u32	%p3, %r44, %r19;
@%p3 bra BB42_9;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB42_4:
mov.u32 %r39, %r44;
mov.u32 %r8, %r39;
mov.u64 %rd21, %rd5;
mov.u32 %r46, 0;
mov.u32 %r47, %r46;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r38, %r7;
mov.u32 %r42, %r8;
mov.u32 %r43, %r8;
@%p4 bra BB42_6;

BB42_5:
mov.u32 %r10, %r43;
mov.u32 %r9, %r38;
ld.local.u32 %r27, [%rd21+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd21+104];
mad.lo.s32 %r47, %r29, %r28, %r47;
div.u32 %r13, %r10, %r27;
add.s64 %rd21, %rd21, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r38, %r14;
mov.u32 %r42, %r13;
mov.u32 %r43, %r13;
mov.u32 %r46, %r47;
@%p5 bra BB42_5;

BB42_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r42, %r46;
ld.local.u64 %rd16, [%rd1];
mul.wide.u32 %rd17, %r31, 4;
add.s64 %rd18, %rd16, %rd17;
ld.f32 %f10, [%rd18];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p6, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p6;
setp.lt.f32	%p7, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p7;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p8, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p8;
setp.gt.f32	%p9, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p9;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p10, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p10;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r32, %f2;
add.s32 %r33, %r32, -1059760811;
and.b32 %r34, %r33, -8388608;
sub.s32 %r35, %r32, %r34;
mov.b32 %f38, %r35;
cvt.rn.f32.s32	%f39, %r34;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p11, %r32, 2139095040;
@%p11 bra BB42_8;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB42_8:
mul.lo.s32 %r36, %r8, %r18;
mul.wide.u32 %rd19, %r36, 4;
add.s64 %rd20, %rd4, %rd19;
setp.eq.f32	%p12, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p12;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
st.global.f32 [%rd20], %f66;
add.s32 %r44, %r6, %r8;
setp.lt.u32	%p13, %r44, %r19;
@%p13 bra BB42_4;

BB42_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<68>;
.reg .b32 %r<46>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r21, %r22}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r29, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r45, %r29, %r30, %r31;
setp.ge.u32	%p1, %r45, %r20;
@%p1 bra BB43_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;

BB43_2:
mul.hi.u32 %r9, %r45, %r23;
mul.lo.s32 %r32, %r45, %r1;
mul.wide.u32 %rd5, %r32, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f10, [%rd6];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p2, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p2;
setp.lt.f32	%p3, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p3;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p4, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p4;
setp.gt.f32	%p5, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p5;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p6, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p6;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r33, %f2;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f38, %r36;
cvt.rn.f32.s32	%f39, %r35;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p7, %r33, 2139095040;
@%p7 bra BB43_4;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB43_4:
add.s32 %r37, %r9, %r45;
shr.u32 %r38, %r37, %r24;
mul.lo.s32 %r39, %r38, %r26;
sub.s32 %r40, %r45, %r39;
mul.lo.s32 %r41, %r40, %r22;
mad.lo.s32 %r42, %r21, %r38, %r41;
mul.wide.u32 %rd7, %r42, 4;
add.s64 %rd8, %rd2, %rd7;
setp.eq.f32	%p8, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p8;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
st.global.f32 [%rd8], %f66;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r45, %r44, %r29, %r45;
setp.lt.u32	%p9, %r45, %r20;
@%p9 bra BB43_2;

BB43_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<10>;
.reg .f32 %f<68>;
.reg .b32 %r<71>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r48, %ntid.x;
mov.u32 %r49, %ctaid.x;
mov.u32 %r50, %tid.x;
mad.lo.s32 %r70, %r48, %r49, %r50;
setp.ge.u32	%p1, %r70, %r31;
@%p1 bra BB44_5;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB44_2:
mul.hi.u32 %r13, %r70, %r34;
mul.hi.u32 %r51, %r70, %r42;
add.s32 %r52, %r51, %r70;
shr.u32 %r53, %r52, %r43;
mul.lo.s32 %r54, %r53, %r45;
sub.s32 %r55, %r70, %r54;
mul.lo.s32 %r56, %r55, %r41;
mad.lo.s32 %r57, %r40, %r53, %r56;
mul.wide.u32 %rd5, %r57, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f10, [%rd6];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p2, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p2;
setp.lt.f32	%p3, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p3;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p4, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p4;
setp.gt.f32	%p5, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p5;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p6, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p6;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r58, %f2;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f38, %r61;
cvt.rn.f32.s32	%f39, %r60;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p7, %r58, 2139095040;
@%p7 bra BB44_4;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB44_4:
add.s32 %r62, %r13, %r70;
shr.u32 %r63, %r62, %r35;
mul.lo.s32 %r64, %r63, %r37;
sub.s32 %r65, %r70, %r64;
mul.lo.s32 %r66, %r65, %r33;
mad.lo.s32 %r67, %r32, %r63, %r66;
mul.wide.u32 %rd7, %r67, 4;
add.s64 %rd8, %rd1, %rd7;
setp.eq.f32	%p8, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p8;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
st.global.f32 [%rd8], %f66;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r70, %r69, %r48, %r70;
setp.lt.u32	%p9, %r70, %r31;
@%p9 bra BB44_2;

BB44_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot45[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<68>;
.reg .b32 %r<73>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot45;
cvta.local.u64 %SP, %rd22;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB45_2;

BB45_1:
mul.wide.s32 %rd12, %r62, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB45_1;

BB45_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r69, %r40, %r41, %r42;
setp.ge.u32	%p3, %r69, %r30;
@%p3 bra BB45_9;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd5, [%rd1];
mul.wide.s32 %rd16, %r43, 4;
add.s64 %rd6, %rd1, %rd16;

BB45_4:
mov.u32 %r64, %r69;
mov.u32 %r11, %r64;
mov.u64 %rd21, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r71, 0;
mov.u32 %r72, %r71;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r63, %r9;
mov.u32 %r67, %r11;
mov.u32 %r68, %r11;
@%p4 bra BB45_6;

BB45_5:
mov.u32 %r14, %r68;
mov.u32 %r13, %r63;
ld.local.u32 %r46, [%rd21+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd21+104];
mad.lo.s32 %r72, %r48, %r47, %r72;
div.u32 %r17, %r14, %r46;
add.s64 %rd21, %rd21, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r63, %r18;
mov.u32 %r67, %r17;
mov.u32 %r68, %r17;
mov.u32 %r71, %r72;
@%p5 bra BB45_5;

BB45_6:
mad.lo.s32 %r49, %r10, %r67, %r71;
mul.wide.u32 %rd17, %r49, 4;
add.s64 %rd18, %rd5, %rd17;
ld.f32 %f10, [%rd18];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p6, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p6;
setp.lt.f32	%p7, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p7;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p8, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p8;
setp.gt.f32	%p9, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p9;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p10, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p10;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r50, %f2;
add.s32 %r51, %r50, -1059760811;
and.b32 %r52, %r51, -8388608;
sub.s32 %r53, %r50, %r52;
mov.b32 %f38, %r53;
cvt.rn.f32.s32	%f39, %r52;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p11, %r50, 2139095040;
@%p11 bra BB45_8;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB45_8:
add.s32 %r54, %r12, %r11;
shr.u32 %r55, %r54, %r35;
mul.lo.s32 %r56, %r55, %r37;
sub.s32 %r57, %r11, %r56;
mul.lo.s32 %r58, %r57, %r33;
mad.lo.s32 %r59, %r32, %r55, %r58;
mul.wide.u32 %rd19, %r59, 4;
add.s64 %rd20, %rd4, %rd19;
setp.eq.f32	%p12, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p12;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
st.global.f32 [%rd20], %f66;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r69, %r61, %r40, %r11;
setp.lt.u32	%p13, %r69, %r30;
@%p13 bra BB45_4;

BB45_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot46[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<68>;
.reg .b32 %r<48>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot46;
cvta.local.u64 %SP, %rd22;
ld.param.u32 %r1, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r37, 0;
mov.pred %p1, 0;
@%p1 bra BB46_2;

BB46_1:
mul.wide.s32 %rd12, %r37, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r37, %r37, 1;
setp.lt.u32	%p2, %r37, 27;
@%p2 bra BB46_1;

BB46_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r44, %r4, %r21, %r22;
setp.ge.u32	%p3, %r44, %r19;
@%p3 bra BB46_9;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r4;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB46_4:
mov.u32 %r39, %r44;
mov.u32 %r8, %r39;
mov.u64 %rd21, %rd5;
mov.u32 %r46, 0;
mov.u32 %r47, %r46;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r38, %r7;
mov.u32 %r42, %r8;
mov.u32 %r43, %r8;
@%p4 bra BB46_6;

BB46_5:
mov.u32 %r10, %r43;
mov.u32 %r9, %r38;
ld.local.u32 %r27, [%rd21+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd21+104];
mad.lo.s32 %r47, %r29, %r28, %r47;
div.u32 %r13, %r10, %r27;
add.s64 %rd21, %rd21, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r38, %r14;
mov.u32 %r42, %r13;
mov.u32 %r43, %r13;
mov.u32 %r46, %r47;
@%p5 bra BB46_5;

BB46_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r42, %r46;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r31, 4;
add.s64 %rd9, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r1;
mul.wide.u32 %rd19, %r32, 4;
add.s64 %rd20, %rd4, %rd19;
ld.global.f32 %f10, [%rd20];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p6, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p6;
setp.lt.f32	%p7, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p7;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p8, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p8;
setp.gt.f32	%p9, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p9;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p10, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p10;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r33, %f2;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f38, %r36;
cvt.rn.f32.s32	%f39, %r35;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p11, %r33, 2139095040;
@%p11 bra BB46_8;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB46_8:
setp.eq.f32	%p12, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p12;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
st.f32 [%rd9], %f66;
add.s32 %r44, %r6, %r8;
setp.lt.u32	%p13, %r44, %r19;
@%p13 bra BB46_4;

BB46_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot47[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<68>;
.reg .b32 %r<73>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot47;
cvta.local.u64 %SP, %rd22;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB47_2;

BB47_1:
mul.wide.s32 %rd12, %r62, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB47_1;

BB47_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r69, %r40, %r41, %r42;
setp.ge.u32	%p3, %r69, %r30;
@%p3 bra BB47_9;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd5, [%rd1];
mul.wide.s32 %rd16, %r43, 4;
add.s64 %rd6, %rd1, %rd16;

BB47_4:
mov.u32 %r64, %r69;
mov.u32 %r11, %r64;
mov.u64 %rd21, %rd6;
mov.u32 %r71, 0;
mov.u32 %r72, %r71;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r63, %r9;
mov.u32 %r67, %r11;
mov.u32 %r68, %r11;
@%p4 bra BB47_6;

BB47_5:
mov.u32 %r13, %r68;
mov.u32 %r12, %r63;
ld.local.u32 %r46, [%rd21+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd21+104];
mad.lo.s32 %r72, %r48, %r47, %r72;
div.u32 %r16, %r13, %r46;
add.s64 %rd21, %rd21, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r63, %r17;
mov.u32 %r67, %r16;
mov.u32 %r68, %r16;
mov.u32 %r71, %r72;
@%p5 bra BB47_5;

BB47_6:
mad.lo.s32 %r20, %r10, %r67, %r71;
mul.hi.u32 %r49, %r11, %r34;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r35;
mul.lo.s32 %r52, %r51, %r37;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r33;
mad.lo.s32 %r55, %r32, %r51, %r54;
mul.wide.u32 %rd17, %r55, 4;
add.s64 %rd18, %rd4, %rd17;
ld.global.f32 %f10, [%rd18];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p6, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p6;
setp.lt.f32	%p7, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p7;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p8, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p8;
setp.gt.f32	%p9, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p9;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p10, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p10;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p10;
mov.b32 %r56, %f2;
add.s32 %r57, %r56, -1059760811;
and.b32 %r58, %r57, -8388608;
sub.s32 %r59, %r56, %r58;
mov.b32 %f38, %r59;
cvt.rn.f32.s32	%f39, %r58;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p11, %r56, 2139095040;
@%p11 bra BB47_8;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB47_8:
mul.wide.u32 %rd19, %r20, 4;
add.s64 %rd20, %rd5, %rd19;
setp.eq.f32	%p12, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p12;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
st.f32 [%rd20], %f66;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r69, %r61, %r40, %r11;
setp.lt.u32	%p13, %r69, %r30;
@%p13 bra BB47_4;

BB47_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot48[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<68>;
.reg .b32 %r<76>;
.reg .b64 %rd<37>;


mov.u64 %rd36, __local_depot48;
cvta.local.u64 %SP, %rd36;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB48_2;

BB48_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB48_1;

BB48_2:
mov.u32 %r55, 0;
@%p1 bra BB48_4;

BB48_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB48_3;

BB48_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB48_13;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd8, [%rd2];
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd9, [%rd3];
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd10, %rd2, %rd28;
mul.wide.s32 %rd29, %r36, 4;
add.s64 %rd11, %rd3, %rd29;

BB48_6:
mov.u32 %r58, %r68;
mov.u32 %r10, %r58;
mov.u64 %rd34, %rd10;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r56, %r6;
mov.u32 %r66, %r10;
mov.u32 %r67, %r10;
mov.u32 %r74, %r38;
@%p6 bra BB48_8;

BB48_7:
mov.u32 %r12, %r67;
mov.u32 %r11, %r56;
ld.local.u32 %r39, [%rd34+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd34+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r15, %r12, %r39;
add.s64 %rd34, %rd34, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r56, %r16;
mov.u32 %r66, %r15;
mov.u32 %r67, %r15;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB48_7;

BB48_8:
mov.u32 %r18, %r74;
mov.u64 %rd35, %rd11;
mad.lo.s32 %r19, %r7, %r66, %r18;
mov.u32 %r73, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r57, %r8;
mov.u32 %r65, %r10;
mov.u32 %r64, %r10;
mov.u32 %r72, %r38;
@%p8 bra BB48_10;

BB48_9:
mov.u32 %r20, %r57;
ld.local.u32 %r44, [%rd35+4];
rem.u32 %r45, %r65, %r44;
ld.local.u32 %r46, [%rd35+104];
mad.lo.s32 %r73, %r46, %r45, %r73;
div.u32 %r65, %r65, %r44;
add.s64 %rd35, %rd35, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r57, %r25;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB48_9;

BB48_10:
mad.lo.s32 %r47, %r9, %r64, %r72;
mul.wide.u32 %rd30, %r47, 4;
add.s64 %rd31, %rd9, %rd30;
ld.f32 %f10, [%rd31];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p10, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p10;
setp.lt.f32	%p11, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p11;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p12, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p12;
setp.gt.f32	%p13, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p13;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p14, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p14;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p14;
mov.b32 %r48, %f2;
add.s32 %r49, %r48, -1059760811;
and.b32 %r50, %r49, -8388608;
sub.s32 %r51, %r48, %r50;
mov.b32 %f38, %r51;
cvt.rn.f32.s32	%f39, %r50;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p15, %r48, 2139095040;
@%p15 bra BB48_12;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB48_12:
mul.wide.u32 %rd32, %r19, 4;
add.s64 %rd33, %rd8, %rd32;
setp.eq.f32	%p16, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p16;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
st.f32 [%rd33], %f66;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r10;
setp.lt.u32	%p17, %r68, %r29;
@%p17 bra BB48_6;

BB48_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<10>;
.reg .f32 %f<68>;
.reg .b32 %r<9>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd2, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB49_5;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd6, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd2;

BB49_2:
mul.lo.s64 %rd18, %rd24, %rd1;
shl.b64 %rd19, %rd18, 2;
add.s64 %rd20, %rd6, %rd19;
ld.global.f32 %f10, [%rd20];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p2, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p2;
setp.lt.f32	%p3, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p3;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p4, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p4;
setp.gt.f32	%p5, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p5;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p6, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p6;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p6;
mov.b32 %r5, %f2;
add.s32 %r6, %r5, -1059760811;
and.b32 %r7, %r6, -8388608;
sub.s32 %r8, %r5, %r7;
mov.b32 %f38, %r8;
cvt.rn.f32.s32	%f39, %r7;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p7, %r5, 2139095040;
@%p7 bra BB49_4;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB49_4:
mul.lo.s64 %rd21, %rd24, %rd11;
shl.b64 %rd22, %rd21, 2;
add.s64 %rd23, %rd4, %rd22;
setp.eq.f32	%p8, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p8;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
st.global.f32 [%rd23], %f66;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p9, %rd24, %rd14;
@%p9 bra BB49_2;

BB49_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot50[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<68>;
.reg .b32 %r<36>;
.reg .b64 %rd<112>;


mov.u64 %rd111, __local_depot50;
cvta.local.u64 %SP, %rd111;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r32, 0;
mov.pred %p1, 0;
@%p1 bra BB50_2;

BB50_1:
mul.wide.s32 %rd53, %r32, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p2, %r32, 52;
@%p2 bra BB50_1;

BB50_2:
mov.u32 %r33, 0;
@%p1 bra BB50_4;

BB50_3:
mul.wide.s32 %rd57, %r33, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p4, %r33, 52;
@%p4 bra BB50_3;

BB50_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd103, %rd61, %rd62;
setp.ge.u64	%p5, %rd103, %rd50;
@%p5 bra BB50_19;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd10, [%rd2];
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd12, [%rd3];
mul.wide.s32 %rd63, %r16, 8;
add.s64 %rd13, %rd2, %rd63;
mul.wide.s32 %rd64, %r17, 8;
add.s64 %rd14, %rd3, %rd64;

BB50_6:
mov.u64 %rd89, %rd103;
mov.u64 %rd15, %rd89;
mov.u64 %rd85, %rd13;
mov.u64 %rd66, 0;
mov.u64 %rd110, %rd66;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r34, %r5;
mov.u64 %rd100, %rd15;
mov.u64 %rd101, %rd15;
mov.u64 %rd109, %rd66;
@%p6 bra BB50_11;

BB50_7:
mov.u64 %rd18, %rd101;
mov.u32 %r7, %r34;
ld.local.u64 %rd21, [%rd85];
or.b64 %rd67, %rd18, %rd21;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB50_9;
bra.uni BB50_8;

BB50_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd102, %r20;
cvt.u64.u32	%rd86, %r21;
bra.uni BB50_10;

BB50_8:
div.u64 %rd102, %rd18, %rd21;
rem.u64 %rd86, %rd18, %rd21;

BB50_10:
mov.u64 %rd26, %rd102;
ld.local.u64 %rd69, [%rd85+200];
mul.lo.s64 %rd70, %rd69, %rd86;
add.s64 %rd110, %rd70, %rd110;
add.s64 %rd85, %rd85, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r34, %r8;
mov.u64 %rd100, %rd26;
mov.u64 %rd101, %rd26;
mov.u64 %rd104, %rd110;
mov.u64 %rd109, %rd104;
@%p8 bra BB50_7;

BB50_11:
mov.u64 %rd31, %rd109;
mov.u64 %rd87, %rd14;
mul.lo.s64 %rd73, %rd9, %rd100;
add.s64 %rd33, %rd73, %rd31;
mov.u64 %rd108, %rd66;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r35, %r6;
mov.u64 %rd98, %rd15;
mov.u64 %rd97, %rd15;
mov.u64 %rd107, %rd66;
@%p9 bra BB50_16;

BB50_12:
mov.u32 %r9, %r35;
ld.local.u64 %rd38, [%rd87];
or.b64 %rd74, %rd98, %rd38;
and.b64 %rd75, %rd74, -4294967296;
setp.eq.s64	%p10, %rd75, 0;
@%p10 bra BB50_14;
bra.uni BB50_13;

BB50_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd98;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd99, %r24;
cvt.u64.u32	%rd88, %r25;
bra.uni BB50_15;

BB50_13:
div.u64 %rd99, %rd98, %rd38;
rem.u64 %rd88, %rd98, %rd38;

BB50_15:
mov.u64 %rd98, %rd99;
ld.local.u64 %rd76, [%rd87+200];
mul.lo.s64 %rd77, %rd76, %rd88;
add.s64 %rd108, %rd77, %rd108;
add.s64 %rd87, %rd87, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r35, %r10;
mov.u64 %rd97, %rd98;
mov.u64 %rd107, %rd108;
@%p11 bra BB50_12;

BB50_16:
mul.lo.s64 %rd78, %rd11, %rd97;
add.s64 %rd79, %rd78, %rd107;
shl.b64 %rd80, %rd79, 2;
add.s64 %rd81, %rd12, %rd80;
ld.f32 %f10, [%rd81];
neg.f32 %f11, %f10;
mov.f32 %f12, 0f00000000;
max.f32 %f1, %f12, %f11;
neg.f32 %f13, %f1;
mul.f32 %f14, %f1, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f15, %f14;
mov.f32 %f16, 0fBF317200;
fma.rn.f32 %f17, %f15, %f16, %f13;
mov.f32 %f18, 0fB5BFBE8E;
fma.rn.f32 %f19, %f15, %f18, %f17;
mul.f32 %f7, %f19, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f6,%f7;

	add.f32 %f20, %f15, 0f00000000;
ex2.approx.f32 %f21, %f20;
mul.f32 %f22, %f6, %f21;
setp.gt.f32	%p12, %f1, 0f42D20000;
selp.f32	%f23, 0f00000000, %f22, %p12;
setp.lt.f32	%p13, %f1, 0fC2D20000;
selp.f32	%f24, 0f7F800000, %f23, %p13;
sub.f32 %f25, %f11, %f1;
mul.f32 %f26, %f25, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f27, %f26;
fma.rn.f32 %f28, %f27, %f16, %f25;
fma.rn.f32 %f29, %f27, %f18, %f28;
mul.f32 %f9, %f29, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f8,%f9;

	add.f32 %f30, %f27, 0f00000000;
ex2.approx.f32 %f31, %f30;
mul.f32 %f32, %f8, %f31;
setp.lt.f32	%p14, %f25, 0fC2D20000;
selp.f32	%f33, 0f00000000, %f32, %p14;
setp.gt.f32	%p15, %f25, 0f42D20000;
selp.f32	%f34, 0f7F800000, %f33, %p15;
add.f32 %f35, %f24, %f34;
setp.lt.f32	%p16, %f35, 0f00800000;
mul.f32 %f36, %f35, 0f4B000000;
selp.f32	%f2, %f36, %f35, %p16;
selp.f32	%f37, 0fC1B80000, 0f00000000, %p16;
mov.b32 %r26, %f2;
add.s32 %r27, %r26, -1059760811;
and.b32 %r28, %r27, -8388608;
sub.s32 %r29, %r26, %r28;
mov.b32 %f38, %r29;
cvt.rn.f32.s32	%f39, %r28;
mov.f32 %f40, 0f34000000;
fma.rn.f32 %f41, %f39, %f40, %f37;
add.f32 %f42, %f38, 0fBF800000;
mov.f32 %f43, 0f3E1039F6;
mov.f32 %f44, 0fBE055027;
fma.rn.f32 %f45, %f44, %f42, %f43;
mov.f32 %f46, 0fBDF8CDCC;
fma.rn.f32 %f47, %f45, %f42, %f46;
mov.f32 %f48, 0f3E0F2955;
fma.rn.f32 %f49, %f47, %f42, %f48;
mov.f32 %f50, 0fBE2AD8B9;
fma.rn.f32 %f51, %f49, %f42, %f50;
mov.f32 %f52, 0f3E4CED0B;
fma.rn.f32 %f53, %f51, %f42, %f52;
mov.f32 %f54, 0fBE7FFF22;
fma.rn.f32 %f55, %f53, %f42, %f54;
mov.f32 %f56, 0f3EAAAA78;
fma.rn.f32 %f57, %f55, %f42, %f56;
mov.f32 %f58, 0fBF000000;
fma.rn.f32 %f59, %f57, %f42, %f58;
mul.f32 %f60, %f59, %f42;
fma.rn.f32 %f61, %f60, %f42, %f42;
mov.f32 %f62, 0f3F317218;
fma.rn.f32 %f67, %f41, %f62, %f61;
setp.lt.u32	%p17, %r26, 2139095040;
@%p17 bra BB50_18;

mov.f32 %f63, 0f7F800000;
fma.rn.f32 %f67, %f2, %f63, %f63;

BB50_18:
shl.b64 %rd82, %rd33, 2;
add.s64 %rd83, %rd10, %rd82;
setp.eq.f32	%p18, %f2, 0f00000000;
selp.f32	%f64, 0fFF800000, %f67, %p18;
add.f32 %f65, %f1, %f64;
neg.f32 %f66, %f65;
st.f32 [%rd83], %f66;
mov.u32 %r30, %nctaid.x;
mul.wide.u32 %rd84, %r30, %r14;
add.s64 %rd103, %rd84, %rd15;
setp.lt.u64	%p19, %rd103, %rd50;
@%p19 bra BB50_6;

BB50_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<25>;
.reg .f32 %f<40>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r2, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r2, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB51_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r2;

BB51_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 4;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r19, %r1;
mul.wide.u32 %rd9, %r17, 4;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f5, [%rd10];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p2, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p2;
setp.lt.f32	%p3, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p3;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p4, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p4;
setp.gt.f32	%p5, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p5;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p6, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p6;
selp.f32	%f33, 0f3F800000, 0f80000000, %p6;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd12];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd8], %f39;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p7, %r19, %r12;
@%p7 bra BB51_2;

BB51_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<40>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB52_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB52_2:
mul.lo.s32 %r37, %r48, %r11;
mul.wide.u32 %rd7, %r37, 4;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r38, %r48, %r1;
mul.wide.u32 %rd9, %r38, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r39, %r48, %r24;
add.s32 %r40, %r39, %r48;
shr.u32 %r41, %r40, %r25;
mul.lo.s32 %r42, %r41, %r27;
sub.s32 %r43, %r48, %r42;
mul.lo.s32 %r44, %r43, %r23;
mad.lo.s32 %r45, %r22, %r41, %r44;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f5, [%rd10];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p2, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p2;
setp.lt.f32	%p3, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p3;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p4, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p4;
setp.gt.f32	%p5, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p5;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p6, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p6;
selp.f32	%f33, 0f3F800000, 0f80000000, %p6;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd12];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd8], %f39;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p7, %r48, %r21;
@%p7 bra BB52_2;

BB52_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot53[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<17>;
.reg .f32 %f<40>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot53;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB53_2;

BB53_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB53_1;

BB53_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB53_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB53_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB53_6;

BB53_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd25+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd25+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB53_5;

BB53_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 4;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 4;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
mul.wide.u32 %rd23, %r33, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.f32 %f5, [%rd21];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.f32 %f38, [%rd24];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd19], %f39;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p11, %r43, %r19;
@%p11 bra BB53_4;

BB53_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<40>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB54_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB54_2:
mul.lo.s32 %r37, %r48, %r11;
mul.wide.u32 %rd7, %r37, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r38, %r48, %r24;
add.s32 %r39, %r38, %r48;
shr.u32 %r40, %r39, %r25;
mul.lo.s32 %r41, %r40, %r27;
sub.s32 %r42, %r48, %r41;
mul.lo.s32 %r43, %r42, %r23;
mad.lo.s32 %r44, %r22, %r40, %r43;
mul.wide.u32 %rd9, %r44, 4;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd2, %rd11;
ld.global.f32 %f5, [%rd10];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p2, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p2;
setp.lt.f32	%p3, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p3;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p4, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p4;
setp.gt.f32	%p5, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p5;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p6, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p6;
selp.f32	%f33, 0f3F800000, 0f80000000, %p6;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd12];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd8], %f39;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p7, %r48, %r21;
@%p7 bra BB54_2;

BB54_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB55_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB55_2:
mul.lo.s32 %r56, %r73, %r15;
mul.wide.u32 %rd7, %r56, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r57, %r73, %r35;
add.s32 %r58, %r57, %r73;
shr.u32 %r59, %r58, %r36;
mul.lo.s32 %r60, %r59, %r38;
sub.s32 %r61, %r73, %r60;
mul.lo.s32 %r62, %r61, %r34;
mad.lo.s32 %r63, %r33, %r59, %r62;
mul.wide.u32 %rd9, %r63, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r64, %r73, %r43;
add.s32 %r65, %r64, %r73;
shr.u32 %r66, %r65, %r44;
mul.lo.s32 %r67, %r66, %r46;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r42;
mad.lo.s32 %r70, %r41, %r66, %r69;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f5, [%rd10];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p2, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p2;
setp.lt.f32	%p3, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p3;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p4, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p4;
setp.gt.f32	%p5, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p5;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p6, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p6;
selp.f32	%f33, 0f3F800000, 0f80000000, %p6;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd12];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd8], %f39;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p7, %r73, %r32;
@%p7 bra BB55_2;

BB55_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot56[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot56;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB56_2;

BB56_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB56_1;

BB56_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB56_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB56_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB56_6;

BB56_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB56_5;

BB56_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd20, %rd21;
ld.global.f32 %f5, [%rd19];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.f32 %f38, [%rd22];
mul.f32 %f39, %f38, %f37;
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd4, %rd23;
st.global.f32 [%rd24], %f39;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p11, %r68, %r31;
@%p11 bra BB56_4;

BB56_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot57[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<17>;
.reg .f32 %f<40>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot57;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB57_2;

BB57_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB57_1;

BB57_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB57_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB57_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB57_6;

BB57_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB57_5;

BB57_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 4;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r34, 4;
add.s64 %rd22, %rd20, %rd21;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd23, %r35, 4;
add.s64 %rd24, %rd5, %rd23;
ld.f32 %f5, [%rd22];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd24];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd19], %f39;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p11, %r43, %r21;
@%p11 bra BB57_4;

BB57_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot58[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot58;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB58_2;

BB58_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB58_1;

BB58_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB58_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB58_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB58_6;

BB58_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB58_5;

BB58_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd18, %rd19;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd5, %rd21;
ld.f32 %f5, [%rd20];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd22];
mul.f32 %f39, %f38, %f37;
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd4, %rd23;
st.global.f32 [%rd24], %f39;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p11, %r68, %r30;
@%p11 bra BB58_4;

BB58_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot59[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot59;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB59_2;

BB59_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB59_1;

BB59_2:
mov.u32 %r55, 0;
@%p1 bra BB59_4;

BB59_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB59_3;

BB59_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB59_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB59_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB59_8;

BB59_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB59_7;

BB59_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 4;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
mul.wide.u32 %rd32, %r44, 4;
add.s64 %rd14, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB59_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd38, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB59_10:
ld.local.u32 %r47, [%rd38+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd38+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB59_10;

BB59_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r51, 4;
add.s64 %rd36, %rd34, %rd35;
ld.f32 %f5, [%rd14];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p10, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p10;
setp.lt.f32	%p11, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p11;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p12, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p12;
setp.gt.f32	%p13, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p13;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p14, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p14;
selp.f32	%f33, 0f3F800000, 0f80000000, %p14;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.f32 %f38, [%rd36];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd13], %f39;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p15, %r68, %r29;
@%p15 bra BB59_6;

BB59_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<40>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB60_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB60_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mad.lo.s32 %r43, %r22, %r39, %r42;
mul.wide.u32 %rd7, %r43, 4;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r44, %r48, %r1;
mul.wide.u32 %rd9, %r44, 4;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd2, %rd11;
ld.global.f32 %f5, [%rd10];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p2, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p2;
setp.lt.f32	%p3, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p3;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p4, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p4;
setp.gt.f32	%p5, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p5;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p6, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p6;
selp.f32	%f33, 0f3F800000, 0f80000000, %p6;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd12];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd8], %f39;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p7, %r48, %r21;
@%p7 bra BB60_2;

BB60_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB61_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB61_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.wide.u32 %rd7, %r62, 4;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r63, %r73, %r1;
mul.wide.u32 %rd9, %r63, 4;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r64, %r73, %r43;
add.s32 %r65, %r64, %r73;
shr.u32 %r66, %r65, %r44;
mul.lo.s32 %r67, %r66, %r46;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r42;
mad.lo.s32 %r70, %r41, %r66, %r69;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f5, [%rd10];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p2, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p2;
setp.lt.f32	%p3, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p3;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p4, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p4;
setp.gt.f32	%p5, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p5;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p6, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p6;
selp.f32	%f33, 0f3F800000, 0f80000000, %p6;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd12];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd8], %f39;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p7, %r73, %r32;
@%p7 bra BB61_2;

BB61_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot62[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot62;
cvta.local.u64 %SP, %rd25;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB62_2;

BB62_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB62_1;

BB62_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB62_8;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd9;

BB62_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r67, %r12, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB62_7;

mul.wide.s32 %rd16, %r12, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB62_6:
ld.local.u32 %r52, [%rd24+4];
rem.u32 %r53, %r72, %r52;
ld.local.u32 %r54, [%rd24+104];
mad.lo.s32 %r74, %r54, %r53, %r74;
div.u32 %r72, %r72, %r52;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB62_6;

BB62_7:
mov.u32 %r20, %r71;
add.s32 %r55, %r11, %r10;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r10, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
mul.wide.u32 %rd17, %r60, 4;
add.s64 %rd18, %rd5, %rd17;
ld.local.u32 %r61, [%rd1+108];
mad.lo.s32 %r62, %r61, %r20, %r74;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r62, 4;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r63, %r10, %r1;
mul.wide.u32 %rd22, %r63, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.f32 %f5, [%rd23];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.f32 %f38, [%rd21];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd18], %f39;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p11, %r73, %r32;
@%p11 bra BB62_4;

BB62_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB63_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB63_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.wide.u32 %rd7, %r62, 4;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mad.lo.s32 %r69, %r41, %r65, %r68;
mul.wide.u32 %rd9, %r69, 4;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r70, %r73, %r31;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd1, %rd11;
ld.global.f32 %f5, [%rd10];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p2, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p2;
setp.lt.f32	%p3, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p3;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p4, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p4;
setp.gt.f32	%p5, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p5;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p6, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p6;
selp.f32	%f33, 0f3F800000, 0f80000000, %p6;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd12];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd8], %f39;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p7, %r73, %r32;
@%p7 bra BB63_2;

BB63_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .f32 %f<40>;
.reg .b32 %r<99>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r98, %r68, %r69, %r70;
setp.ge.u32	%p1, %r98, %r43;
@%p1 bra BB64_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB64_2:
mul.hi.u32 %r75, %r98, %r46;
add.s32 %r76, %r75, %r98;
shr.u32 %r77, %r76, %r47;
mul.lo.s32 %r78, %r77, %r49;
sub.s32 %r79, %r98, %r78;
mul.lo.s32 %r80, %r79, %r45;
mad.lo.s32 %r81, %r44, %r77, %r80;
mul.wide.u32 %rd7, %r81, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r82, %r98, %r54;
add.s32 %r83, %r82, %r98;
shr.u32 %r84, %r83, %r55;
mul.lo.s32 %r85, %r84, %r57;
sub.s32 %r86, %r98, %r85;
mul.lo.s32 %r87, %r86, %r53;
mad.lo.s32 %r88, %r52, %r84, %r87;
mul.wide.u32 %rd9, %r88, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r89, %r98, %r62;
add.s32 %r90, %r89, %r98;
shr.u32 %r91, %r90, %r63;
mul.lo.s32 %r92, %r91, %r65;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r61;
mad.lo.s32 %r95, %r60, %r91, %r94;
mul.wide.u32 %rd11, %r95, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f5, [%rd10];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p2, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p2;
setp.lt.f32	%p3, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p3;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p4, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p4;
setp.gt.f32	%p5, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p5;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p6, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p6;
selp.f32	%f33, 0f3F800000, 0f80000000, %p6;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd12];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd8], %f39;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r68, %r98;
setp.lt.u32	%p7, %r98, %r43;
@%p7 bra BB64_2;

BB64_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot65[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<40>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot65;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB65_2;

BB65_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB65_1;

BB65_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB65_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r65, 4;
add.s64 %rd7, %rd1, %rd18;

BB65_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB65_6;

BB65_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB65_5;

BB65_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd19, %r76, 4;
add.s64 %rd20, %rd4, %rd19;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd21, %r82, 4;
add.s64 %rd22, %rd5, %rd21;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd24, %rd6, %rd23;
ld.global.f32 %f5, [%rd22];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.f32 %f38, [%rd24];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd20], %f39;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p11, %r93, %r44;
@%p11 bra BB65_4;

BB65_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot66[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot66;
cvta.local.u64 %SP, %rd25;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB66_2;

BB66_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB66_1;

BB66_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB66_8;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd9;

BB66_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r67, %r12, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB66_7;

mul.wide.s32 %rd16, %r12, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB66_6:
ld.local.u32 %r52, [%rd24+4];
rem.u32 %r53, %r72, %r52;
ld.local.u32 %r54, [%rd24+104];
mad.lo.s32 %r74, %r54, %r53, %r74;
div.u32 %r72, %r72, %r52;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB66_6;

BB66_7:
mov.u32 %r20, %r71;
add.s32 %r55, %r11, %r10;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r10, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
mul.wide.u32 %rd17, %r60, 4;
add.s64 %rd18, %rd5, %rd17;
ld.local.u32 %r61, [%rd1+108];
mad.lo.s32 %r62, %r61, %r20, %r74;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r62, 4;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r63, %r10, %r31;
mul.wide.u32 %rd22, %r63, 4;
add.s64 %rd23, %rd4, %rd22;
ld.f32 %f5, [%rd21];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd23];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd18], %f39;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p11, %r73, %r32;
@%p11 bra BB66_4;

BB66_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot67[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<40>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot67;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB67_2;

BB67_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB67_1;

BB67_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB67_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r64, 4;
add.s64 %rd7, %rd1, %rd18;

BB67_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB67_6;

BB67_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd25+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd25+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB67_5;

BB67_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd19, %r75, 4;
add.s64 %rd20, %rd4, %rd19;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd21, %r76, 4;
add.s64 %rd22, %rd6, %rd21;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd24, %rd5, %rd23;
ld.f32 %f5, [%rd22];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd24];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd20], %f39;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p11, %r93, %r43;
@%p11 bra BB67_4;

BB67_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot68[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<40>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot68;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB68_2;

BB68_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB68_1;

BB68_2:
mov.u32 %r79, 0;
@%p1 bra BB68_4;

BB68_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB68_3;

BB68_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB68_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd12, %rd3, %rd32;

BB68_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB68_8;

BB68_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB68_7;

BB68_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd33, %r71, 4;
add.s64 %rd16, %rd8, %rd33;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB68_10;

BB68_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd39+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd39+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB68_9;

BB68_10:
mul.wide.u32 %rd34, %r25, 4;
add.s64 %rd35, %rd9, %rd34;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd37, %rd10, %rd36;
ld.f32 %f5, [%rd35];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p10, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p10;
setp.lt.f32	%p11, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p11;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p12, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p12;
setp.gt.f32	%p13, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p13;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p14, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p14;
selp.f32	%f33, 0f3F800000, 0f80000000, %p14;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.f32 %f38, [%rd37];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd16], %f39;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p15, %r92, %r43;
@%p15 bra BB68_6;

BB68_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot69[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<17>;
.reg .f32 %f<40>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot69;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB69_2;

BB69_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB69_1;

BB69_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r4, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB69_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r4;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB69_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB69_6;

BB69_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB69_5;

BB69_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r33, 4;
add.s64 %rd20, %rd18, %rd19;
mul.lo.s32 %r34, %r9, %r1;
mul.wide.u32 %rd21, %r34, 4;
add.s64 %rd22, %rd4, %rd21;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd23, %r35, 4;
add.s64 %rd24, %rd5, %rd23;
ld.global.f32 %f5, [%rd22];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd24];
mul.f32 %f39, %f38, %f37;
st.f32 [%rd20], %f39;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p11, %r43, %r21;
@%p11 bra BB69_4;

BB69_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot70[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot70;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB70_2;

BB70_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB70_1;

BB70_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB70_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB70_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB70_6;

BB70_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB70_5;

BB70_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd18, %rd19;
mul.lo.s32 %r51, %r11, %r1;
mul.wide.u32 %rd21, %r51, 4;
add.s64 %rd22, %rd4, %rd21;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd5, %rd23;
ld.global.f32 %f5, [%rd22];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd24];
mul.f32 %f39, %f38, %f37;
st.f32 [%rd20], %f39;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p11, %r68, %r30;
@%p11 bra BB70_4;

BB70_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot71[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot71;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB71_2;

BB71_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB71_1;

BB71_2:
mov.u32 %r55, 0;
@%p1 bra BB71_4;

BB71_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB71_3;

BB71_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB71_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB71_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB71_8;

BB71_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB71_7;

BB71_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r43, 4;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB71_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB71_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB71_10;

BB71_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd32, %r49, 4;
add.s64 %rd33, %rd8, %rd32;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r51, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.f32 %f5, [%rd33];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p10, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p10;
setp.lt.f32	%p11, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p11;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p12, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p12;
setp.gt.f32	%p13, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p13;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p14, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p14;
selp.f32	%f33, 0f3F800000, 0f80000000, %p14;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.f32 %f38, [%rd36];
mul.f32 %f39, %f38, %f37;
st.f32 [%rd13], %f39;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p15, %r68, %r29;
@%p15 bra BB71_6;

BB71_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot72[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot72;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB72_2;

BB72_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB72_1;

BB72_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB72_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB72_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB72_6;

BB72_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB72_5;

BB72_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd18, %rd19;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd5, %rd21;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd4, %rd23;
ld.global.f32 %f5, [%rd22];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd24];
mul.f32 %f39, %f38, %f37;
st.f32 [%rd20], %f39;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p11, %r68, %r30;
@%p11 bra BB72_4;

BB72_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot73[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<40>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot73;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB73_2;

BB73_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB73_1;

BB73_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB73_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r63, 4;
add.s64 %rd7, %rd1, %rd18;

BB73_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB73_6;

BB73_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd25+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd25+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB73_5;

BB73_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd19, %r69, 4;
add.s64 %rd20, %rd6, %rd19;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd21, %r76, 4;
add.s64 %rd22, %rd4, %rd21;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd24, %rd5, %rd23;
ld.global.f32 %f5, [%rd22];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p6, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p6;
setp.lt.f32	%p7, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p7;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p8, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p8;
setp.gt.f32	%p9, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p9;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p10, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p10;
selp.f32	%f33, 0f3F800000, 0f80000000, %p10;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd24];
mul.f32 %f39, %f38, %f37;
st.f32 [%rd20], %f39;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p11, %r93, %r42;
@%p11 bra BB73_4;

BB73_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot74[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<40>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot74;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB74_2;

BB74_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB74_1;

BB74_2:
mov.u32 %r79, 0;
@%p1 bra BB74_4;

BB74_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB74_3;

BB74_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB74_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd12, %rd3, %rd31;

BB74_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB74_8;

BB74_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB74_7;

BB74_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB74_10;

BB74_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB74_9;

BB74_10:
mul.wide.u32 %rd32, %r24, 4;
add.s64 %rd33, %rd9, %rd32;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd34, %r74, 4;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd37, %rd10, %rd36;
ld.global.f32 %f5, [%rd35];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p10, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p10;
setp.lt.f32	%p11, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p11;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p12, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p12;
setp.gt.f32	%p13, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p13;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p14, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p14;
selp.f32	%f33, 0f3F800000, 0f80000000, %p14;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.f32 %f38, [%rd37];
mul.f32 %f39, %f38, %f37;
st.f32 [%rd33], %f39;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p15, %r92, %r43;
@%p15 bra BB74_6;

BB74_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot75[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<40>;
.reg .b32 %r<75>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot75;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB75_2;

BB75_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB75_1;

BB75_2:
mov.u32 %r54, 0;
@%p1 bra BB75_4;

BB75_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB75_3;

BB75_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB75_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB75_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB75_8;

BB75_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB75_7;

BB75_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r43, 4;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB75_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB75_10:
ld.local.u32 %r45, [%rd38+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd38+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd38, %rd38, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB75_10;

BB75_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r49, 4;
add.s64 %rd34, %rd32, %rd33;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd35, %r50, 4;
add.s64 %rd36, %rd8, %rd35;
ld.f32 %f5, [%rd34];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p10, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p10;
setp.lt.f32	%p11, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p11;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p12, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p12;
setp.gt.f32	%p13, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p13;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p14, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p14;
selp.f32	%f33, 0f3F800000, 0f80000000, %p14;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd36];
mul.f32 %f39, %f38, %f37;
st.f32 [%rd13], %f39;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p15, %r67, %r29;
@%p15 bra BB75_6;

BB75_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot76[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<40>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot76;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB76_2;

BB76_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB76_1;

BB76_2:
mov.u32 %r79, 0;
@%p1 bra BB76_4;

BB76_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB76_3;

BB76_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB76_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r56, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd12, %rd3, %rd31;

BB76_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB76_8;

BB76_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd38+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd38+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB76_7;

BB76_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB76_10;

BB76_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd39+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd39+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB76_9;

BB76_10:
mul.wide.u32 %rd32, %r24, 4;
add.s64 %rd33, %rd9, %rd32;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd34, %r68, 4;
add.s64 %rd35, %rd10, %rd34;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd37, %rd8, %rd36;
ld.f32 %f5, [%rd35];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p10, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p10;
setp.lt.f32	%p11, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p11;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p12, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p12;
setp.gt.f32	%p13, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p13;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p14, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p14;
selp.f32	%f33, 0f3F800000, 0f80000000, %p14;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd37];
mul.f32 %f39, %f38, %f37;
st.f32 [%rd33], %f39;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p15, %r92, %r42;
@%p15 bra BB76_6;

BB76_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot77[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<40>;
.reg .b32 %r<103>;
.reg .b64 %rd<55>;


mov.u64 %rd54, __local_depot77;
cvta.local.u64 %SP, %rd54;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB77_2;

BB77_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB77_1;

BB77_2:
mov.u32 %r71, 0;
@%p1 bra BB77_4;

BB77_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB77_3;

BB77_4:
mov.u32 %r72, 0;
@%p1 bra BB77_6;

BB77_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB77_5;

BB77_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB77_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r49, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r50, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r51, 4;
add.s64 %rd17, %rd5, %rd45;

BB77_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd51, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB77_10;

BB77_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd51+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd51+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd51, %rd51, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB77_9;

BB77_10:
mov.u32 %r22, %r101;
mov.u64 %rd52, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB77_12;

BB77_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd52+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd52+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd52, %rd52, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB77_11;

BB77_12:
mul.wide.u32 %rd46, %r23, 4;
add.s64 %rd24, %rd12, %rd46;
mov.u64 %rd53, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB77_14;

BB77_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd53+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd53+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd53, %rd53, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB77_13;

BB77_14:
mul.wide.u32 %rd47, %r32, 4;
add.s64 %rd48, %rd13, %rd47;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd49, %r67, 4;
add.s64 %rd50, %rd14, %rd49;
ld.f32 %f5, [%rd48];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p14, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p14;
setp.lt.f32	%p15, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p15;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p16, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p16;
setp.gt.f32	%p17, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p17;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p18, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p18;
selp.f32	%f33, 0f3F800000, 0f80000000, %p18;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.f32 %f38, [%rd50];
mul.f32 %f39, %f38, %f37;
st.f32 [%rd24], %f39;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p19, %r91, %r42;
@%p19 bra BB77_8;

BB77_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .f32 %f<40>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd2, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB78_3;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd2;

BB78_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd4, %rd23;
mul.lo.s64 %rd25, %rd31, %rd1;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd6, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd7, %rd29;
ld.global.f32 %f5, [%rd27];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p2, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p2;
setp.lt.f32	%p3, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p3;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p4, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p4;
setp.gt.f32	%p5, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p5;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p6, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p6;
selp.f32	%f33, 0f3F800000, 0f80000000, %p6;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.global.f32 %f38, [%rd30];
mul.f32 %f39, %f38, %f37;
st.global.f32 [%rd24], %f39;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p7, %rd31, %rd18;
@%p7 bra BB78_2;

BB78_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot79[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<23>;
.reg .f32 %f<40>;
.reg .b32 %r<45>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot79;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB79_2;

BB79_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB79_1;

BB79_2:
mov.u32 %r40, 0;
@%p1 bra BB79_4;

BB79_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB79_3;

BB79_4:
mov.u32 %r41, 0;
@%p1 bra BB79_6;

BB79_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB79_5;

BB79_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd148, %rd88, %rd89;
setp.ge.u64	%p7, %rd148, %rd72;
@%p7 bra BB79_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd90, %r22, 8;
add.s64 %rd19, %rd3, %rd90;
mul.wide.s32 %rd91, %r23, 8;
add.s64 %rd20, %rd4, %rd91;
mul.wide.s32 %rd92, %r24, 8;
add.s64 %rd21, %rd5, %rd92;

BB79_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd94, 0;
mov.u64 %rd159, %rd94;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd94;
@%p8 bra BB79_13;

BB79_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd95, %rd25, %rd27;
and.b64 %rd96, %rd95, -4294967296;
setp.eq.s64	%p9, %rd96, 0;
@%p9 bra BB79_11;
bra.uni BB79_10;

BB79_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB79_12;

BB79_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB79_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd97, [%rd121+200];
mul.lo.s64 %rd98, %rd97, %rd122;
add.s64 %rd159, %rd98, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB79_9;

BB79_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd101, %rd13, %rd145;
add.s64 %rd39, %rd101, %rd37;
mov.u64 %rd157, %rd94;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd94;
@%p11 bra BB79_18;

BB79_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd102, %rd143, %rd43;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p12, %rd103, 0;
@%p12 bra BB79_16;
bra.uni BB79_15;

BB79_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB79_17;

BB79_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB79_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd104, [%rd123+200];
mul.lo.s64 %rd105, %rd104, %rd124;
add.s64 %rd157, %rd105, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB79_14;

BB79_18:
shl.b64 %rd108, %rd39, 2;
add.s64 %rd54, %rd14, %rd108;
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd109, %rd15, %rd142;
add.s64 %rd56, %rd109, %rd156;
mov.u64 %rd155, %rd94;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd94;
@%p14 bra BB79_23;

BB79_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd125];
or.b64 %rd110, %rd140, %rd60;
and.b64 %rd111, %rd110, -4294967296;
setp.eq.s64	%p15, %rd111, 0;
@%p15 bra BB79_21;
bra.uni BB79_20;

BB79_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB79_22;

BB79_20:
div.u64 %rd141, %rd140, %rd60;
rem.u64 %rd126, %rd140, %rd60;

BB79_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd112, [%rd125+200];
mul.lo.s64 %rd113, %rd112, %rd126;
add.s64 %rd155, %rd113, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB79_19;

BB79_23:
shl.b64 %rd114, %rd56, 2;
add.s64 %rd115, %rd16, %rd114;
mul.lo.s64 %rd116, %rd17, %rd139;
add.s64 %rd117, %rd116, %rd154;
shl.b64 %rd118, %rd117, 2;
add.s64 %rd119, %rd18, %rd118;
ld.f32 %f5, [%rd115];
neg.f32 %f6, %f5;
mov.f32 %f7, 0f00000000;
max.f32 %f8, %f7, %f6;
neg.f32 %f9, %f8;
mul.f32 %f10, %f8, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f11, %f10;
mov.f32 %f12, 0fBF317200;
fma.rn.f32 %f13, %f11, %f12, %f9;
mov.f32 %f14, 0fB5BFBE8E;
fma.rn.f32 %f15, %f11, %f14, %f13;
mul.f32 %f2, %f15, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f16, %f11, 0f00000000;
ex2.approx.f32 %f17, %f16;
mul.f32 %f18, %f1, %f17;
setp.gt.f32	%p17, %f8, 0f42D20000;
selp.f32	%f19, 0f00000000, %f18, %p17;
setp.lt.f32	%p18, %f8, 0fC2D20000;
selp.f32	%f20, 0f7F800000, %f19, %p18;
sub.f32 %f21, %f6, %f8;
mul.f32 %f22, %f21, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f23, %f22;
fma.rn.f32 %f24, %f23, %f12, %f21;
fma.rn.f32 %f25, %f23, %f14, %f24;
mul.f32 %f4, %f25, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f26, %f23, 0f00000000;
ex2.approx.f32 %f27, %f26;
mul.f32 %f28, %f3, %f27;
setp.lt.f32	%p19, %f21, 0fC2D20000;
selp.f32	%f29, 0f00000000, %f28, %p19;
setp.gt.f32	%p20, %f21, 0f42D20000;
selp.f32	%f30, 0f7F800000, %f29, %p20;
add.f32 %f31, %f20, %f30;
setp.lt.f32	%p21, %f5, 0f00000000;
selp.f32	%f32, 0f3F800000, 0fBF800000, %p21;
selp.f32	%f33, 0f3F800000, 0f80000000, %p21;
add.f32 %f34, %f31, 0fBF800000;
div.rn.f32 %f35, %f34, %f31;
mul.f32 %f36, %f32, %f35;
sub.f32 %f37, %f33, %f36;
ld.f32 %f38, [%rd119];
mul.f32 %f39, %f38, %f37;
st.f32 [%rd54], %f39;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd120, %r37, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p22, %rd148, %rd72;
@%p22 bra BB79_8;

BB79_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<6>;
.reg .b32 %r<78>;
.reg .f64 %fd<148>;
.reg .b64 %rd<9>;


ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r24, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r25, %ntid.x;
mov.u32 %r26, %ctaid.x;
mov.u32 %r27, %tid.x;
mad.lo.s32 %r73, %r25, %r26, %r27;
setp.ge.u32	%p1, %r73, %r24;
@%p1 bra BB80_16;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB80_2:
ld.param.u32 %r72, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
mul.lo.s32 %r28, %r73, %r72;
mul.wide.u32 %rd5, %r28, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd21, [%rd6];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd54;
}
shl.b32 %r29, %r5, 20;
add.s32 %r30, %r7, %r29;
mov.b64 %fd143, {%r6, %r30};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r31}, %fd23;
}
mov.b32 %f3, %r31;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB80_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB80_5;

shr.u32 %r32, %r5, 31;
add.s32 %r33, %r5, %r32;
shr.s32 %r34, %r33, 1;
shl.b32 %r35, %r34, 20;
add.s32 %r36, %r35, %r7;
mov.b64 %fd57, {%r6, %r36};
sub.s32 %r37, %r5, %r34;
shl.b32 %r38, %r37, 20;
add.s32 %r39, %r38, 1072693248;
mov.u32 %r40, 0;
mov.b64 %fd58, {%r40, %r39};
mul.f64 %fd143, %fd57, %fd58;

BB80_5:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r8, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r9, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r10}, %fd89;
}
shl.b32 %r41, %r8, 20;
add.s32 %r42, %r10, %r41;
mov.b64 %fd144, {%r9, %r42};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r43}, %fd7;
}
mov.b32 %f4, %r43;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB80_8;

setp.lt.f64	%p6, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB80_8;

shr.u32 %r44, %r8, 31;
add.s32 %r45, %r8, %r44;
shr.s32 %r46, %r45, 1;
shl.b32 %r47, %r46, 20;
add.s32 %r48, %r47, %r10;
mov.b64 %fd91, {%r9, %r48};
sub.s32 %r49, %r8, %r46;
shl.b32 %r50, %r49, 20;
add.s32 %r51, %r50, 1072693248;
mov.u32 %r52, 0;
mov.b64 %fd92, {%r52, %r51};
mul.f64 %fd144, %fd91, %fd92;

BB80_8:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r75, %temp}, %fd145;
}
mov.u32 %r76, -1023;
setp.gt.s32	%p8, %r74, 1048575;
@%p8 bra BB80_10;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r75, %temp}, %fd145;
}
mov.u32 %r76, -1077;

BB80_10:
add.s32 %r55, %r74, -1;
setp.lt.u32	%p9, %r55, 2146435071;
@%p9 bra BB80_12;
bra.uni BB80_11;

BB80_12:
shr.u32 %r57, %r74, 20;
add.s32 %r77, %r76, %r57;
and.b32 %r58, %r74, -2146435073;
or.b32 %r59, %r58, 1072693248;
mov.b64 %fd146, {%r75, %r59};
setp.lt.s32	%p11, %r59, 1073127583;
@%p11 bra BB80_14;

{
.reg .b32 %temp; 
mov.b64 {%r60, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r61}, %fd146;
}
add.s32 %r62, %r61, -1048576;
mov.b64 %fd146, {%r60, %r62};
add.s32 %r77, %r77, 1;

BB80_14:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r63, %r77, -2147483648;
mov.u32 %r64, 1127219200;
mov.b64 %fd128, {%r63, %r64};
mov.u32 %r65, -2147483648;
mov.b64 %fd129, {%r65, %r64};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB80_15;

BB80_11:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r56}, %fd145;
}
mov.b32 %f5, %r56;
setp.eq.f32	%p10, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p10;

BB80_15:
ld.param.u32 %r71, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r70, %ntid.x;
ld.param.u32 %r69, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
mul.lo.s32 %r66, %r73, %r69;
mul.wide.u32 %rd7, %r66, 8;
add.s64 %rd8, %rd1, %rd7;
st.global.f64 [%rd8], %fd140;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r73, %r68, %r70, %r73;
setp.lt.u32	%p12, %r73, %r71;
@%p12 bra BB80_2;

BB80_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<6>;
.reg .b32 %r<102>;
.reg .f64 %fd<148>;
.reg .b64 %rd<9>;


ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r35, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r97, %r44, %r45, %r46;
setp.ge.u32	%p1, %r97, %r35;
@%p1 bra BB81_16;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB81_2:
mul.hi.u32 %r47, %r97, %r38;
add.s32 %r48, %r47, %r97;
shr.u32 %r49, %r48, %r39;
mul.lo.s32 %r50, %r49, %r41;
sub.s32 %r51, %r97, %r50;
mul.lo.s32 %r52, %r51, %r37;
mad.lo.s32 %r53, %r36, %r49, %r52;
mul.wide.u32 %rd5, %r53, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd21, [%rd6];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r9, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r10, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r11}, %fd54;
}
shl.b32 %r54, %r9, 20;
add.s32 %r55, %r11, %r54;
mov.b64 %fd143, {%r10, %r55};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r56}, %fd23;
}
mov.b32 %f3, %r56;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB81_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB81_5;

shr.u32 %r57, %r9, 31;
add.s32 %r58, %r9, %r57;
shr.s32 %r59, %r58, 1;
shl.b32 %r60, %r59, 20;
add.s32 %r61, %r60, %r11;
mov.b64 %fd57, {%r10, %r61};
sub.s32 %r62, %r9, %r59;
shl.b32 %r63, %r62, 20;
add.s32 %r64, %r63, 1072693248;
mov.u32 %r65, 0;
mov.b64 %fd58, {%r65, %r64};
mul.f64 %fd143, %fd57, %fd58;

BB81_5:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r13, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r14}, %fd89;
}
shl.b32 %r66, %r12, 20;
add.s32 %r67, %r14, %r66;
mov.b64 %fd144, {%r13, %r67};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd7;
}
mov.b32 %f4, %r68;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB81_8;

setp.lt.f64	%p6, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB81_8;

shr.u32 %r69, %r12, 31;
add.s32 %r70, %r12, %r69;
shr.s32 %r71, %r70, 1;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, %r14;
mov.b64 %fd91, {%r13, %r73};
sub.s32 %r74, %r12, %r71;
shl.b32 %r75, %r74, 20;
add.s32 %r76, %r75, 1072693248;
mov.u32 %r77, 0;
mov.b64 %fd92, {%r77, %r76};
mul.f64 %fd144, %fd91, %fd92;

BB81_8:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd145;
}
mov.u32 %r100, -1023;
setp.gt.s32	%p8, %r98, 1048575;
@%p8 bra BB81_10;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd145;
}
mov.u32 %r100, -1077;

BB81_10:
add.s32 %r80, %r98, -1;
setp.lt.u32	%p9, %r80, 2146435071;
@%p9 bra BB81_12;
bra.uni BB81_11;

BB81_12:
shr.u32 %r82, %r98, 20;
add.s32 %r101, %r100, %r82;
and.b32 %r83, %r98, -2146435073;
or.b32 %r84, %r83, 1072693248;
mov.b64 %fd146, {%r99, %r84};
setp.lt.s32	%p11, %r84, 1073127583;
@%p11 bra BB81_14;

{
.reg .b32 %temp; 
mov.b64 {%r85, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r86}, %fd146;
}
add.s32 %r87, %r86, -1048576;
mov.b64 %fd146, {%r85, %r87};
add.s32 %r101, %r101, 1;

BB81_14:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r88, %r101, -2147483648;
mov.u32 %r89, 1127219200;
mov.b64 %fd128, {%r88, %r89};
mov.u32 %r90, -2147483648;
mov.b64 %fd129, {%r90, %r89};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB81_15;

BB81_11:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd145;
}
mov.b32 %f5, %r81;
setp.eq.f32	%p10, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p10;

BB81_15:
ld.param.u32 %r96, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r95, %ntid.x;
ld.param.u32 %r94, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
mul.lo.s32 %r91, %r97, %r94;
mul.wide.u32 %rd7, %r91, 8;
add.s64 %rd8, %rd1, %rd7;
st.global.f64 [%rd8], %fd140;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r97, %r93, %r95, %r97;
setp.lt.u32	%p12, %r97, %r96;
@%p12 bra BB81_2;

BB81_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot82[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<6>;
.reg .b32 %r<105>;
.reg .f64 %fd<148>;
.reg .b64 %rd<25>;


mov.u64 %rd24, __local_depot82;
cvta.local.u64 %SP, %rd24;
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r33, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB82_2;

BB82_1:
mul.wide.s32 %rd11, %r90, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB82_1;

BB82_2:
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r97, %r35, %r36, %r37;
setp.ge.u32	%p3, %r97, %r33;
@%p3 bra BB82_20;

cvta.to.global.u64 %rd4, %rd9;
ld.local.u32 %r38, [%rd1+208];
mul.wide.s32 %rd15, %r38, 4;
add.s64 %rd5, %rd1, %rd15;

BB82_4:
mov.u32 %r92, %r97;
mov.u32 %r6, %r92;
add.s32 %r91, %r38, -1;
mov.u64 %rd23, %rd5;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r91, 1;
mov.u32 %r95, %r6;
mov.u32 %r96, %r6;
@%p4 bra BB82_6;

BB82_5:
mov.u32 %r8, %r96;
ld.local.u32 %r41, [%rd23+4];
rem.u32 %r42, %r8, %r41;
ld.local.u32 %r43, [%rd23+104];
mad.lo.s32 %r100, %r43, %r42, %r100;
div.u32 %r11, %r8, %r41;
add.s64 %rd23, %rd23, -4;
add.s32 %r91, %r91, -1;
setp.gt.s32	%p5, %r91, 0;
mov.u32 %r95, %r11;
mov.u32 %r96, %r11;
mov.u32 %r99, %r100;
@%p5 bra BB82_5;

BB82_6:
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd21, %rd22;
ld.local.u32 %r44, [%rd21+108];
mad.lo.s32 %r45, %r44, %r95, %r99;
ld.local.u64 %rd16, [%rd21];
mul.wide.u32 %rd17, %r45, 8;
add.s64 %rd18, %rd16, %rd17;
ld.f64 %fd21, [%rd18];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd54;
}
shl.b32 %r46, %r15, 20;
add.s32 %r47, %r17, %r46;
mov.b64 %fd143, {%r16, %r47};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r48}, %fd23;
}
mov.b32 %f3, %r48;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB82_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB82_9;

shr.u32 %r49, %r15, 31;
add.s32 %r50, %r15, %r49;
shr.s32 %r51, %r50, 1;
shl.b32 %r52, %r51, 20;
add.s32 %r53, %r52, %r17;
mov.b64 %fd57, {%r16, %r53};
sub.s32 %r54, %r15, %r51;
shl.b32 %r55, %r54, 20;
add.s32 %r56, %r55, 1072693248;
mov.u32 %r57, 0;
mov.b64 %fd58, {%r57, %r56};
mul.f64 %fd143, %fd57, %fd58;

BB82_9:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r18, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd89;
}
shl.b32 %r58, %r18, 20;
add.s32 %r59, %r20, %r58;
mov.b64 %fd144, {%r19, %r59};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r60}, %fd7;
}
mov.b32 %f4, %r60;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB82_12;

setp.lt.f64	%p10, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB82_12;

shr.u32 %r61, %r18, 31;
add.s32 %r62, %r18, %r61;
shr.s32 %r63, %r62, 1;
shl.b32 %r64, %r63, 20;
add.s32 %r65, %r64, %r20;
mov.b64 %fd91, {%r19, %r65};
sub.s32 %r66, %r18, %r63;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, 1072693248;
mov.u32 %r69, 0;
mov.b64 %fd92, {%r69, %r68};
mul.f64 %fd144, %fd91, %fd92;

BB82_12:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r101}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r102, %temp}, %fd145;
}
mov.u32 %r103, -1023;
setp.gt.s32	%p12, %r101, 1048575;
@%p12 bra BB82_14;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r101}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r102, %temp}, %fd145;
}
mov.u32 %r103, -1077;

BB82_14:
add.s32 %r72, %r101, -1;
setp.lt.u32	%p13, %r72, 2146435071;
@%p13 bra BB82_16;
bra.uni BB82_15;

BB82_16:
shr.u32 %r74, %r101, 20;
add.s32 %r104, %r103, %r74;
and.b32 %r75, %r101, -2146435073;
or.b32 %r76, %r75, 1072693248;
mov.b64 %fd146, {%r102, %r76};
setp.lt.s32	%p15, %r76, 1073127583;
@%p15 bra BB82_18;

{
.reg .b32 %temp; 
mov.b64 {%r77, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd146;
}
add.s32 %r79, %r78, -1048576;
mov.b64 %fd146, {%r77, %r79};
add.s32 %r104, %r104, 1;

BB82_18:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r80, %r104, -2147483648;
mov.u32 %r81, 1127219200;
mov.b64 %fd128, {%r80, %r81};
mov.u32 %r82, -2147483648;
mov.b64 %fd129, {%r82, %r81};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB82_19;

BB82_15:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd145;
}
mov.b32 %f5, %r73;
setp.eq.f32	%p14, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p14;

BB82_19:
mov.u32 %r88, %ntid.x;
ld.param.u32 %r87, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u32 %r86, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
mul.lo.s32 %r83, %r6, %r87;
mul.wide.u32 %rd19, %r83, 8;
add.s64 %rd20, %rd4, %rd19;
st.global.f64 [%rd20], %fd140;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r97, %r85, %r88, %r6;
setp.lt.u32	%p16, %r97, %r86;
@%p16 bra BB82_4;

BB82_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<6>;
.reg .b32 %r<103>;
.reg .f64 %fd<148>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r36, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r45, %ntid.x;
mov.u32 %r46, %ctaid.x;
mov.u32 %r47, %tid.x;
mad.lo.s32 %r98, %r45, %r46, %r47;
setp.ge.u32	%p1, %r98, %r36;
@%p1 bra BB83_16;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;

BB83_2:
ld.param.u32 %r97, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
mul.lo.s32 %r48, %r98, %r97;
mul.wide.u32 %rd5, %r48, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd21, [%rd6];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r10, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r12}, %fd54;
}
shl.b32 %r49, %r10, 20;
add.s32 %r50, %r12, %r49;
mov.b64 %fd143, {%r11, %r50};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r51}, %fd23;
}
mov.b32 %f3, %r51;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB83_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB83_5;

shr.u32 %r52, %r10, 31;
add.s32 %r53, %r10, %r52;
shr.s32 %r54, %r53, 1;
shl.b32 %r55, %r54, 20;
add.s32 %r56, %r55, %r12;
mov.b64 %fd57, {%r11, %r56};
sub.s32 %r57, %r10, %r54;
shl.b32 %r58, %r57, 20;
add.s32 %r59, %r58, 1072693248;
mov.u32 %r60, 0;
mov.b64 %fd58, {%r60, %r59};
mul.f64 %fd143, %fd57, %fd58;

BB83_5:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r13, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd89;
}
shl.b32 %r61, %r13, 20;
add.s32 %r62, %r15, %r61;
mov.b64 %fd144, {%r14, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd7;
}
mov.b32 %f4, %r63;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB83_8;

setp.lt.f64	%p6, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB83_8;

shr.u32 %r64, %r13, 31;
add.s32 %r65, %r13, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r15;
mov.b64 %fd91, {%r14, %r68};
sub.s32 %r69, %r13, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd92, {%r72, %r71};
mul.f64 %fd144, %fd91, %fd92;

BB83_8:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r99}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r100, %temp}, %fd145;
}
mov.u32 %r101, -1023;
setp.gt.s32	%p8, %r99, 1048575;
@%p8 bra BB83_10;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r99}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r100, %temp}, %fd145;
}
mov.u32 %r101, -1077;

BB83_10:
add.s32 %r75, %r99, -1;
setp.lt.u32	%p9, %r75, 2146435071;
@%p9 bra BB83_12;
bra.uni BB83_11;

BB83_12:
shr.u32 %r77, %r99, 20;
add.s32 %r102, %r101, %r77;
and.b32 %r78, %r99, -2146435073;
or.b32 %r79, %r78, 1072693248;
mov.b64 %fd146, {%r100, %r79};
setp.lt.s32	%p11, %r79, 1073127583;
@%p11 bra BB83_14;

{
.reg .b32 %temp; 
mov.b64 {%r80, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd146;
}
add.s32 %r82, %r81, -1048576;
mov.b64 %fd146, {%r80, %r82};
add.s32 %r102, %r102, 1;

BB83_14:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r83, %r102, -2147483648;
mov.u32 %r84, 1127219200;
mov.b64 %fd128, {%r83, %r84};
mov.u32 %r85, -2147483648;
mov.b64 %fd129, {%r85, %r84};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB83_15;

BB83_11:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r76}, %fd145;
}
mov.b32 %f5, %r76;
setp.eq.f32	%p10, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p10;

BB83_15:
ld.param.u32 %r96, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r95, %ntid.x;
mul.hi.u32 %r94, %r98, %r39;
add.s32 %r86, %r94, %r98;
shr.u32 %r87, %r86, %r40;
mul.lo.s32 %r88, %r87, %r42;
sub.s32 %r89, %r98, %r88;
mul.lo.s32 %r90, %r89, %r38;
mad.lo.s32 %r91, %r37, %r87, %r90;
mul.wide.u32 %rd7, %r91, 8;
add.s64 %rd8, %rd2, %rd7;
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
st.global.f64 [%rd8], %fd140;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r98, %r93, %r95, %r98;
setp.lt.u32	%p12, %r98, %r96;
@%p12 bra BB83_2;

BB83_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<13>;
.reg .f32 %f<6>;
.reg .b32 %r<127>;
.reg .f64 %fd<148>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r47, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r64, %ntid.x;
mov.u32 %r65, %ctaid.x;
mov.u32 %r66, %tid.x;
mad.lo.s32 %r122, %r64, %r65, %r66;
setp.ge.u32	%p1, %r122, %r47;
@%p1 bra BB84_16;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB84_2:
mul.hi.u32 %r67, %r122, %r58;
add.s32 %r68, %r67, %r122;
shr.u32 %r69, %r68, %r59;
mul.lo.s32 %r70, %r69, %r61;
sub.s32 %r71, %r122, %r70;
mul.lo.s32 %r72, %r71, %r57;
mad.lo.s32 %r73, %r56, %r69, %r72;
mul.wide.u32 %rd5, %r73, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd21, [%rd6];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r16}, %fd54;
}
shl.b32 %r74, %r14, 20;
add.s32 %r75, %r16, %r74;
mov.b64 %fd143, {%r15, %r75};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r76}, %fd23;
}
mov.b32 %f3, %r76;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB84_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB84_5;

shr.u32 %r77, %r14, 31;
add.s32 %r78, %r14, %r77;
shr.s32 %r79, %r78, 1;
shl.b32 %r80, %r79, 20;
add.s32 %r81, %r80, %r16;
mov.b64 %fd57, {%r15, %r81};
sub.s32 %r82, %r14, %r79;
shl.b32 %r83, %r82, 20;
add.s32 %r84, %r83, 1072693248;
mov.u32 %r85, 0;
mov.b64 %fd58, {%r85, %r84};
mul.f64 %fd143, %fd57, %fd58;

BB84_5:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r18, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r19}, %fd89;
}
shl.b32 %r86, %r17, 20;
add.s32 %r87, %r19, %r86;
mov.b64 %fd144, {%r18, %r87};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd7;
}
mov.b32 %f4, %r88;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB84_8;

setp.lt.f64	%p6, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB84_8;

shr.u32 %r89, %r17, 31;
add.s32 %r90, %r17, %r89;
shr.s32 %r91, %r90, 1;
shl.b32 %r92, %r91, 20;
add.s32 %r93, %r92, %r19;
mov.b64 %fd91, {%r18, %r93};
sub.s32 %r94, %r17, %r91;
shl.b32 %r95, %r94, 20;
add.s32 %r96, %r95, 1072693248;
mov.u32 %r97, 0;
mov.b64 %fd92, {%r97, %r96};
mul.f64 %fd144, %fd91, %fd92;

BB84_8:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd145;
}
mov.u32 %r125, -1023;
setp.gt.s32	%p8, %r123, 1048575;
@%p8 bra BB84_10;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd145;
}
mov.u32 %r125, -1077;

BB84_10:
add.s32 %r100, %r123, -1;
setp.lt.u32	%p9, %r100, 2146435071;
@%p9 bra BB84_12;
bra.uni BB84_11;

BB84_12:
shr.u32 %r102, %r123, 20;
add.s32 %r126, %r125, %r102;
and.b32 %r103, %r123, -2146435073;
or.b32 %r104, %r103, 1072693248;
mov.b64 %fd146, {%r124, %r104};
setp.lt.s32	%p11, %r104, 1073127583;
@%p11 bra BB84_14;

{
.reg .b32 %temp; 
mov.b64 {%r105, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r106}, %fd146;
}
add.s32 %r107, %r106, -1048576;
mov.b64 %fd146, {%r105, %r107};
add.s32 %r126, %r126, 1;

BB84_14:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r108, %r126, -2147483648;
mov.u32 %r109, 1127219200;
mov.b64 %fd128, {%r108, %r109};
mov.u32 %r110, -2147483648;
mov.b64 %fd129, {%r110, %r109};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB84_15;

BB84_11:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r101}, %fd145;
}
mov.b32 %f5, %r101;
setp.eq.f32	%p10, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p10;

BB84_15:
ld.param.u32 %r121, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r120, %ntid.x;
mul.hi.u32 %r119, %r122, %r50;
add.s32 %r111, %r119, %r122;
shr.u32 %r112, %r111, %r51;
mul.lo.s32 %r113, %r112, %r53;
sub.s32 %r114, %r122, %r113;
mul.lo.s32 %r115, %r114, %r49;
mad.lo.s32 %r116, %r48, %r112, %r115;
mul.wide.u32 %rd7, %r116, 8;
add.s64 %rd8, %rd1, %rd7;
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
st.global.f64 [%rd8], %fd140;
mov.u32 %r118, %nctaid.x;
mad.lo.s32 %r122, %r118, %r120, %r122;
setp.lt.u32	%p12, %r122, %r121;
@%p12 bra BB84_2;

BB84_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot85[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .f32 %f<6>;
.reg .b32 %r<130>;
.reg .f64 %fd<148>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot85;
cvta.local.u64 %SP, %rd22;
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r46, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r115, 0;
mov.pred %p1, 0;
@%p1 bra BB85_2;

BB85_1:
mul.wide.s32 %rd12, %r115, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r115, %r115, 1;
setp.lt.u32	%p2, %r115, 27;
@%p2 bra BB85_1;

BB85_2:
mov.u32 %r56, %ntid.x;
mov.u32 %r57, %ctaid.x;
mov.u32 %r58, %tid.x;
mad.lo.s32 %r122, %r56, %r57, %r58;
setp.ge.u32	%p3, %r122, %r46;
@%p3 bra BB85_20;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r59, [%rd1+208];
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd5, [%rd1];
mul.wide.s32 %rd16, %r59, 4;
add.s64 %rd6, %rd1, %rd16;

BB85_4:
mov.u32 %r117, %r122;
mov.u32 %r11, %r117;
add.s32 %r116, %r59, -1;
mov.u64 %rd21, %rd6;
mov.u32 %r124, 0;
mov.u32 %r125, %r124;
setp.lt.s32	%p4, %r116, 1;
mov.u32 %r120, %r11;
mov.u32 %r121, %r11;
@%p4 bra BB85_6;

BB85_5:
mov.u32 %r14, %r121;
ld.local.u32 %r62, [%rd21+4];
rem.u32 %r63, %r14, %r62;
ld.local.u32 %r64, [%rd21+104];
mad.lo.s32 %r125, %r64, %r63, %r125;
div.u32 %r17, %r14, %r62;
add.s64 %rd21, %rd21, -4;
add.s32 %r116, %r116, -1;
setp.gt.s32	%p5, %r116, 0;
mov.u32 %r120, %r17;
mov.u32 %r121, %r17;
mov.u32 %r124, %r125;
@%p5 bra BB85_5;

BB85_6:
mad.lo.s32 %r65, %r10, %r120, %r124;
mul.wide.u32 %rd17, %r65, 8;
add.s64 %rd18, %rd5, %rd17;
ld.f64 %fd21, [%rd18];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd54;
}
shl.b32 %r66, %r21, 20;
add.s32 %r67, %r23, %r66;
mov.b64 %fd143, {%r22, %r67};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd23;
}
mov.b32 %f3, %r68;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB85_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB85_9;

shr.u32 %r69, %r21, 31;
add.s32 %r70, %r21, %r69;
shr.s32 %r71, %r70, 1;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, %r23;
mov.b64 %fd57, {%r22, %r73};
sub.s32 %r74, %r21, %r71;
shl.b32 %r75, %r74, 20;
add.s32 %r76, %r75, 1072693248;
mov.u32 %r77, 0;
mov.b64 %fd58, {%r77, %r76};
mul.f64 %fd143, %fd57, %fd58;

BB85_9:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r25, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r26}, %fd89;
}
shl.b32 %r78, %r24, 20;
add.s32 %r79, %r26, %r78;
mov.b64 %fd144, {%r25, %r79};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r80}, %fd7;
}
mov.b32 %f4, %r80;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB85_12;

setp.lt.f64	%p10, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB85_12;

shr.u32 %r81, %r24, 31;
add.s32 %r82, %r24, %r81;
shr.s32 %r83, %r82, 1;
shl.b32 %r84, %r83, 20;
add.s32 %r85, %r84, %r26;
mov.b64 %fd91, {%r25, %r85};
sub.s32 %r86, %r24, %r83;
shl.b32 %r87, %r86, 20;
add.s32 %r88, %r87, 1072693248;
mov.u32 %r89, 0;
mov.b64 %fd92, {%r89, %r88};
mul.f64 %fd144, %fd91, %fd92;

BB85_12:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r127, %temp}, %fd145;
}
mov.u32 %r128, -1023;
setp.gt.s32	%p12, %r126, 1048575;
@%p12 bra BB85_14;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r126}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r127, %temp}, %fd145;
}
mov.u32 %r128, -1077;

BB85_14:
add.s32 %r92, %r126, -1;
setp.lt.u32	%p13, %r92, 2146435071;
@%p13 bra BB85_16;
bra.uni BB85_15;

BB85_16:
shr.u32 %r94, %r126, 20;
add.s32 %r129, %r128, %r94;
and.b32 %r95, %r126, -2146435073;
or.b32 %r96, %r95, 1072693248;
mov.b64 %fd146, {%r127, %r96};
setp.lt.s32	%p15, %r96, 1073127583;
@%p15 bra BB85_18;

{
.reg .b32 %temp; 
mov.b64 {%r97, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd146;
}
add.s32 %r99, %r98, -1048576;
mov.b64 %fd146, {%r97, %r99};
add.s32 %r129, %r129, 1;

BB85_18:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r100, %r129, -2147483648;
mov.u32 %r101, 1127219200;
mov.b64 %fd128, {%r100, %r101};
mov.u32 %r102, -2147483648;
mov.b64 %fd129, {%r102, %r101};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB85_19;

BB85_15:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd145;
}
mov.b32 %f5, %r93;
setp.eq.f32	%p14, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p14;

BB85_19:
mov.u32 %r113, %ntid.x;
mul.hi.u32 %r112, %r11, %r50;
ld.param.u32 %r111, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
add.s32 %r103, %r112, %r11;
shr.u32 %r104, %r103, %r51;
mul.lo.s32 %r105, %r104, %r53;
sub.s32 %r106, %r11, %r105;
mul.lo.s32 %r107, %r106, %r49;
mad.lo.s32 %r108, %r48, %r104, %r107;
mul.wide.u32 %rd19, %r108, 8;
add.s64 %rd20, %rd4, %rd19;
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
st.global.f64 [%rd20], %fd140;
mov.u32 %r110, %nctaid.x;
mad.lo.s32 %r122, %r110, %r113, %r11;
setp.lt.u32	%p16, %r122, %r111;
@%p16 bra BB85_4;

BB85_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot86[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<6>;
.reg .b32 %r<105>;
.reg .f64 %fd<148>;
.reg .b64 %rd<25>;


mov.u64 %rd24, __local_depot86;
cvta.local.u64 %SP, %rd24;
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r33, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB86_2;

BB86_1:
mul.wide.s32 %rd12, %r90, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB86_1;

BB86_2:
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r97, %r35, %r36, %r37;
setp.ge.u32	%p3, %r97, %r33;
@%p3 bra BB86_20;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r38, [%rd1+208];
mul.wide.s32 %rd16, %r38, 4;
add.s64 %rd5, %rd1, %rd16;

BB86_4:
mov.u32 %r92, %r97;
mov.u32 %r6, %r92;
add.s32 %r91, %r38, -1;
mov.u64 %rd23, %rd5;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r91, 1;
mov.u32 %r95, %r6;
mov.u32 %r96, %r6;
@%p4 bra BB86_6;

BB86_5:
mov.u32 %r8, %r96;
ld.local.u32 %r41, [%rd23+4];
rem.u32 %r42, %r8, %r41;
ld.local.u32 %r43, [%rd23+104];
mad.lo.s32 %r100, %r43, %r42, %r100;
div.u32 %r11, %r8, %r41;
add.s64 %rd23, %rd23, -4;
add.s32 %r91, %r91, -1;
setp.gt.s32	%p5, %r91, 0;
mov.u32 %r95, %r11;
mov.u32 %r96, %r11;
mov.u32 %r99, %r100;
@%p5 bra BB86_5;

BB86_6:
ld.param.u32 %r89, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd21, %rd22;
ld.local.u32 %r44, [%rd21+108];
mad.lo.s32 %r45, %r44, %r95, %r99;
ld.local.u64 %rd17, [%rd21];
mul.wide.u32 %rd18, %r45, 8;
add.s64 %rd9, %rd17, %rd18;
mul.lo.s32 %r46, %r6, %r89;
mul.wide.u32 %rd19, %r46, 8;
add.s64 %rd20, %rd4, %rd19;
ld.global.f64 %fd21, [%rd20];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd54;
}
shl.b32 %r47, %r15, 20;
add.s32 %r48, %r17, %r47;
mov.b64 %fd143, {%r16, %r48};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r49}, %fd23;
}
mov.b32 %f3, %r49;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB86_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB86_9;

shr.u32 %r50, %r15, 31;
add.s32 %r51, %r15, %r50;
shr.s32 %r52, %r51, 1;
shl.b32 %r53, %r52, 20;
add.s32 %r54, %r53, %r17;
mov.b64 %fd57, {%r16, %r54};
sub.s32 %r55, %r15, %r52;
shl.b32 %r56, %r55, 20;
add.s32 %r57, %r56, 1072693248;
mov.u32 %r58, 0;
mov.b64 %fd58, {%r58, %r57};
mul.f64 %fd143, %fd57, %fd58;

BB86_9:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r18, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd89;
}
shl.b32 %r59, %r18, 20;
add.s32 %r60, %r20, %r59;
mov.b64 %fd144, {%r19, %r60};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r61}, %fd7;
}
mov.b32 %f4, %r61;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB86_12;

setp.lt.f64	%p10, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB86_12;

shr.u32 %r62, %r18, 31;
add.s32 %r63, %r18, %r62;
shr.s32 %r64, %r63, 1;
shl.b32 %r65, %r64, 20;
add.s32 %r66, %r65, %r20;
mov.b64 %fd91, {%r19, %r66};
sub.s32 %r67, %r18, %r64;
shl.b32 %r68, %r67, 20;
add.s32 %r69, %r68, 1072693248;
mov.u32 %r70, 0;
mov.b64 %fd92, {%r70, %r69};
mul.f64 %fd144, %fd91, %fd92;

BB86_12:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r101}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r102, %temp}, %fd145;
}
mov.u32 %r103, -1023;
setp.gt.s32	%p12, %r101, 1048575;
@%p12 bra BB86_14;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r101}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r102, %temp}, %fd145;
}
mov.u32 %r103, -1077;

BB86_14:
add.s32 %r73, %r101, -1;
setp.lt.u32	%p13, %r73, 2146435071;
@%p13 bra BB86_16;
bra.uni BB86_15;

BB86_16:
shr.u32 %r75, %r101, 20;
add.s32 %r104, %r103, %r75;
and.b32 %r76, %r101, -2146435073;
or.b32 %r77, %r76, 1072693248;
mov.b64 %fd146, {%r102, %r77};
setp.lt.s32	%p15, %r77, 1073127583;
@%p15 bra BB86_18;

{
.reg .b32 %temp; 
mov.b64 {%r78, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r79}, %fd146;
}
add.s32 %r80, %r79, -1048576;
mov.b64 %fd146, {%r78, %r80};
add.s32 %r104, %r104, 1;

BB86_18:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r81, %r104, -2147483648;
mov.u32 %r82, 1127219200;
mov.b64 %fd128, {%r81, %r82};
mov.u32 %r83, -2147483648;
mov.b64 %fd129, {%r83, %r82};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB86_19;

BB86_15:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd145;
}
mov.b32 %f5, %r74;
setp.eq.f32	%p14, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p14;

BB86_19:
mov.u32 %r87, %ntid.x;
ld.param.u32 %r86, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
st.f64 [%rd9], %fd140;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r97, %r85, %r87, %r6;
setp.lt.u32	%p16, %r97, %r86;
@%p16 bra BB86_4;

BB86_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot87[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .f32 %f<6>;
.reg .b32 %r<129>;
.reg .f64 %fd<148>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot87;
cvta.local.u64 %SP, %rd22;
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r46, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r114, 0;
mov.pred %p1, 0;
@%p1 bra BB87_2;

BB87_1:
mul.wide.s32 %rd12, %r114, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r114, %r114, 1;
setp.lt.u32	%p2, %r114, 27;
@%p2 bra BB87_1;

BB87_2:
mov.u32 %r56, %ntid.x;
mov.u32 %r57, %ctaid.x;
mov.u32 %r58, %tid.x;
mad.lo.s32 %r121, %r56, %r57, %r58;
setp.ge.u32	%p3, %r121, %r46;
@%p3 bra BB87_20;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r59, [%rd1+208];
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd5, [%rd1];
mul.wide.s32 %rd16, %r59, 4;
add.s64 %rd6, %rd1, %rd16;

BB87_4:
mov.u32 %r116, %r121;
mov.u32 %r11, %r116;
add.s32 %r115, %r59, -1;
mov.u64 %rd21, %rd6;
mov.u32 %r123, 0;
mov.u32 %r124, %r123;
setp.lt.s32	%p4, %r115, 1;
mov.u32 %r119, %r11;
mov.u32 %r120, %r11;
@%p4 bra BB87_6;

BB87_5:
mov.u32 %r13, %r120;
ld.local.u32 %r62, [%rd21+4];
rem.u32 %r63, %r13, %r62;
ld.local.u32 %r64, [%rd21+104];
mad.lo.s32 %r124, %r64, %r63, %r124;
div.u32 %r16, %r13, %r62;
add.s64 %rd21, %rd21, -4;
add.s32 %r115, %r115, -1;
setp.gt.s32	%p5, %r115, 0;
mov.u32 %r119, %r16;
mov.u32 %r120, %r16;
mov.u32 %r123, %r124;
@%p5 bra BB87_5;

BB87_6:
mad.lo.s32 %r20, %r10, %r119, %r123;
mul.hi.u32 %r65, %r11, %r50;
add.s32 %r66, %r65, %r11;
shr.u32 %r67, %r66, %r51;
mul.lo.s32 %r68, %r67, %r53;
sub.s32 %r69, %r11, %r68;
mul.lo.s32 %r70, %r69, %r49;
mad.lo.s32 %r71, %r48, %r67, %r70;
mul.wide.u32 %rd17, %r71, 8;
add.s64 %rd18, %rd4, %rd17;
ld.global.f64 %fd21, [%rd18];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd54;
}
shl.b32 %r72, %r21, 20;
add.s32 %r73, %r23, %r72;
mov.b64 %fd143, {%r22, %r73};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd23;
}
mov.b32 %f3, %r74;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB87_9;

setp.gt.f64	%p7, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB87_9;

shr.u32 %r75, %r21, 31;
add.s32 %r76, %r21, %r75;
shr.s32 %r77, %r76, 1;
shl.b32 %r78, %r77, 20;
add.s32 %r79, %r78, %r23;
mov.b64 %fd57, {%r22, %r79};
sub.s32 %r80, %r21, %r77;
shl.b32 %r81, %r80, 20;
add.s32 %r82, %r81, 1072693248;
mov.u32 %r83, 0;
mov.b64 %fd58, {%r83, %r82};
mul.f64 %fd143, %fd57, %fd58;

BB87_9:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r25, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r26}, %fd89;
}
shl.b32 %r84, %r24, 20;
add.s32 %r85, %r26, %r84;
mov.b64 %fd144, {%r25, %r85};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r86}, %fd7;
}
mov.b32 %f4, %r86;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB87_12;

setp.lt.f64	%p10, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB87_12;

shr.u32 %r87, %r24, 31;
add.s32 %r88, %r24, %r87;
shr.s32 %r89, %r88, 1;
shl.b32 %r90, %r89, 20;
add.s32 %r91, %r90, %r26;
mov.b64 %fd91, {%r25, %r91};
sub.s32 %r92, %r24, %r89;
shl.b32 %r93, %r92, 20;
add.s32 %r94, %r93, 1072693248;
mov.u32 %r95, 0;
mov.b64 %fd92, {%r95, %r94};
mul.f64 %fd144, %fd91, %fd92;

BB87_12:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r125}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r126, %temp}, %fd145;
}
mov.u32 %r127, -1023;
setp.gt.s32	%p12, %r125, 1048575;
@%p12 bra BB87_14;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r125}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r126, %temp}, %fd145;
}
mov.u32 %r127, -1077;

BB87_14:
add.s32 %r98, %r125, -1;
setp.lt.u32	%p13, %r98, 2146435071;
@%p13 bra BB87_16;
bra.uni BB87_15;

BB87_16:
shr.u32 %r100, %r125, 20;
add.s32 %r128, %r127, %r100;
and.b32 %r101, %r125, -2146435073;
or.b32 %r102, %r101, 1072693248;
mov.b64 %fd146, {%r126, %r102};
setp.lt.s32	%p15, %r102, 1073127583;
@%p15 bra BB87_18;

{
.reg .b32 %temp; 
mov.b64 {%r103, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r104}, %fd146;
}
add.s32 %r105, %r104, -1048576;
mov.b64 %fd146, {%r103, %r105};
add.s32 %r128, %r128, 1;

BB87_18:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r106, %r128, -2147483648;
mov.u32 %r107, 1127219200;
mov.b64 %fd128, {%r106, %r107};
mov.u32 %r108, -2147483648;
mov.b64 %fd129, {%r108, %r107};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB87_19;

BB87_15:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r99}, %fd145;
}
mov.b32 %f5, %r99;
setp.eq.f32	%p14, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p14;

BB87_19:
mov.u32 %r112, %ntid.x;
ld.param.u32 %r111, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mul.wide.u32 %rd19, %r20, 8;
add.s64 %rd20, %rd5, %rd19;
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
st.f64 [%rd20], %fd140;
mov.u32 %r110, %nctaid.x;
mad.lo.s32 %r121, %r110, %r112, %r11;
setp.lt.u32	%p16, %r121, %r111;
@%p16 bra BB87_4;

BB87_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot88[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .f32 %f<6>;
.reg .b32 %r<133>;
.reg .f64 %fd<148>;
.reg .b64 %rd<37>;


mov.u64 %rd36, __local_depot88;
cvta.local.u64 %SP, %rd36;
ld.param.u32 %r45, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r107, 0;
mov.pred %p1, 0;
@%p1 bra BB88_2;

BB88_1:
mul.wide.s32 %rd20, %r107, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r107, %r107, 1;
setp.lt.u32	%p2, %r107, 27;
@%p2 bra BB88_1;

BB88_2:
mov.u32 %r108, 0;
@%p1 bra BB88_4;

BB88_3:
mul.wide.s32 %rd24, %r108, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r108, %r108, 1;
setp.lt.u32	%p4, %r108, 27;
@%p4 bra BB88_3;

BB88_4:
mov.u32 %r48, %ntid.x;
mov.u32 %r49, %ctaid.x;
mov.u32 %r50, %tid.x;
mad.lo.s32 %r121, %r48, %r49, %r50;
setp.ge.u32	%p5, %r121, %r45;
@%p5 bra BB88_24;

ld.local.u32 %r51, [%rd2+208];
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd8, [%rd2];
ld.local.u32 %r52, [%rd3+208];
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd9, [%rd3];
mul.wide.s32 %rd28, %r51, 4;
add.s64 %rd10, %rd2, %rd28;
mul.wide.s32 %rd29, %r52, 4;
add.s64 %rd11, %rd3, %rd29;

BB88_6:
mov.u32 %r111, %r121;
mov.u32 %r10, %r111;
add.s32 %r109, %r51, -1;
mov.u64 %rd34, %rd10;
mov.u32 %r54, 0;
mov.u32 %r128, %r54;
setp.lt.s32	%p6, %r109, 1;
mov.u32 %r119, %r10;
mov.u32 %r120, %r10;
mov.u32 %r127, %r54;
@%p6 bra BB88_8;

BB88_7:
mov.u32 %r12, %r120;
ld.local.u32 %r55, [%rd34+4];
rem.u32 %r56, %r12, %r55;
ld.local.u32 %r57, [%rd34+104];
mad.lo.s32 %r128, %r57, %r56, %r128;
div.u32 %r15, %r12, %r55;
add.s64 %rd34, %rd34, -4;
add.s32 %r109, %r109, -1;
setp.gt.s32	%p7, %r109, 0;
mov.u32 %r119, %r15;
mov.u32 %r120, %r15;
mov.u32 %r122, %r128;
mov.u32 %r127, %r122;
@%p7 bra BB88_7;

BB88_8:
mov.u32 %r18, %r127;
add.s32 %r110, %r52, -1;
mov.u64 %rd35, %rd11;
mad.lo.s32 %r19, %r7, %r119, %r18;
mov.u32 %r126, %r54;
setp.lt.s32	%p8, %r110, 1;
mov.u32 %r118, %r10;
mov.u32 %r117, %r10;
mov.u32 %r125, %r54;
@%p8 bra BB88_10;

BB88_9:
ld.local.u32 %r60, [%rd35+4];
rem.u32 %r61, %r118, %r60;
ld.local.u32 %r62, [%rd35+104];
mad.lo.s32 %r126, %r62, %r61, %r126;
div.u32 %r118, %r118, %r60;
add.s64 %rd35, %rd35, -4;
add.s32 %r110, %r110, -1;
setp.gt.s32	%p9, %r110, 0;
mov.u32 %r117, %r118;
mov.u32 %r125, %r126;
@%p9 bra BB88_9;

BB88_10:
mad.lo.s32 %r63, %r9, %r117, %r125;
mul.wide.u32 %rd30, %r63, 8;
add.s64 %rd31, %rd9, %rd30;
ld.f64 %fd21, [%rd31];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r29, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r30}, %fd54;
}
shl.b32 %r64, %r28, 20;
add.s32 %r65, %r30, %r64;
mov.b64 %fd143, {%r29, %r65};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd23;
}
mov.b32 %f3, %r66;
abs.f32 %f1, %f3;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB88_13;

setp.gt.f64	%p11, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB88_13;

shr.u32 %r67, %r28, 31;
add.s32 %r68, %r28, %r67;
shr.s32 %r69, %r68, 1;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, %r30;
mov.b64 %fd57, {%r29, %r71};
sub.s32 %r72, %r28, %r69;
shl.b32 %r73, %r72, 20;
add.s32 %r74, %r73, 1072693248;
mov.u32 %r75, 0;
mov.b64 %fd58, {%r75, %r74};
mul.f64 %fd143, %fd57, %fd58;

BB88_13:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r31, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r32, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r33}, %fd89;
}
shl.b32 %r76, %r31, 20;
add.s32 %r77, %r33, %r76;
mov.b64 %fd144, {%r32, %r77};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd7;
}
mov.b32 %f4, %r78;
abs.f32 %f2, %f4;
setp.lt.f32	%p13, %f2, 0f4086232B;
@%p13 bra BB88_16;

setp.lt.f64	%p14, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p14;
setp.geu.f32	%p15, %f2, 0f40874800;
@%p15 bra BB88_16;

shr.u32 %r79, %r31, 31;
add.s32 %r80, %r31, %r79;
shr.s32 %r81, %r80, 1;
shl.b32 %r82, %r81, 20;
add.s32 %r83, %r82, %r33;
mov.b64 %fd91, {%r32, %r83};
sub.s32 %r84, %r31, %r81;
shl.b32 %r85, %r84, 20;
add.s32 %r86, %r85, 1072693248;
mov.u32 %r87, 0;
mov.b64 %fd92, {%r87, %r86};
mul.f64 %fd144, %fd91, %fd92;

BB88_16:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r129}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r130, %temp}, %fd145;
}
mov.u32 %r131, -1023;
setp.gt.s32	%p16, %r129, 1048575;
@%p16 bra BB88_18;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r129}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r130, %temp}, %fd145;
}
mov.u32 %r131, -1077;

BB88_18:
add.s32 %r90, %r129, -1;
setp.lt.u32	%p17, %r90, 2146435071;
@%p17 bra BB88_20;
bra.uni BB88_19;

BB88_20:
shr.u32 %r92, %r129, 20;
add.s32 %r132, %r131, %r92;
and.b32 %r93, %r129, -2146435073;
or.b32 %r94, %r93, 1072693248;
mov.b64 %fd146, {%r130, %r94};
setp.lt.s32	%p19, %r94, 1073127583;
@%p19 bra BB88_22;

{
.reg .b32 %temp; 
mov.b64 {%r95, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd146;
}
add.s32 %r97, %r96, -1048576;
mov.b64 %fd146, {%r95, %r97};
add.s32 %r132, %r132, 1;

BB88_22:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r98, %r132, -2147483648;
mov.u32 %r99, 1127219200;
mov.b64 %fd128, {%r98, %r99};
mov.u32 %r100, -2147483648;
mov.b64 %fd129, {%r100, %r99};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB88_23;

BB88_19:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r91}, %fd145;
}
mov.b32 %f5, %r91;
setp.eq.f32	%p18, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p18;

BB88_23:
mov.u32 %r104, %ntid.x;
ld.param.u32 %r103, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mul.wide.u32 %rd32, %r19, 8;
add.s64 %rd33, %rd8, %rd32;
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
st.f64 [%rd33], %fd140;
mov.u32 %r102, %nctaid.x;
mad.lo.s32 %r121, %r102, %r104, %r10;
setp.lt.u32	%p20, %r121, %r103;
@%p20 bra BB88_6;

BB88_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<13>;
.reg .f32 %f<6>;
.reg .b32 %r<64>;
.reg .f64 %fd<148>;
.reg .b64 %rd<26>;


ld.param.u64 %rd8, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %ntid.x;
mul.wide.u32 %rd13, %r18, %r17;
mov.u32 %r19, %tid.x;
cvt.u64.u32	%rd14, %r19;
add.s64 %rd25, %rd13, %rd14;
setp.ge.u64	%p1, %rd25, %rd12;
@%p1 bra BB89_16;

cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd5, %rd10;

BB89_2:
ld.param.u64 %rd24, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
mul.lo.s64 %rd15, %rd25, %rd24;
shl.b64 %rd16, %rd15, 3;
add.s64 %rd17, %rd5, %rd16;
ld.global.f64 %fd21, [%rd17];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r1, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd54;
}
shl.b32 %r20, %r1, 20;
add.s32 %r21, %r3, %r20;
mov.b64 %fd143, {%r2, %r21};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd23;
}
mov.b32 %f3, %r22;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB89_5;

setp.gt.f64	%p3, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB89_5;

shr.u32 %r23, %r1, 31;
add.s32 %r24, %r1, %r23;
shr.s32 %r25, %r24, 1;
shl.b32 %r26, %r25, 20;
add.s32 %r27, %r26, %r3;
mov.b64 %fd57, {%r2, %r27};
sub.s32 %r28, %r1, %r25;
shl.b32 %r29, %r28, 20;
add.s32 %r30, %r29, 1072693248;
mov.u32 %r31, 0;
mov.b64 %fd58, {%r31, %r30};
mul.f64 %fd143, %fd57, %fd58;

BB89_5:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r4, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r6}, %fd89;
}
shl.b32 %r32, %r4, 20;
add.s32 %r33, %r6, %r32;
mov.b64 %fd144, {%r5, %r33};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r34}, %fd7;
}
mov.b32 %f4, %r34;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB89_8;

setp.lt.f64	%p6, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB89_8;

shr.u32 %r35, %r4, 31;
add.s32 %r36, %r4, %r35;
shr.s32 %r37, %r36, 1;
shl.b32 %r38, %r37, 20;
add.s32 %r39, %r38, %r6;
mov.b64 %fd91, {%r5, %r39};
sub.s32 %r40, %r4, %r37;
shl.b32 %r41, %r40, 20;
add.s32 %r42, %r41, 1072693248;
mov.u32 %r43, 0;
mov.b64 %fd92, {%r43, %r42};
mul.f64 %fd144, %fd91, %fd92;

BB89_8:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r60}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r61, %temp}, %fd145;
}
mov.u32 %r62, -1023;
setp.gt.s32	%p8, %r60, 1048575;
@%p8 bra BB89_10;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r60}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r61, %temp}, %fd145;
}
mov.u32 %r62, -1077;

BB89_10:
add.s32 %r46, %r60, -1;
setp.lt.u32	%p9, %r46, 2146435071;
@%p9 bra BB89_12;
bra.uni BB89_11;

BB89_12:
shr.u32 %r48, %r60, 20;
add.s32 %r63, %r62, %r48;
and.b32 %r49, %r60, -2146435073;
or.b32 %r50, %r49, 1072693248;
mov.b64 %fd146, {%r61, %r50};
setp.lt.s32	%p11, %r50, 1073127583;
@%p11 bra BB89_14;

{
.reg .b32 %temp; 
mov.b64 {%r51, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r52}, %fd146;
}
add.s32 %r53, %r52, -1048576;
mov.b64 %fd146, {%r51, %r53};
add.s32 %r63, %r63, 1;

BB89_14:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r54, %r63, -2147483648;
mov.u32 %r55, 1127219200;
mov.b64 %fd128, {%r54, %r55};
mov.u32 %r56, -2147483648;
mov.b64 %fd129, {%r56, %r55};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB89_15;

BB89_11:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r47}, %fd145;
}
mov.b32 %f5, %r47;
setp.eq.f32	%p10, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p10;

BB89_15:
ld.param.u64 %rd23, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r59, %ntid.x;
ld.param.u64 %rd22, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
mul.lo.s64 %rd18, %rd25, %rd22;
shl.b64 %rd19, %rd18, 3;
add.s64 %rd20, %rd3, %rd19;
st.global.f64 [%rd20], %fd140;
mov.u32 %r57, %nctaid.x;
mul.wide.u32 %rd21, %r57, %r59;
add.s64 %rd25, %rd21, %rd25;
setp.lt.u64	%p12, %rd25, %rd23;
@%p12 bra BB89_2;

BB89_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot90[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<23>;
.reg .f32 %f<6>;
.reg .b32 %r<92>;
.reg .f64 %fd<148>;
.reg .b64 %rd<113>;


mov.u64 %rd112, __local_depot90;
cvta.local.u64 %SP, %rd112;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 0;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 416;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r84, 0;
mov.pred %p1, 0;
@%p1 bra BB90_2;

BB90_1:
mul.wide.s32 %rd53, %r84, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r84, %r84, 1;
setp.lt.u32	%p2, %r84, 52;
@%p2 bra BB90_1;

BB90_2:
mov.u32 %r85, 0;
@%p1 bra BB90_4;

BB90_3:
mul.wide.s32 %rd57, %r85, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p4, %r85, 52;
@%p4 bra BB90_3;

BB90_4:
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %ntid.x;
mul.wide.u32 %rd61, %r30, %r29;
mov.u32 %r31, %tid.x;
cvt.u64.u32	%rd62, %r31;
add.s64 %rd104, %rd61, %rd62;
setp.ge.u64	%p5, %rd104, %rd50;
@%p5 bra BB90_30;

ld.local.u32 %r32, [%rd2+408];
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd10, [%rd2];
ld.local.u32 %r33, [%rd3+408];
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd12, [%rd3];
mul.wide.s32 %rd63, %r32, 8;
add.s64 %rd13, %rd2, %rd63;
mul.wide.s32 %rd64, %r33, 8;
add.s64 %rd14, %rd3, %rd64;

BB90_6:
mov.u64 %rd90, %rd104;
mov.u64 %rd15, %rd90;
add.s32 %r86, %r32, -1;
mov.u64 %rd86, %rd13;
mov.u64 %rd66, 0;
mov.u64 %rd111, %rd66;
setp.lt.s32	%p6, %r86, 1;
mov.u64 %rd101, %rd15;
mov.u64 %rd102, %rd15;
mov.u64 %rd110, %rd66;
@%p6 bra BB90_11;

BB90_7:
mov.u64 %rd18, %rd102;
ld.local.u64 %rd21, [%rd86];
or.b64 %rd67, %rd18, %rd21;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB90_9;
bra.uni BB90_8;

BB90_9:
cvt.u32.u64	%r34, %rd21;
cvt.u32.u64	%r35, %rd18;
div.u32 %r36, %r35, %r34;
rem.u32 %r37, %r35, %r34;
cvt.u64.u32	%rd103, %r36;
cvt.u64.u32	%rd87, %r37;
bra.uni BB90_10;

BB90_8:
div.u64 %rd103, %rd18, %rd21;
rem.u64 %rd87, %rd18, %rd21;

BB90_10:
mov.u64 %rd26, %rd103;
ld.local.u64 %rd69, [%rd86+200];
mul.lo.s64 %rd70, %rd69, %rd87;
add.s64 %rd111, %rd70, %rd111;
add.s64 %rd86, %rd86, -8;
add.s32 %r86, %r86, -1;
setp.gt.s32	%p8, %r86, 0;
mov.u64 %rd101, %rd26;
mov.u64 %rd102, %rd26;
mov.u64 %rd105, %rd111;
mov.u64 %rd110, %rd105;
@%p8 bra BB90_7;

BB90_11:
mov.u64 %rd31, %rd110;
add.s32 %r87, %r33, -1;
mov.u64 %rd88, %rd14;
mul.lo.s64 %rd73, %rd9, %rd101;
add.s64 %rd33, %rd73, %rd31;
mov.u64 %rd109, %rd66;
setp.lt.s32	%p9, %r87, 1;
mov.u64 %rd99, %rd15;
mov.u64 %rd98, %rd15;
mov.u64 %rd108, %rd66;
@%p9 bra BB90_16;

BB90_12:
ld.local.u64 %rd38, [%rd88];
or.b64 %rd74, %rd99, %rd38;
and.b64 %rd75, %rd74, -4294967296;
setp.eq.s64	%p10, %rd75, 0;
@%p10 bra BB90_14;
bra.uni BB90_13;

BB90_14:
cvt.u32.u64	%r38, %rd38;
cvt.u32.u64	%r39, %rd99;
div.u32 %r40, %r39, %r38;
rem.u32 %r41, %r39, %r38;
cvt.u64.u32	%rd100, %r40;
cvt.u64.u32	%rd89, %r41;
bra.uni BB90_15;

BB90_13:
div.u64 %rd100, %rd99, %rd38;
rem.u64 %rd89, %rd99, %rd38;

BB90_15:
mov.u64 %rd99, %rd100;
ld.local.u64 %rd76, [%rd88+200];
mul.lo.s64 %rd77, %rd76, %rd89;
add.s64 %rd109, %rd77, %rd109;
add.s64 %rd88, %rd88, -8;
add.s32 %r87, %r87, -1;
setp.gt.s32	%p11, %r87, 0;
mov.u64 %rd98, %rd99;
mov.u64 %rd108, %rd109;
@%p11 bra BB90_12;

BB90_16:
mul.lo.s64 %rd78, %rd11, %rd98;
add.s64 %rd79, %rd78, %rd108;
shl.b64 %rd80, %rd79, 3;
add.s64 %rd81, %rd12, %rd80;
ld.f64 %fd21, [%rd81];
neg.f64 %fd1, %fd21;
mov.f64 %fd22, 0d0000000000000000;
max.f64 %fd2, %fd22, %fd1;
neg.f64 %fd23, %fd2;
mov.f64 %fd24, 0d4338000000000000;
mov.f64 %fd25, 0d3FF71547652B82FE;
fma.rn.f64 %fd26, %fd23, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd26;
}
mov.f64 %fd27, 0dC338000000000000;
add.rn.f64 %fd28, %fd26, %fd27;
mov.f64 %fd29, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd30, %fd28, %fd29, %fd23;
mov.f64 %fd31, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd32, %fd28, %fd31, %fd30;
mov.f64 %fd33, 0d3E928AF3FCA213EA;
mov.f64 %fd34, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd35, %fd34, %fd32, %fd33;
mov.f64 %fd36, 0d3EC71DEE62401315;
fma.rn.f64 %fd37, %fd35, %fd32, %fd36;
mov.f64 %fd38, 0d3EFA01997C89EB71;
fma.rn.f64 %fd39, %fd37, %fd32, %fd38;
mov.f64 %fd40, 0d3F2A01A014761F65;
fma.rn.f64 %fd41, %fd39, %fd32, %fd40;
mov.f64 %fd42, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd43, %fd41, %fd32, %fd42;
mov.f64 %fd44, 0d3F81111111122322;
fma.rn.f64 %fd45, %fd43, %fd32, %fd44;
mov.f64 %fd46, 0d3FA55555555502A1;
fma.rn.f64 %fd47, %fd45, %fd32, %fd46;
mov.f64 %fd48, 0d3FC5555555555511;
fma.rn.f64 %fd49, %fd47, %fd32, %fd48;
mov.f64 %fd50, 0d3FE000000000000B;
fma.rn.f64 %fd51, %fd49, %fd32, %fd50;
mov.f64 %fd52, 0d3FF0000000000000;
fma.rn.f64 %fd53, %fd51, %fd32, %fd52;
fma.rn.f64 %fd54, %fd53, %fd32, %fd52;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd54;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r13}, %fd54;
}
shl.b32 %r42, %r11, 20;
add.s32 %r43, %r13, %r42;
mov.b64 %fd143, {%r12, %r43};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r44}, %fd23;
}
mov.b32 %f3, %r44;
abs.f32 %f1, %f3;
setp.lt.f32	%p12, %f1, 0f4086232B;
@%p12 bra BB90_19;

setp.gt.f64	%p13, %fd2, 0d8000000000000000;
mov.f64 %fd55, 0d7FF0000000000000;
sub.f64 %fd56, %fd55, %fd2;
selp.f64	%fd143, 0d0000000000000000, %fd56, %p13;
setp.geu.f32	%p14, %f1, 0f40874800;
@%p14 bra BB90_19;

shr.u32 %r45, %r11, 31;
add.s32 %r46, %r11, %r45;
shr.s32 %r47, %r46, 1;
shl.b32 %r48, %r47, 20;
add.s32 %r49, %r48, %r13;
mov.b64 %fd57, {%r12, %r49};
sub.s32 %r50, %r11, %r47;
shl.b32 %r51, %r50, 20;
add.s32 %r52, %r51, 1072693248;
mov.u32 %r53, 0;
mov.b64 %fd58, {%r53, %r52};
mul.f64 %fd143, %fd57, %fd58;

BB90_19:
mov.f64 %fd141, 0d3FF0000000000000;
sub.f64 %fd7, %fd1, %fd2;
fma.rn.f64 %fd61, %fd7, %fd25, %fd24;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd61;
}
add.rn.f64 %fd63, %fd61, %fd27;
fma.rn.f64 %fd65, %fd63, %fd29, %fd7;
fma.rn.f64 %fd67, %fd63, %fd31, %fd65;
fma.rn.f64 %fd70, %fd34, %fd67, %fd33;
fma.rn.f64 %fd72, %fd70, %fd67, %fd36;
fma.rn.f64 %fd74, %fd72, %fd67, %fd38;
fma.rn.f64 %fd76, %fd74, %fd67, %fd40;
fma.rn.f64 %fd78, %fd76, %fd67, %fd42;
fma.rn.f64 %fd80, %fd78, %fd67, %fd44;
fma.rn.f64 %fd82, %fd80, %fd67, %fd46;
fma.rn.f64 %fd84, %fd82, %fd67, %fd48;
fma.rn.f64 %fd86, %fd84, %fd67, %fd50;
fma.rn.f64 %fd88, %fd86, %fd67, %fd141;
fma.rn.f64 %fd89, %fd88, %fd67, %fd141;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd89;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r16}, %fd89;
}
shl.b32 %r54, %r14, 20;
add.s32 %r55, %r16, %r54;
mov.b64 %fd144, {%r15, %r55};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r56}, %fd7;
}
mov.b32 %f4, %r56;
abs.f32 %f2, %f4;
setp.lt.f32	%p15, %f2, 0f4086232B;
@%p15 bra BB90_22;

setp.lt.f64	%p16, %fd7, 0d0000000000000000;
add.f64 %fd90, %fd7, 0d7FF0000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd90, %p16;
setp.geu.f32	%p17, %f2, 0f40874800;
@%p17 bra BB90_22;

shr.u32 %r57, %r14, 31;
add.s32 %r58, %r14, %r57;
shr.s32 %r59, %r58, 1;
shl.b32 %r60, %r59, 20;
add.s32 %r61, %r60, %r16;
mov.b64 %fd91, {%r15, %r61};
sub.s32 %r62, %r14, %r59;
shl.b32 %r63, %r62, 20;
add.s32 %r64, %r63, 1072693248;
mov.u32 %r65, 0;
mov.b64 %fd92, {%r65, %r64};
mul.f64 %fd144, %fd91, %fd92;

BB90_22:
add.f64 %fd145, %fd143, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r89, %temp}, %fd145;
}
mov.u32 %r90, -1023;
setp.gt.s32	%p18, %r88, 1048575;
@%p18 bra BB90_24;

mul.f64 %fd145, %fd145, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r89, %temp}, %fd145;
}
mov.u32 %r90, -1077;

BB90_24:
add.s32 %r68, %r88, -1;
setp.lt.u32	%p19, %r68, 2146435071;
@%p19 bra BB90_26;
bra.uni BB90_25;

BB90_26:
shr.u32 %r70, %r88, 20;
add.s32 %r91, %r90, %r70;
and.b32 %r71, %r88, -2146435073;
or.b32 %r72, %r71, 1072693248;
mov.b64 %fd146, {%r89, %r72};
setp.lt.s32	%p21, %r72, 1073127583;
@%p21 bra BB90_28;

{
.reg .b32 %temp; 
mov.b64 {%r73, %temp}, %fd146;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r74}, %fd146;
}
add.s32 %r75, %r74, -1048576;
mov.b64 %fd146, {%r73, %r75};
add.s32 %r91, %r91, 1;

BB90_28:
mov.f64 %fd142, 0d3FF0000000000000;
add.f64 %fd96, %fd146, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd95,%fd96;

	neg.f64 %fd97, %fd96;
fma.rn.f64 %fd99, %fd97, %fd95, %fd142;
fma.rn.f64 %fd100, %fd99, %fd99, %fd99;
fma.rn.f64 %fd101, %fd100, %fd95, %fd95;
add.f64 %fd102, %fd146, 0dBFF0000000000000;
mul.f64 %fd103, %fd102, %fd101;
fma.rn.f64 %fd104, %fd102, %fd101, %fd103;
mul.f64 %fd105, %fd104, %fd104;
mov.f64 %fd106, 0d3ED0EE258B7A8B04;
mov.f64 %fd107, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd108, %fd107, %fd105, %fd106;
mov.f64 %fd109, 0d3EF3B2669F02676F;
fma.rn.f64 %fd110, %fd108, %fd105, %fd109;
mov.f64 %fd111, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd112, %fd110, %fd105, %fd111;
mov.f64 %fd113, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd114, %fd112, %fd105, %fd113;
mov.f64 %fd115, 0d3F624924923BE72D;
fma.rn.f64 %fd116, %fd114, %fd105, %fd115;
mov.f64 %fd117, 0d3F8999999999A3C4;
fma.rn.f64 %fd118, %fd116, %fd105, %fd117;
mov.f64 %fd119, 0d3FB5555555555554;
fma.rn.f64 %fd120, %fd118, %fd105, %fd119;
sub.f64 %fd121, %fd102, %fd104;
add.f64 %fd122, %fd121, %fd121;
neg.f64 %fd123, %fd104;
fma.rn.f64 %fd124, %fd123, %fd102, %fd122;
mul.f64 %fd125, %fd101, %fd124;
mul.f64 %fd126, %fd105, %fd120;
fma.rn.f64 %fd127, %fd126, %fd104, %fd125;
xor.b32 %r76, %r91, -2147483648;
mov.u32 %r77, 1127219200;
mov.b64 %fd128, {%r76, %r77};
mov.u32 %r78, -2147483648;
mov.b64 %fd129, {%r78, %r77};
sub.f64 %fd130, %fd128, %fd129;
mov.f64 %fd131, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd132, %fd130, %fd131, %fd104;
neg.f64 %fd133, %fd130;
fma.rn.f64 %fd134, %fd133, %fd131, %fd132;
sub.f64 %fd135, %fd134, %fd104;
sub.f64 %fd136, %fd127, %fd135;
mov.f64 %fd137, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd138, %fd130, %fd137, %fd136;
add.f64 %fd147, %fd132, %fd138;
bra.uni BB90_29;

BB90_25:
mov.f64 %fd93, 0d7FF0000000000000;
fma.rn.f64 %fd94, %fd145, %fd93, %fd93;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r69}, %fd145;
}
mov.b32 %f5, %r69;
setp.eq.f32	%p20, %f5, 0f00000000;
selp.f64	%fd147, 0dFFF0000000000000, %fd94, %p20;

BB90_29:
mov.u32 %r81, %ntid.x;
ld.param.u64 %rd85, [_Z21kernelPointwiseApply2I31logSigmoid_updateOutput_functorIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
shl.b64 %rd82, %rd33, 3;
add.s64 %rd83, %rd10, %rd82;
add.f64 %fd139, %fd2, %fd147;
neg.f64 %fd140, %fd139;
st.f64 [%rd83], %fd140;
mov.u32 %r79, %nctaid.x;
mul.wide.u32 %rd84, %r79, %r81;
add.s64 %rd104, %rd84, %rd15;
setp.lt.u64	%p22, %rd104, %rd85;
@%p22 bra BB90_6;

BB90_30:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<25>;
.reg .f32 %f<5>;
.reg .b32 %r<55>;
.reg .f64 %fd<95>;
.reg .b64 %rd<13>;


ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r16, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %ctaid.x;
mov.u32 %r19, %tid.x;
mad.lo.s32 %r54, %r17, %r18, %r19;
setp.ge.u32	%p1, %r54, %r16;
@%p1 bra BB91_9;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB91_2:
ld.param.u32 %r53, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.lo.s32 %r20, %r54, %r53;
mul.wide.u32 %rd7, %r20, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r7, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r8}, %fd45;
}
shl.b32 %r21, %r6, 20;
add.s32 %r22, %r8, %r21;
mov.b64 %fd93, {%r7, %r22};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd14;
}
mov.b32 %f3, %r23;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB91_5;

setp.gt.f64	%p3, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB91_5;

shr.u32 %r24, %r6, 31;
add.s32 %r25, %r6, %r24;
shr.s32 %r26, %r25, 1;
shl.b32 %r27, %r26, 20;
add.s32 %r28, %r27, %r8;
mov.b64 %fd48, {%r7, %r28};
sub.s32 %r29, %r6, %r26;
shl.b32 %r30, %r29, 20;
add.s32 %r31, %r30, 1072693248;
mov.u32 %r32, 0;
mov.b64 %fd49, {%r32, %r31};
mul.f64 %fd93, %fd48, %fd49;

BB91_5:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r9, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r10, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r11}, %fd80;
}
shl.b32 %r33, %r9, 20;
add.s32 %r34, %r11, %r33;
mov.b64 %fd94, {%r10, %r34};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r35}, %fd8;
}
mov.b32 %f4, %r35;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB91_8;

setp.lt.f64	%p6, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB91_8;

shr.u32 %r36, %r9, 31;
add.s32 %r37, %r9, %r36;
shr.s32 %r38, %r37, 1;
shl.b32 %r39, %r38, 20;
add.s32 %r40, %r39, %r11;
mov.b64 %fd82, {%r10, %r40};
sub.s32 %r41, %r9, %r38;
shl.b32 %r42, %r41, 20;
add.s32 %r43, %r42, 1072693248;
mov.u32 %r44, 0;
mov.b64 %fd83, {%r44, %r43};
mul.f64 %fd94, %fd82, %fd83;

BB91_8:
ld.param.u32 %r52, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r51, %ntid.x;
ld.param.u32 %r50, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r49, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
setp.lt.f64	%p8, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p8;
mul.lo.s32 %r45, %r54, %r49;
mul.wide.u32 %rd9, %r45, 8;
add.s64 %rd10, %rd3, %rd9;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p8;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd10];
mul.f64 %fd92, %fd91, %fd90;
mul.lo.s32 %r46, %r54, %r50;
mul.wide.u32 %rd11, %r46, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd92;
mov.u32 %r48, %nctaid.x;
mad.lo.s32 %r54, %r48, %r51, %r54;
setp.lt.u32	%p9, %r54, %r52;
@%p9 bra BB91_2;

BB91_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<5>;
.reg .b32 %r<80>;
.reg .f64 %fd<95>;
.reg .b64 %rd<13>;


ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r29, %r30}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r37, %ntid.x;
mov.u32 %r38, %ctaid.x;
mov.u32 %r39, %tid.x;
mad.lo.s32 %r79, %r37, %r38, %r39;
setp.ge.u32	%p1, %r79, %r28;
@%p1 bra BB92_9;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB92_2:
ld.param.u32 %r78, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.lo.s32 %r40, %r79, %r78;
mul.wide.u32 %rd7, %r40, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r13}, %fd45;
}
shl.b32 %r41, %r11, 20;
add.s32 %r42, %r13, %r41;
mov.b64 %fd93, {%r12, %r42};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r43}, %fd14;
}
mov.b32 %f3, %r43;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB92_5;

setp.gt.f64	%p3, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB92_5;

shr.u32 %r44, %r11, 31;
add.s32 %r45, %r11, %r44;
shr.s32 %r46, %r45, 1;
shl.b32 %r47, %r46, 20;
add.s32 %r48, %r47, %r13;
mov.b64 %fd48, {%r12, %r48};
sub.s32 %r49, %r11, %r46;
shl.b32 %r50, %r49, 20;
add.s32 %r51, %r50, 1072693248;
mov.u32 %r52, 0;
mov.b64 %fd49, {%r52, %r51};
mul.f64 %fd93, %fd48, %fd49;

BB92_5:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r16}, %fd80;
}
shl.b32 %r53, %r14, 20;
add.s32 %r54, %r16, %r53;
mov.b64 %fd94, {%r15, %r54};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r55}, %fd8;
}
mov.b32 %f4, %r55;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB92_8;

setp.lt.f64	%p6, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB92_8;

shr.u32 %r56, %r14, 31;
add.s32 %r57, %r14, %r56;
shr.s32 %r58, %r57, 1;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, %r16;
mov.b64 %fd82, {%r15, %r60};
sub.s32 %r61, %r14, %r58;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, 1072693248;
mov.u32 %r64, 0;
mov.b64 %fd83, {%r64, %r63};
mul.f64 %fd94, %fd82, %fd83;

BB92_8:
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r76, %ntid.x;
ld.param.u32 %r75, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.hi.u32 %r74, %r79, %r31;
add.s32 %r65, %r74, %r79;
shr.u32 %r66, %r65, %r32;
mul.lo.s32 %r67, %r66, %r34;
sub.s32 %r68, %r79, %r67;
mul.lo.s32 %r69, %r68, %r30;
mad.lo.s32 %r70, %r29, %r66, %r69;
mul.wide.u32 %rd9, %r70, 8;
add.s64 %rd10, %rd3, %rd9;
setp.lt.f64	%p8, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p8;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p8;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd10];
mul.f64 %fd92, %fd91, %fd90;
mul.lo.s32 %r71, %r79, %r75;
mul.wide.u32 %rd11, %r71, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd92;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r79, %r73, %r76, %r79;
setp.lt.u32	%p9, %r79, %r77;
@%p9 bra BB92_2;

BB92_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot93[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .f32 %f<5>;
.reg .b32 %r<81>;
.reg .f64 %fd<95>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot93;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB93_2;

BB93_1:
mul.wide.s32 %rd14, %r70, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB93_1;

BB93_2:
mov.u32 %r27, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r77, %r27, %r28, %r29;
setp.ge.u32	%p3, %r77, %r25;
@%p3 bra BB93_13;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r30, [%rd1+208];
add.s32 %r6, %r30, -1;
mul.wide.s32 %rd18, %r30, 4;
add.s64 %rd6, %rd1, %rd18;

BB93_4:
mov.u32 %r72, %r77;
mov.u32 %r7, %r72;
mov.u64 %rd28, %rd6;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r71, %r6;
mov.u32 %r75, %r7;
mov.u32 %r76, %r7;
@%p4 bra BB93_6;

BB93_5:
mov.u32 %r9, %r76;
mov.u32 %r8, %r71;
ld.local.u32 %r33, [%rd28+4];
rem.u32 %r34, %r9, %r33;
ld.local.u32 %r35, [%rd28+104];
mad.lo.s32 %r80, %r35, %r34, %r80;
div.u32 %r12, %r9, %r33;
add.s64 %rd28, %rd28, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r71, %r13;
mov.u32 %r75, %r12;
mov.u32 %r76, %r12;
mov.u32 %r79, %r80;
@%p5 bra BB93_5;

BB93_6:
ld.param.u32 %r68, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
mul.lo.s32 %r36, %r7, %r68;
mul.wide.u32 %rd19, %r36, 8;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r37, [%rd26+108];
mad.lo.s32 %r38, %r37, %r75, %r79;
ld.local.u64 %rd21, [%rd26];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r38, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd1, [%rd20];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd45;
}
shl.b32 %r39, %r16, 20;
add.s32 %r40, %r18, %r39;
mov.b64 %fd93, {%r17, %r40};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r41}, %fd14;
}
mov.b32 %f3, %r41;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB93_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB93_9;

shr.u32 %r42, %r16, 31;
add.s32 %r43, %r16, %r42;
shr.s32 %r44, %r43, 1;
shl.b32 %r45, %r44, 20;
add.s32 %r46, %r45, %r18;
mov.b64 %fd48, {%r17, %r46};
sub.s32 %r47, %r16, %r44;
shl.b32 %r48, %r47, 20;
add.s32 %r49, %r48, 1072693248;
mov.u32 %r50, 0;
mov.b64 %fd49, {%r50, %r49};
mul.f64 %fd93, %fd48, %fd49;

BB93_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r21}, %fd80;
}
shl.b32 %r51, %r19, 20;
add.s32 %r52, %r21, %r51;
mov.b64 %fd94, {%r20, %r52};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r53}, %fd8;
}
mov.b32 %f4, %r53;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB93_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB93_12;

shr.u32 %r54, %r19, 31;
add.s32 %r55, %r19, %r54;
shr.s32 %r56, %r55, 1;
shl.b32 %r57, %r56, 20;
add.s32 %r58, %r57, %r21;
mov.b64 %fd82, {%r20, %r58};
sub.s32 %r59, %r19, %r56;
shl.b32 %r60, %r59, 20;
add.s32 %r61, %r60, 1072693248;
mov.u32 %r62, 0;
mov.b64 %fd83, {%r62, %r61};
mul.f64 %fd94, %fd82, %fd83;

BB93_12:
mov.u32 %r69, %ntid.x;
ld.param.u32 %r67, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r66, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd10];
mul.f64 %fd92, %fd91, %fd90;
mul.lo.s32 %r63, %r7, %r67;
mul.wide.u32 %rd24, %r63, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd92;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r77, %r65, %r69, %r7;
setp.lt.u32	%p13, %r77, %r66;
@%p13 bra BB93_4;

BB93_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<5>;
.reg .b32 %r<79>;
.reg .f64 %fd<95>;
.reg .b64 %rd<13>;


ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r30, %r31}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r27, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r36, %ntid.x;
mov.u32 %r37, %ctaid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r78, %r36, %r37, %r38;
setp.ge.u32	%p1, %r78, %r27;
@%p1 bra BB94_9;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB94_2:
mul.hi.u32 %r39, %r78, %r30;
add.s32 %r40, %r39, %r78;
shr.u32 %r41, %r40, %r31;
mul.lo.s32 %r42, %r41, %r33;
sub.s32 %r43, %r78, %r42;
mul.lo.s32 %r44, %r43, %r29;
mad.lo.s32 %r45, %r28, %r41, %r44;
mul.wide.u32 %rd7, %r45, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r10, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r12}, %fd45;
}
shl.b32 %r46, %r10, 20;
add.s32 %r47, %r12, %r46;
mov.b64 %fd93, {%r11, %r47};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r48}, %fd14;
}
mov.b32 %f3, %r48;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB94_5;

setp.gt.f64	%p3, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB94_5;

shr.u32 %r49, %r10, 31;
add.s32 %r50, %r10, %r49;
shr.s32 %r51, %r50, 1;
shl.b32 %r52, %r51, 20;
add.s32 %r53, %r52, %r12;
mov.b64 %fd48, {%r11, %r53};
sub.s32 %r54, %r10, %r51;
shl.b32 %r55, %r54, 20;
add.s32 %r56, %r55, 1072693248;
mov.u32 %r57, 0;
mov.b64 %fd49, {%r57, %r56};
mul.f64 %fd93, %fd48, %fd49;

BB94_5:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r13, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd80;
}
shl.b32 %r58, %r13, 20;
add.s32 %r59, %r15, %r58;
mov.b64 %fd94, {%r14, %r59};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r60}, %fd8;
}
mov.b32 %f4, %r60;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB94_8;

setp.lt.f64	%p6, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB94_8;

shr.u32 %r61, %r13, 31;
add.s32 %r62, %r13, %r61;
shr.s32 %r63, %r62, 1;
shl.b32 %r64, %r63, 20;
add.s32 %r65, %r64, %r15;
mov.b64 %fd82, {%r14, %r65};
sub.s32 %r66, %r13, %r63;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, 1072693248;
mov.u32 %r69, 0;
mov.b64 %fd83, {%r69, %r68};
mul.f64 %fd94, %fd82, %fd83;

BB94_8:
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r76, %ntid.x;
ld.param.u32 %r75, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r74, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
setp.lt.f64	%p8, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p8;
mul.lo.s32 %r70, %r78, %r74;
mul.wide.u32 %rd9, %r70, 8;
add.s64 %rd10, %rd2, %rd9;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p8;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd10];
mul.f64 %fd92, %fd91, %fd90;
mul.lo.s32 %r71, %r78, %r75;
mul.wide.u32 %rd11, %r71, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd92;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r78, %r73, %r76, %r78;
setp.lt.u32	%p9, %r78, %r77;
@%p9 bra BB94_2;

BB94_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<104>;
.reg .f64 %fd<95>;
.reg .b64 %rd<13>;


ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r56, %ntid.x;
mov.u32 %r57, %ctaid.x;
mov.u32 %r58, %tid.x;
mad.lo.s32 %r103, %r56, %r57, %r58;
setp.ge.u32	%p1, %r103, %r39;
@%p1 bra BB95_9;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB95_2:
mul.hi.u32 %r59, %r103, %r42;
add.s32 %r60, %r59, %r103;
shr.u32 %r61, %r60, %r43;
mul.lo.s32 %r62, %r61, %r45;
sub.s32 %r63, %r103, %r62;
mul.lo.s32 %r64, %r63, %r41;
mad.lo.s32 %r65, %r40, %r61, %r64;
mul.wide.u32 %rd7, %r65, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd45;
}
shl.b32 %r66, %r15, 20;
add.s32 %r67, %r17, %r66;
mov.b64 %fd93, {%r16, %r67};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd14;
}
mov.b32 %f3, %r68;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB95_5;

setp.gt.f64	%p3, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB95_5;

shr.u32 %r69, %r15, 31;
add.s32 %r70, %r15, %r69;
shr.s32 %r71, %r70, 1;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, %r17;
mov.b64 %fd48, {%r16, %r73};
sub.s32 %r74, %r15, %r71;
shl.b32 %r75, %r74, 20;
add.s32 %r76, %r75, 1072693248;
mov.u32 %r77, 0;
mov.b64 %fd49, {%r77, %r76};
mul.f64 %fd93, %fd48, %fd49;

BB95_5:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r18, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd80;
}
shl.b32 %r78, %r18, 20;
add.s32 %r79, %r20, %r78;
mov.b64 %fd94, {%r19, %r79};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r80}, %fd8;
}
mov.b32 %f4, %r80;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB95_8;

setp.lt.f64	%p6, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB95_8;

shr.u32 %r81, %r18, 31;
add.s32 %r82, %r18, %r81;
shr.s32 %r83, %r82, 1;
shl.b32 %r84, %r83, 20;
add.s32 %r85, %r84, %r20;
mov.b64 %fd82, {%r19, %r85};
sub.s32 %r86, %r18, %r83;
shl.b32 %r87, %r86, 20;
add.s32 %r88, %r87, 1072693248;
mov.u32 %r89, 0;
mov.b64 %fd83, {%r89, %r88};
mul.f64 %fd94, %fd82, %fd83;

BB95_8:
ld.param.u32 %r102, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r101, %ntid.x;
ld.param.u32 %r100, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.hi.u32 %r99, %r103, %r50;
add.s32 %r90, %r99, %r103;
shr.u32 %r91, %r90, %r51;
mul.lo.s32 %r92, %r91, %r53;
sub.s32 %r93, %r103, %r92;
mul.lo.s32 %r94, %r93, %r49;
mad.lo.s32 %r95, %r48, %r91, %r94;
mul.wide.u32 %rd9, %r95, 8;
add.s64 %rd10, %rd3, %rd9;
setp.lt.f64	%p8, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p8;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p8;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd10];
mul.f64 %fd92, %fd91, %fd90;
mul.lo.s32 %r96, %r103, %r100;
mul.wide.u32 %rd11, %r96, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd92;
mov.u32 %r98, %nctaid.x;
mad.lo.s32 %r103, %r98, %r101, %r103;
setp.lt.u32	%p9, %r103, %r102;
@%p9 bra BB95_2;

BB95_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot96[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<105>;
.reg .f64 %fd<95>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot96;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r94, 0;
mov.pred %p1, 0;
@%p1 bra BB96_2;

BB96_1:
mul.wide.s32 %rd14, %r94, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r94, %r94, 1;
setp.lt.u32	%p2, %r94, 27;
@%p2 bra BB96_1;

BB96_2:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r101, %r47, %r48, %r49;
setp.ge.u32	%p3, %r101, %r37;
@%p3 bra BB96_13;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r50, [%rd1+208];
add.s32 %r10, %r50, -1;
mul.wide.s32 %rd18, %r50, 4;
add.s64 %rd6, %rd1, %rd18;

BB96_4:
mov.u32 %r96, %r101;
mov.u32 %r11, %r96;
mov.u64 %rd28, %rd6;
mul.hi.u32 %r12, %r11, %r41;
mov.u32 %r103, 0;
mov.u32 %r104, %r103;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r95, %r10;
mov.u32 %r99, %r11;
mov.u32 %r100, %r11;
@%p4 bra BB96_6;

BB96_5:
mov.u32 %r14, %r100;
mov.u32 %r13, %r95;
ld.local.u32 %r53, [%rd28+4];
rem.u32 %r54, %r14, %r53;
ld.local.u32 %r55, [%rd28+104];
mad.lo.s32 %r104, %r55, %r54, %r104;
div.u32 %r17, %r14, %r53;
add.s64 %rd28, %rd28, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r95, %r18;
mov.u32 %r99, %r17;
mov.u32 %r100, %r17;
mov.u32 %r103, %r104;
@%p5 bra BB96_5;

BB96_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
add.s32 %r56, %r12, %r11;
shr.u32 %r57, %r56, %r42;
mul.lo.s32 %r58, %r57, %r44;
sub.s32 %r59, %r11, %r58;
mul.lo.s32 %r60, %r59, %r40;
mad.lo.s32 %r61, %r39, %r57, %r60;
mul.wide.u32 %rd19, %r61, 8;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r62, [%rd26+108];
mad.lo.s32 %r63, %r62, %r99, %r103;
ld.local.u64 %rd21, [%rd26];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r63, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd1, [%rd20];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd45;
}
shl.b32 %r64, %r21, 20;
add.s32 %r65, %r23, %r64;
mov.b64 %fd93, {%r22, %r65};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd14;
}
mov.b32 %f3, %r66;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB96_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB96_9;

shr.u32 %r67, %r21, 31;
add.s32 %r68, %r21, %r67;
shr.s32 %r69, %r68, 1;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, %r23;
mov.b64 %fd48, {%r22, %r71};
sub.s32 %r72, %r21, %r69;
shl.b32 %r73, %r72, 20;
add.s32 %r74, %r73, 1072693248;
mov.u32 %r75, 0;
mov.b64 %fd49, {%r75, %r74};
mul.f64 %fd93, %fd48, %fd49;

BB96_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r25, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r26}, %fd80;
}
shl.b32 %r76, %r24, 20;
add.s32 %r77, %r26, %r76;
mov.b64 %fd94, {%r25, %r77};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd8;
}
mov.b32 %f4, %r78;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB96_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB96_12;

shr.u32 %r79, %r24, 31;
add.s32 %r80, %r24, %r79;
shr.s32 %r81, %r80, 1;
shl.b32 %r82, %r81, 20;
add.s32 %r83, %r82, %r26;
mov.b64 %fd82, {%r25, %r83};
sub.s32 %r84, %r24, %r81;
shl.b32 %r85, %r84, 20;
add.s32 %r86, %r85, 1072693248;
mov.u32 %r87, 0;
mov.b64 %fd83, {%r87, %r86};
mul.f64 %fd94, %fd82, %fd83;

BB96_12:
mov.u32 %r93, %ntid.x;
ld.param.u32 %r92, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r91, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd10];
mul.f64 %fd92, %fd91, %fd90;
mul.lo.s32 %r88, %r11, %r92;
mul.wide.u32 %rd24, %r88, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd92;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r101, %r90, %r93, %r11;
setp.lt.u32	%p13, %r101, %r91;
@%p13 bra BB96_4;

BB96_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot97[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .f32 %f<5>;
.reg .b32 %r<81>;
.reg .f64 %fd<95>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot97;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB97_2;

BB97_1:
mul.wide.s32 %rd13, %r70, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB97_1;

BB97_2:
mov.u32 %r27, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r77, %r27, %r28, %r29;
setp.ge.u32	%p3, %r77, %r25;
@%p3 bra BB97_13;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r30, [%rd1+208];
add.s32 %r6, %r30, -1;
mul.wide.s32 %rd17, %r30, 4;
add.s64 %rd6, %rd1, %rd17;

BB97_4:
mov.u32 %r72, %r77;
mov.u32 %r7, %r72;
mov.u64 %rd28, %rd6;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r71, %r6;
mov.u32 %r75, %r7;
mov.u32 %r76, %r7;
@%p4 bra BB97_6;

BB97_5:
mov.u32 %r9, %r76;
mov.u32 %r8, %r71;
ld.local.u32 %r33, [%rd28+4];
rem.u32 %r34, %r9, %r33;
ld.local.u32 %r35, [%rd28+104];
mad.lo.s32 %r80, %r35, %r34, %r80;
div.u32 %r12, %r9, %r33;
add.s64 %rd28, %rd28, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r71, %r13;
mov.u32 %r75, %r12;
mov.u32 %r76, %r12;
mov.u32 %r79, %r80;
@%p5 bra BB97_5;

BB97_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r36, [%rd26+108];
mad.lo.s32 %r37, %r36, %r75, %r79;
ld.local.u64 %rd18, [%rd26];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r37, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd45;
}
shl.b32 %r38, %r16, 20;
add.s32 %r39, %r18, %r38;
mov.b64 %fd93, {%r17, %r39};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r40}, %fd14;
}
mov.b32 %f3, %r40;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB97_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB97_9;

shr.u32 %r41, %r16, 31;
add.s32 %r42, %r16, %r41;
shr.s32 %r43, %r42, 1;
shl.b32 %r44, %r43, 20;
add.s32 %r45, %r44, %r18;
mov.b64 %fd48, {%r17, %r45};
sub.s32 %r46, %r16, %r43;
shl.b32 %r47, %r46, 20;
add.s32 %r48, %r47, 1072693248;
mov.u32 %r49, 0;
mov.b64 %fd49, {%r49, %r48};
mul.f64 %fd93, %fd48, %fd49;

BB97_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r21}, %fd80;
}
shl.b32 %r50, %r19, 20;
add.s32 %r51, %r21, %r50;
mov.b64 %fd94, {%r20, %r51};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r52}, %fd8;
}
mov.b32 %f4, %r52;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB97_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB97_12;

shr.u32 %r53, %r19, 31;
add.s32 %r54, %r19, %r53;
shr.s32 %r55, %r54, 1;
shl.b32 %r56, %r55, 20;
add.s32 %r57, %r56, %r21;
mov.b64 %fd82, {%r20, %r57};
sub.s32 %r58, %r19, %r55;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, 1072693248;
mov.u32 %r61, 0;
mov.b64 %fd83, {%r61, %r60};
mul.f64 %fd94, %fd82, %fd83;

BB97_12:
mov.u32 %r69, %ntid.x;
ld.param.u32 %r68, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r67, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u32 %r66, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
mul.lo.s32 %r62, %r7, %r67;
mul.wide.u32 %rd22, %r62, 8;
add.s64 %rd23, %rd5, %rd22;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd23];
mul.f64 %fd92, %fd91, %fd90;
mul.lo.s32 %r63, %r7, %r68;
mul.wide.u32 %rd24, %r63, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd92;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r77, %r65, %r69, %r7;
setp.lt.u32	%p13, %r77, %r66;
@%p13 bra BB97_4;

BB97_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot98[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<106>;
.reg .f64 %fd<95>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot98;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB98_2;

BB98_1:
mul.wide.s32 %rd13, %r95, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB98_1;

BB98_2:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r102, %r47, %r48, %r49;
setp.ge.u32	%p3, %r102, %r37;
@%p3 bra BB98_13;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r50, [%rd1+208];
add.s32 %r10, %r50, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r50, 4;
add.s64 %rd6, %rd1, %rd17;

BB98_4:
mov.u32 %r97, %r102;
mov.u32 %r11, %r97;
mov.u64 %rd28, %rd6;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r96, %r10;
mov.u32 %r100, %r11;
mov.u32 %r101, %r11;
@%p4 bra BB98_6;

BB98_5:
mov.u32 %r13, %r101;
mov.u32 %r12, %r96;
ld.local.u32 %r53, [%rd28+4];
rem.u32 %r54, %r13, %r53;
ld.local.u32 %r55, [%rd28+104];
mad.lo.s32 %r105, %r55, %r54, %r105;
div.u32 %r16, %r13, %r53;
add.s64 %rd28, %rd28, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r96, %r17;
mov.u32 %r100, %r16;
mov.u32 %r101, %r16;
mov.u32 %r104, %r105;
@%p5 bra BB98_5;

BB98_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r56, [%rd26+108];
mad.lo.s32 %r57, %r56, %r100, %r104;
ld.local.u64 %rd18, [%rd26];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r57, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd45;
}
shl.b32 %r58, %r21, 20;
add.s32 %r59, %r23, %r58;
mov.b64 %fd93, {%r22, %r59};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r60}, %fd14;
}
mov.b32 %f3, %r60;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB98_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB98_9;

shr.u32 %r61, %r21, 31;
add.s32 %r62, %r21, %r61;
shr.s32 %r63, %r62, 1;
shl.b32 %r64, %r63, 20;
add.s32 %r65, %r64, %r23;
mov.b64 %fd48, {%r22, %r65};
sub.s32 %r66, %r21, %r63;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, 1072693248;
mov.u32 %r69, 0;
mov.b64 %fd49, {%r69, %r68};
mul.f64 %fd93, %fd48, %fd49;

BB98_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r25, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r26}, %fd80;
}
shl.b32 %r70, %r24, 20;
add.s32 %r71, %r26, %r70;
mov.b64 %fd94, {%r25, %r71};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r72}, %fd8;
}
mov.b32 %f4, %r72;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB98_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB98_12;

shr.u32 %r73, %r24, 31;
add.s32 %r74, %r24, %r73;
shr.s32 %r75, %r74, 1;
shl.b32 %r76, %r75, 20;
add.s32 %r77, %r76, %r26;
mov.b64 %fd82, {%r25, %r77};
sub.s32 %r78, %r24, %r75;
shl.b32 %r79, %r78, 20;
add.s32 %r80, %r79, 1072693248;
mov.u32 %r81, 0;
mov.b64 %fd83, {%r81, %r80};
mul.f64 %fd94, %fd82, %fd83;

BB98_12:
mov.u32 %r94, %ntid.x;
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.hi.u32 %r92, %r11, %r41;
ld.param.u32 %r91, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r82, %r92, %r11;
shr.u32 %r83, %r82, %r42;
mul.lo.s32 %r84, %r83, %r44;
sub.s32 %r85, %r11, %r84;
mul.lo.s32 %r86, %r85, %r40;
mad.lo.s32 %r87, %r39, %r83, %r86;
mul.wide.u32 %rd22, %r87, 8;
add.s64 %rd23, %rd5, %rd22;
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd23];
mul.f64 %fd92, %fd91, %fd90;
mul.lo.s32 %r88, %r11, %r93;
mul.wide.u32 %rd24, %r88, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd92;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r102, %r90, %r94, %r11;
setp.lt.u32	%p13, %r102, %r91;
@%p13 bra BB98_4;

BB98_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot99[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<107>;
.reg .f64 %fd<95>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot99;
cvta.local.u64 %SP, %rd43;
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r35, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r85, 0;
mov.pred %p1, 0;
@%p1 bra BB99_2;

BB99_1:
mul.wide.s32 %rd21, %r85, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p2, %r85, 27;
@%p2 bra BB99_1;

BB99_2:
mov.u32 %r86, 0;
@%p1 bra BB99_4;

BB99_3:
mul.wide.s32 %rd25, %r86, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p4, %r86, 27;
@%p4 bra BB99_3;

BB99_4:
mov.u32 %r38, %ntid.x;
mov.u32 %r39, %ctaid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r99, %r38, %r39, %r40;
setp.ge.u32	%p5, %r99, %r35;
@%p5 bra BB99_18;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r41, [%rd2+208];
add.s32 %r7, %r41, -1;
mul.wide.s32 %rd29, %r41, 4;
add.s64 %rd9, %rd2, %rd29;

BB99_6:
mov.u32 %r89, %r99;
mov.u32 %r8, %r89;
mov.u64 %rd41, %rd9;
mov.u32 %r43, 0;
mov.u32 %r106, %r43;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r87, %r7;
mov.u32 %r97, %r8;
mov.u32 %r98, %r8;
mov.u32 %r105, %r43;
@%p6 bra BB99_8;

BB99_7:
mov.u32 %r10, %r98;
mov.u32 %r9, %r87;
ld.local.u32 %r44, [%rd41+4];
rem.u32 %r45, %r10, %r44;
ld.local.u32 %r46, [%rd41+104];
mad.lo.s32 %r106, %r46, %r45, %r106;
div.u32 %r13, %r10, %r44;
add.s64 %rd41, %rd41, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r87, %r14;
mov.u32 %r97, %r13;
mov.u32 %r98, %r13;
mov.u32 %r100, %r106;
mov.u32 %r105, %r100;
@%p7 bra BB99_7;

BB99_8:
mov.u32 %r16, %r105;
add.u64 %rd40, %SP, 216;
cvta.to.local.u64 %rd39, %rd40;
ld.local.u32 %r48, [%rd39+108];
mad.lo.s32 %r49, %r48, %r97, %r16;
ld.local.u64 %rd30, [%rd39];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r49, 8;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r88, %r17, -1;
setp.lt.s32	%p8, %r88, 1;
mov.u32 %r95, %r8;
mov.u32 %r103, %r43;
@%p8 bra BB99_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd42, %rd3, %rd33;
mov.u32 %r104, 0;
mov.u32 %r96, %r8;

BB99_10:
ld.local.u32 %r51, [%rd42+4];
rem.u32 %r52, %r96, %r51;
ld.local.u32 %r53, [%rd42+104];
mad.lo.s32 %r104, %r53, %r52, %r104;
div.u32 %r96, %r96, %r51;
add.s64 %rd42, %rd42, -4;
add.s32 %r88, %r88, -1;
setp.gt.s32	%p9, %r88, 0;
mov.u32 %r95, %r96;
mov.u32 %r103, %r104;
@%p9 bra BB99_10;

BB99_11:
ld.local.u32 %r54, [%rd3+108];
mad.lo.s32 %r55, %r54, %r95, %r103;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r55, 8;
add.s64 %rd17, %rd35, %rd36;
ld.global.f64 %fd1, [%rd13];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd45;
}
shl.b32 %r56, %r27, 20;
add.s32 %r57, %r29, %r56;
mov.b64 %fd93, {%r28, %r57};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd14;
}
mov.b32 %f3, %r58;
abs.f32 %f1, %f3;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB99_14;

setp.gt.f64	%p11, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB99_14;

shr.u32 %r59, %r27, 31;
add.s32 %r60, %r27, %r59;
shr.s32 %r61, %r60, 1;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, %r29;
mov.b64 %fd48, {%r28, %r63};
sub.s32 %r64, %r27, %r61;
shl.b32 %r65, %r64, 20;
add.s32 %r66, %r65, 1072693248;
mov.u32 %r67, 0;
mov.b64 %fd49, {%r67, %r66};
mul.f64 %fd93, %fd48, %fd49;

BB99_14:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r30, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r31, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r32}, %fd80;
}
shl.b32 %r68, %r30, 20;
add.s32 %r69, %r32, %r68;
mov.b64 %fd94, {%r31, %r69};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd8;
}
mov.b32 %f4, %r70;
abs.f32 %f2, %f4;
setp.lt.f32	%p13, %f2, 0f4086232B;
@%p13 bra BB99_17;

setp.lt.f64	%p14, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p14;
setp.geu.f32	%p15, %f2, 0f40874800;
@%p15 bra BB99_17;

shr.u32 %r71, %r30, 31;
add.s32 %r72, %r30, %r71;
shr.s32 %r73, %r72, 1;
shl.b32 %r74, %r73, 20;
add.s32 %r75, %r74, %r32;
mov.b64 %fd82, {%r31, %r75};
sub.s32 %r76, %r30, %r73;
shl.b32 %r77, %r76, 20;
add.s32 %r78, %r77, 1072693248;
mov.u32 %r79, 0;
mov.b64 %fd83, {%r79, %r78};
mul.f64 %fd94, %fd82, %fd83;

BB99_17:
ld.param.u32 %r84, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r83, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
setp.lt.f64	%p16, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p16;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p16;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd17];
mul.f64 %fd92, %fd91, %fd90;
mul.lo.s32 %r80, %r8, %r84;
mul.wide.u32 %rd37, %r80, 8;
add.s64 %rd38, %rd8, %rd37;
st.global.f64 [%rd38], %fd92;
mov.u32 %r82, %nctaid.x;
mad.lo.s32 %r99, %r82, %r38, %r8;
setp.lt.u32	%p17, %r99, %r83;
@%p17 bra BB99_6;

BB99_18:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<5>;
.reg .b32 %r<80>;
.reg .f64 %fd<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r29, %r30}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r37, %ntid.x;
mov.u32 %r38, %ctaid.x;
mov.u32 %r39, %tid.x;
mad.lo.s32 %r79, %r37, %r38, %r39;
setp.ge.u32	%p1, %r79, %r28;
@%p1 bra BB100_9;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB100_2:
ld.param.u32 %r78, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.lo.s32 %r40, %r79, %r78;
mul.wide.u32 %rd7, %r40, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r13}, %fd45;
}
shl.b32 %r41, %r11, 20;
add.s32 %r42, %r13, %r41;
mov.b64 %fd93, {%r12, %r42};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r43}, %fd14;
}
mov.b32 %f3, %r43;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB100_5;

setp.gt.f64	%p3, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB100_5;

shr.u32 %r44, %r11, 31;
add.s32 %r45, %r11, %r44;
shr.s32 %r46, %r45, 1;
shl.b32 %r47, %r46, 20;
add.s32 %r48, %r47, %r13;
mov.b64 %fd48, {%r12, %r48};
sub.s32 %r49, %r11, %r46;
shl.b32 %r50, %r49, 20;
add.s32 %r51, %r50, 1072693248;
mov.u32 %r52, 0;
mov.b64 %fd49, {%r52, %r51};
mul.f64 %fd93, %fd48, %fd49;

BB100_5:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r16}, %fd80;
}
shl.b32 %r53, %r14, 20;
add.s32 %r54, %r16, %r53;
mov.b64 %fd94, {%r15, %r54};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r55}, %fd8;
}
mov.b32 %f4, %r55;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB100_8;

setp.lt.f64	%p6, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB100_8;

shr.u32 %r56, %r14, 31;
add.s32 %r57, %r14, %r56;
shr.s32 %r58, %r57, 1;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, %r16;
mov.b64 %fd82, {%r15, %r60};
sub.s32 %r61, %r14, %r58;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, 1072693248;
mov.u32 %r64, 0;
mov.b64 %fd83, {%r64, %r63};
mul.f64 %fd94, %fd82, %fd83;

BB100_8:
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r76, %ntid.x;
ld.param.u32 %r75, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.hi.u32 %r74, %r79, %r31;
add.s32 %r65, %r74, %r79;
shr.u32 %r66, %r65, %r32;
mul.lo.s32 %r67, %r66, %r34;
sub.s32 %r68, %r79, %r67;
mul.lo.s32 %r69, %r68, %r30;
mad.lo.s32 %r70, %r29, %r66, %r69;
mul.wide.u32 %rd9, %r70, 8;
add.s64 %rd10, %rd3, %rd9;
setp.lt.f64	%p8, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p8;
mul.lo.s32 %r71, %r79, %r75;
mul.wide.u32 %rd11, %r71, 8;
add.s64 %rd12, %rd2, %rd11;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p8;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd12];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd10], %fd92;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r79, %r73, %r76, %r79;
setp.lt.u32	%p9, %r79, %r77;
@%p9 bra BB100_2;

BB100_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<105>;
.reg .f64 %fd<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r40, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r57, %ntid.x;
mov.u32 %r58, %ctaid.x;
mov.u32 %r59, %tid.x;
mad.lo.s32 %r104, %r57, %r58, %r59;
setp.ge.u32	%p1, %r104, %r40;
@%p1 bra BB101_9;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB101_2:
ld.param.u32 %r103, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.lo.s32 %r60, %r104, %r103;
mul.wide.u32 %rd7, %r60, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd45;
}
shl.b32 %r61, %r16, 20;
add.s32 %r62, %r18, %r61;
mov.b64 %fd93, {%r17, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd14;
}
mov.b32 %f3, %r63;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB101_5;

setp.gt.f64	%p3, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB101_5;

shr.u32 %r64, %r16, 31;
add.s32 %r65, %r16, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r18;
mov.b64 %fd48, {%r17, %r68};
sub.s32 %r69, %r16, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd49, {%r72, %r71};
mul.f64 %fd93, %fd48, %fd49;

BB101_5:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r21}, %fd80;
}
shl.b32 %r73, %r19, 20;
add.s32 %r74, %r21, %r73;
mov.b64 %fd94, {%r20, %r74};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r75}, %fd8;
}
mov.b32 %f4, %r75;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB101_8;

setp.lt.f64	%p6, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB101_8;

shr.u32 %r76, %r19, 31;
add.s32 %r77, %r19, %r76;
shr.s32 %r78, %r77, 1;
shl.b32 %r79, %r78, 20;
add.s32 %r80, %r79, %r21;
mov.b64 %fd82, {%r20, %r80};
sub.s32 %r81, %r19, %r78;
shl.b32 %r82, %r81, 20;
add.s32 %r83, %r82, 1072693248;
mov.u32 %r84, 0;
mov.b64 %fd83, {%r84, %r83};
mul.f64 %fd94, %fd82, %fd83;

BB101_8:
ld.param.u32 %r102, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r101, %ntid.x;
mul.hi.u32 %r100, %r104, %r51;
mul.hi.u32 %r99, %r104, %r43;
add.s32 %r85, %r99, %r104;
shr.u32 %r86, %r85, %r44;
mul.lo.s32 %r87, %r86, %r46;
sub.s32 %r88, %r104, %r87;
mul.lo.s32 %r89, %r88, %r42;
mad.lo.s32 %r90, %r41, %r86, %r89;
mul.wide.u32 %rd9, %r90, 8;
add.s64 %rd10, %rd2, %rd9;
add.s32 %r91, %r100, %r104;
shr.u32 %r92, %r91, %r52;
mul.lo.s32 %r93, %r92, %r54;
sub.s32 %r94, %r104, %r93;
mul.lo.s32 %r95, %r94, %r50;
mad.lo.s32 %r96, %r49, %r92, %r95;
mul.wide.u32 %rd11, %r96, 8;
add.s64 %rd12, %rd3, %rd11;
setp.lt.f64	%p8, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p8;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p8;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd12];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd10], %fd92;
mov.u32 %r98, %nctaid.x;
mad.lo.s32 %r104, %r98, %r101, %r104;
setp.lt.u32	%p9, %r104, %r102;
@%p9 bra BB101_2;

BB101_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot102[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<105>;
.reg .f64 %fd<95>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot102;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r94, 0;
mov.pred %p1, 0;
@%p1 bra BB102_2;

BB102_1:
mul.wide.s32 %rd15, %r94, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r94, %r94, 1;
setp.lt.u32	%p2, %r94, 27;
@%p2 bra BB102_1;

BB102_2:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r101, %r47, %r48, %r49;
setp.ge.u32	%p3, %r101, %r37;
@%p3 bra BB102_13;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r50, [%rd1+208];
add.s32 %r10, %r50, -1;
mul.wide.s32 %rd19, %r50, 4;
add.s64 %rd6, %rd1, %rd19;

BB102_4:
mov.u32 %r96, %r101;
mov.u32 %r11, %r96;
mov.u64 %rd28, %rd6;
mul.hi.u32 %r12, %r11, %r41;
mov.u32 %r103, 0;
mov.u32 %r104, %r103;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r95, %r10;
mov.u32 %r99, %r11;
mov.u32 %r100, %r11;
@%p4 bra BB102_6;

BB102_5:
mov.u32 %r14, %r100;
mov.u32 %r13, %r95;
ld.local.u32 %r53, [%rd28+4];
rem.u32 %r54, %r14, %r53;
ld.local.u32 %r55, [%rd28+104];
mad.lo.s32 %r104, %r55, %r54, %r104;
div.u32 %r17, %r14, %r53;
add.s64 %rd28, %rd28, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r95, %r18;
mov.u32 %r99, %r17;
mov.u32 %r100, %r17;
mov.u32 %r103, %r104;
@%p5 bra BB102_5;

BB102_6:
ld.param.u32 %r92, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
add.s32 %r56, %r12, %r11;
shr.u32 %r57, %r56, %r42;
mul.lo.s32 %r58, %r57, %r44;
sub.s32 %r59, %r11, %r58;
mul.lo.s32 %r60, %r59, %r40;
mad.lo.s32 %r61, %r39, %r57, %r60;
mul.wide.u32 %rd20, %r61, 8;
add.s64 %rd10, %rd5, %rd20;
mul.lo.s32 %r62, %r11, %r92;
mul.wide.u32 %rd21, %r62, 8;
add.s64 %rd22, %rd4, %rd21;
ld.local.u32 %r63, [%rd26+108];
mad.lo.s32 %r64, %r63, %r99, %r103;
ld.local.u64 %rd23, [%rd26];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r64, 8;
add.s64 %rd11, %rd24, %rd25;
ld.global.f64 %fd1, [%rd22];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd45;
}
shl.b32 %r65, %r21, 20;
add.s32 %r66, %r23, %r65;
mov.b64 %fd93, {%r22, %r66};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r67}, %fd14;
}
mov.b32 %f3, %r67;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB102_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB102_9;

shr.u32 %r68, %r21, 31;
add.s32 %r69, %r21, %r68;
shr.s32 %r70, %r69, 1;
shl.b32 %r71, %r70, 20;
add.s32 %r72, %r71, %r23;
mov.b64 %fd48, {%r22, %r72};
sub.s32 %r73, %r21, %r70;
shl.b32 %r74, %r73, 20;
add.s32 %r75, %r74, 1072693248;
mov.u32 %r76, 0;
mov.b64 %fd49, {%r76, %r75};
mul.f64 %fd93, %fd48, %fd49;

BB102_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r25, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r26}, %fd80;
}
shl.b32 %r77, %r24, 20;
add.s32 %r78, %r26, %r77;
mov.b64 %fd94, {%r25, %r78};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r79}, %fd8;
}
mov.b32 %f4, %r79;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB102_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB102_12;

shr.u32 %r80, %r24, 31;
add.s32 %r81, %r24, %r80;
shr.s32 %r82, %r81, 1;
shl.b32 %r83, %r82, 20;
add.s32 %r84, %r83, %r26;
mov.b64 %fd82, {%r25, %r84};
sub.s32 %r85, %r24, %r82;
shl.b32 %r86, %r85, 20;
add.s32 %r87, %r86, 1072693248;
mov.u32 %r88, 0;
mov.b64 %fd83, {%r88, %r87};
mul.f64 %fd94, %fd82, %fd83;

BB102_12:
mov.u32 %r93, %ntid.x;
ld.param.u32 %r91, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd11];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd10], %fd92;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r101, %r90, %r93, %r11;
setp.lt.u32	%p13, %r101, %r91;
@%p13 bra BB102_4;

BB102_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<104>;
.reg .f64 %fd<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r56, %ntid.x;
mov.u32 %r57, %ctaid.x;
mov.u32 %r58, %tid.x;
mad.lo.s32 %r103, %r56, %r57, %r58;
setp.ge.u32	%p1, %r103, %r39;
@%p1 bra BB103_9;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB103_2:
mul.hi.u32 %r59, %r103, %r50;
add.s32 %r60, %r59, %r103;
shr.u32 %r61, %r60, %r51;
mul.lo.s32 %r62, %r61, %r53;
sub.s32 %r63, %r103, %r62;
mul.lo.s32 %r64, %r63, %r49;
mad.lo.s32 %r65, %r48, %r61, %r64;
mul.wide.u32 %rd7, %r65, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd45;
}
shl.b32 %r66, %r15, 20;
add.s32 %r67, %r17, %r66;
mov.b64 %fd93, {%r16, %r67};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd14;
}
mov.b32 %f3, %r68;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB103_5;

setp.gt.f64	%p3, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB103_5;

shr.u32 %r69, %r15, 31;
add.s32 %r70, %r15, %r69;
shr.s32 %r71, %r70, 1;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, %r17;
mov.b64 %fd48, {%r16, %r73};
sub.s32 %r74, %r15, %r71;
shl.b32 %r75, %r74, 20;
add.s32 %r76, %r75, 1072693248;
mov.u32 %r77, 0;
mov.b64 %fd49, {%r77, %r76};
mul.f64 %fd93, %fd48, %fd49;

BB103_5:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r18, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd80;
}
shl.b32 %r78, %r18, 20;
add.s32 %r79, %r20, %r78;
mov.b64 %fd94, {%r19, %r79};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r80}, %fd8;
}
mov.b32 %f4, %r80;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB103_8;

setp.lt.f64	%p6, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB103_8;

shr.u32 %r81, %r18, 31;
add.s32 %r82, %r18, %r81;
shr.s32 %r83, %r82, 1;
shl.b32 %r84, %r83, 20;
add.s32 %r85, %r84, %r20;
mov.b64 %fd82, {%r19, %r85};
sub.s32 %r86, %r18, %r83;
shl.b32 %r87, %r86, 20;
add.s32 %r88, %r87, 1072693248;
mov.u32 %r89, 0;
mov.b64 %fd83, {%r89, %r88};
mul.f64 %fd94, %fd82, %fd83;

BB103_8:
ld.param.u32 %r102, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r101, %ntid.x;
ld.param.u32 %r100, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.hi.u32 %r99, %r103, %r42;
add.s32 %r90, %r99, %r103;
shr.u32 %r91, %r90, %r43;
mul.lo.s32 %r92, %r91, %r45;
sub.s32 %r93, %r103, %r92;
mul.lo.s32 %r94, %r93, %r41;
mad.lo.s32 %r95, %r40, %r91, %r94;
mul.wide.u32 %rd9, %r95, 8;
add.s64 %rd10, %rd2, %rd9;
setp.lt.f64	%p8, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p8;
mul.lo.s32 %r96, %r103, %r100;
mul.wide.u32 %rd11, %r96, 8;
add.s64 %rd12, %rd1, %rd11;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p8;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd12];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd10], %fd92;
mov.u32 %r98, %nctaid.x;
mad.lo.s32 %r103, %r98, %r101, %r103;
setp.lt.u32	%p9, %r103, %r102;
@%p9 bra BB103_2;

BB103_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .f32 %f<5>;
.reg .b32 %r<129>;
.reg .f64 %fd<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r70, %r71}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r72, %r73}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r51, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r76, %ntid.x;
mov.u32 %r77, %ctaid.x;
mov.u32 %r78, %tid.x;
mad.lo.s32 %r128, %r76, %r77, %r78;
setp.ge.u32	%p1, %r128, %r51;
@%p1 bra BB104_9;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB104_2:
mul.hi.u32 %r79, %r128, %r62;
add.s32 %r80, %r79, %r128;
shr.u32 %r81, %r80, %r63;
mul.lo.s32 %r82, %r81, %r65;
sub.s32 %r83, %r128, %r82;
mul.lo.s32 %r84, %r83, %r61;
mad.lo.s32 %r85, %r60, %r81, %r84;
mul.wide.u32 %rd7, %r85, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd45;
}
shl.b32 %r86, %r20, 20;
add.s32 %r87, %r22, %r86;
mov.b64 %fd93, {%r21, %r87};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd14;
}
mov.b32 %f3, %r88;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB104_5;

setp.gt.f64	%p3, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB104_5;

shr.u32 %r89, %r20, 31;
add.s32 %r90, %r20, %r89;
shr.s32 %r91, %r90, 1;
shl.b32 %r92, %r91, 20;
add.s32 %r93, %r92, %r22;
mov.b64 %fd48, {%r21, %r93};
sub.s32 %r94, %r20, %r91;
shl.b32 %r95, %r94, 20;
add.s32 %r96, %r95, 1072693248;
mov.u32 %r97, 0;
mov.b64 %fd49, {%r97, %r96};
mul.f64 %fd93, %fd48, %fd49;

BB104_5:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r23, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r25}, %fd80;
}
shl.b32 %r98, %r23, 20;
add.s32 %r99, %r25, %r98;
mov.b64 %fd94, {%r24, %r99};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r100}, %fd8;
}
mov.b32 %f4, %r100;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB104_8;

setp.lt.f64	%p6, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB104_8;

shr.u32 %r101, %r23, 31;
add.s32 %r102, %r23, %r101;
shr.s32 %r103, %r102, 1;
shl.b32 %r104, %r103, 20;
add.s32 %r105, %r104, %r25;
mov.b64 %fd82, {%r24, %r105};
sub.s32 %r106, %r23, %r103;
shl.b32 %r107, %r106, 20;
add.s32 %r108, %r107, 1072693248;
mov.u32 %r109, 0;
mov.b64 %fd83, {%r109, %r108};
mul.f64 %fd94, %fd82, %fd83;

BB104_8:
ld.param.u32 %r127, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r126, %ntid.x;
mul.hi.u32 %r125, %r128, %r70;
mul.hi.u32 %r124, %r128, %r54;
add.s32 %r110, %r124, %r128;
shr.u32 %r111, %r110, %r55;
mul.lo.s32 %r112, %r111, %r57;
sub.s32 %r113, %r128, %r112;
mul.lo.s32 %r114, %r113, %r53;
mad.lo.s32 %r115, %r52, %r111, %r114;
mul.wide.u32 %rd9, %r115, 8;
add.s64 %rd10, %rd1, %rd9;
add.s32 %r116, %r125, %r128;
shr.u32 %r117, %r116, %r71;
mul.lo.s32 %r118, %r117, %r73;
sub.s32 %r119, %r128, %r118;
mul.lo.s32 %r120, %r119, %r69;
mad.lo.s32 %r121, %r68, %r117, %r120;
mul.wide.u32 %rd11, %r121, 8;
add.s64 %rd12, %rd3, %rd11;
setp.lt.f64	%p8, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p8;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p8;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd12];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd10], %fd92;
mov.u32 %r123, %nctaid.x;
mad.lo.s32 %r128, %r123, %r126, %r128;
setp.lt.u32	%p9, %r128, %r127;
@%p9 bra BB104_2;

BB104_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot105[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<5>;
.reg .b32 %r<129>;
.reg .f64 %fd<95>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot105;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r51, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r118, 0;
mov.pred %p1, 0;
@%p1 bra BB105_2;

BB105_1:
mul.wide.s32 %rd15, %r118, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r118, %r118, 1;
setp.lt.u32	%p2, %r118, 27;
@%p2 bra BB105_1;

BB105_2:
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r125, %r69, %r70, %r71;
setp.ge.u32	%p3, %r125, %r51;
@%p3 bra BB105_13;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r72, [%rd1+208];
add.s32 %r14, %r72, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd6, %rd19;
mul.wide.s32 %rd20, %r72, 4;
add.s64 %rd7, %rd1, %rd20;

BB105_4:
mov.u32 %r120, %r125;
mov.u32 %r16, %r120;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r55;
mul.hi.u32 %r18, %r16, %r63;
mov.u32 %r127, 0;
mov.u32 %r128, %r127;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r119, %r14;
mov.u32 %r123, %r16;
mov.u32 %r124, %r16;
@%p4 bra BB105_6;

BB105_5:
mov.u32 %r20, %r124;
mov.u32 %r19, %r119;
ld.local.u32 %r75, [%rd26+4];
rem.u32 %r76, %r20, %r75;
ld.local.u32 %r77, [%rd26+104];
mad.lo.s32 %r128, %r77, %r76, %r128;
div.u32 %r23, %r20, %r75;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r119, %r24;
mov.u32 %r123, %r23;
mov.u32 %r124, %r23;
mov.u32 %r127, %r128;
@%p5 bra BB105_5;

BB105_6:
add.s32 %r78, %r17, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd21, %r83, 8;
add.s64 %rd11, %rd4, %rd21;
add.s32 %r84, %r18, %r16;
shr.u32 %r85, %r84, %r64;
mul.lo.s32 %r86, %r85, %r66;
sub.s32 %r87, %r16, %r86;
mul.lo.s32 %r88, %r87, %r62;
mad.lo.s32 %r89, %r61, %r85, %r88;
mul.wide.u32 %rd22, %r89, 8;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r27, %r15, %r123, %r127;
ld.global.f64 %fd1, [%rd23];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r29, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r30}, %fd45;
}
shl.b32 %r90, %r28, 20;
add.s32 %r91, %r30, %r90;
mov.b64 %fd93, {%r29, %r91};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd14;
}
mov.b32 %f3, %r92;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB105_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB105_9;

shr.u32 %r93, %r28, 31;
add.s32 %r94, %r28, %r93;
shr.s32 %r95, %r94, 1;
shl.b32 %r96, %r95, 20;
add.s32 %r97, %r96, %r30;
mov.b64 %fd48, {%r29, %r97};
sub.s32 %r98, %r28, %r95;
shl.b32 %r99, %r98, 20;
add.s32 %r100, %r99, 1072693248;
mov.u32 %r101, 0;
mov.b64 %fd49, {%r101, %r100};
mul.f64 %fd93, %fd48, %fd49;

BB105_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r31, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r32, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r33}, %fd80;
}
shl.b32 %r102, %r31, 20;
add.s32 %r103, %r33, %r102;
mov.b64 %fd94, {%r32, %r103};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r104}, %fd8;
}
mov.b32 %f4, %r104;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB105_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB105_12;

shr.u32 %r105, %r31, 31;
add.s32 %r106, %r31, %r105;
shr.s32 %r107, %r106, 1;
shl.b32 %r108, %r107, 20;
add.s32 %r109, %r108, %r33;
mov.b64 %fd82, {%r32, %r109};
sub.s32 %r110, %r31, %r107;
shl.b32 %r111, %r110, 20;
add.s32 %r112, %r111, 1072693248;
mov.u32 %r113, 0;
mov.b64 %fd83, {%r113, %r112};
mul.f64 %fd94, %fd82, %fd83;

BB105_12:
mov.u32 %r117, %ntid.x;
ld.param.u32 %r116, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd24, %r27, 8;
add.s64 %rd25, %rd6, %rd24;
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd25];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd11], %fd92;
mov.u32 %r115, %nctaid.x;
mad.lo.s32 %r125, %r115, %r117, %r16;
setp.lt.u32	%p13, %r125, %r116;
@%p13 bra BB105_4;

BB105_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot106[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<106>;
.reg .f64 %fd<95>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot106;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB106_2;

BB106_1:
mul.wide.s32 %rd13, %r95, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB106_1;

BB106_2:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r102, %r47, %r48, %r49;
setp.ge.u32	%p3, %r102, %r37;
@%p3 bra BB106_13;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r50, [%rd1+208];
add.s32 %r10, %r50, -1;
mul.wide.s32 %rd17, %r50, 4;
add.s64 %rd6, %rd1, %rd17;

BB106_4:
mov.u32 %r97, %r102;
mov.u32 %r11, %r97;
mov.u64 %rd28, %rd6;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r96, %r10;
mov.u32 %r100, %r11;
mov.u32 %r101, %r11;
@%p4 bra BB106_6;

BB106_5:
mov.u32 %r14, %r101;
mov.u32 %r13, %r96;
ld.local.u32 %r53, [%rd28+4];
rem.u32 %r54, %r14, %r53;
ld.local.u32 %r55, [%rd28+104];
mad.lo.s32 %r105, %r55, %r54, %r105;
div.u32 %r17, %r14, %r53;
add.s64 %rd28, %rd28, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r96, %r18;
mov.u32 %r100, %r17;
mov.u32 %r101, %r17;
mov.u32 %r104, %r105;
@%p5 bra BB106_5;

BB106_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r56, [%rd26+108];
mad.lo.s32 %r57, %r56, %r100, %r104;
ld.local.u64 %rd18, [%rd26];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r57, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd45;
}
shl.b32 %r58, %r21, 20;
add.s32 %r59, %r23, %r58;
mov.b64 %fd93, {%r22, %r59};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r60}, %fd14;
}
mov.b32 %f3, %r60;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB106_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB106_9;

shr.u32 %r61, %r21, 31;
add.s32 %r62, %r21, %r61;
shr.s32 %r63, %r62, 1;
shl.b32 %r64, %r63, 20;
add.s32 %r65, %r64, %r23;
mov.b64 %fd48, {%r22, %r65};
sub.s32 %r66, %r21, %r63;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, 1072693248;
mov.u32 %r69, 0;
mov.b64 %fd49, {%r69, %r68};
mul.f64 %fd93, %fd48, %fd49;

BB106_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r25, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r26}, %fd80;
}
shl.b32 %r70, %r24, 20;
add.s32 %r71, %r26, %r70;
mov.b64 %fd94, {%r25, %r71};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r72}, %fd8;
}
mov.b32 %f4, %r72;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB106_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB106_12;

shr.u32 %r73, %r24, 31;
add.s32 %r74, %r24, %r73;
shr.s32 %r75, %r74, 1;
shl.b32 %r76, %r75, 20;
add.s32 %r77, %r76, %r26;
mov.b64 %fd82, {%r25, %r77};
sub.s32 %r78, %r24, %r75;
shl.b32 %r79, %r78, 20;
add.s32 %r80, %r79, 1072693248;
mov.u32 %r81, 0;
mov.b64 %fd83, {%r81, %r80};
mul.f64 %fd94, %fd82, %fd83;

BB106_12:
mov.u32 %r94, %ntid.x;
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.hi.u32 %r92, %r11, %r41;
ld.param.u32 %r91, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r82, %r92, %r11;
shr.u32 %r83, %r82, %r42;
mul.lo.s32 %r84, %r83, %r44;
sub.s32 %r85, %r11, %r84;
mul.lo.s32 %r86, %r85, %r40;
mad.lo.s32 %r87, %r39, %r83, %r86;
mul.wide.u32 %rd22, %r87, 8;
add.s64 %rd23, %rd5, %rd22;
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
mul.lo.s32 %r88, %r11, %r93;
mul.wide.u32 %rd24, %r88, 8;
add.s64 %rd25, %rd4, %rd24;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd25];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd23], %fd92;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r102, %r90, %r94, %r11;
setp.lt.u32	%p13, %r102, %r91;
@%p13 bra BB106_4;

BB106_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot107[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<5>;
.reg .b32 %r<131>;
.reg .f64 %fd<95>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot107;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r50, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r120, 0;
mov.pred %p1, 0;
@%p1 bra BB107_2;

BB107_1:
mul.wide.s32 %rd14, %r120, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r120, %r120, 1;
setp.lt.u32	%p2, %r120, 27;
@%p2 bra BB107_1;

BB107_2:
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r127, %r68, %r69, %r70;
setp.ge.u32	%p3, %r127, %r50;
@%p3 bra BB107_13;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r71, [%rd1+208];
add.s32 %r14, %r71, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r71, 4;
add.s64 %rd7, %rd1, %rd19;

BB107_4:
mov.u32 %r122, %r127;
mov.u32 %r16, %r122;
mov.u64 %rd26, %rd7;
mov.u32 %r129, 0;
mov.u32 %r130, %r129;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r121, %r14;
mov.u32 %r125, %r16;
mov.u32 %r126, %r16;
@%p4 bra BB107_6;

BB107_5:
mov.u32 %r19, %r126;
mov.u32 %r18, %r121;
ld.local.u32 %r74, [%rd26+4];
rem.u32 %r75, %r19, %r74;
ld.local.u32 %r76, [%rd26+104];
mad.lo.s32 %r130, %r76, %r75, %r130;
div.u32 %r22, %r19, %r74;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r121, %r23;
mov.u32 %r125, %r22;
mov.u32 %r126, %r22;
mov.u32 %r129, %r130;
@%p5 bra BB107_5;

BB107_6:
mad.lo.s32 %r77, %r15, %r125, %r129;
mul.wide.u32 %rd20, %r77, 8;
add.s64 %rd21, %rd5, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd45;
}
shl.b32 %r78, %r27, 20;
add.s32 %r79, %r29, %r78;
mov.b64 %fd93, {%r28, %r79};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r80}, %fd14;
}
mov.b32 %f3, %r80;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB107_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB107_9;

shr.u32 %r81, %r27, 31;
add.s32 %r82, %r27, %r81;
shr.s32 %r83, %r82, 1;
shl.b32 %r84, %r83, 20;
add.s32 %r85, %r84, %r29;
mov.b64 %fd48, {%r28, %r85};
sub.s32 %r86, %r27, %r83;
shl.b32 %r87, %r86, 20;
add.s32 %r88, %r87, 1072693248;
mov.u32 %r89, 0;
mov.b64 %fd49, {%r89, %r88};
mul.f64 %fd93, %fd48, %fd49;

BB107_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r30, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r31, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r32}, %fd80;
}
shl.b32 %r90, %r30, 20;
add.s32 %r91, %r32, %r90;
mov.b64 %fd94, {%r31, %r91};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd8;
}
mov.b32 %f4, %r92;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB107_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB107_12;

shr.u32 %r93, %r30, 31;
add.s32 %r94, %r30, %r93;
shr.s32 %r95, %r94, 1;
shl.b32 %r96, %r95, 20;
add.s32 %r97, %r96, %r32;
mov.b64 %fd82, {%r31, %r97};
sub.s32 %r98, %r30, %r95;
shl.b32 %r99, %r98, 20;
add.s32 %r100, %r99, 1072693248;
mov.u32 %r101, 0;
mov.b64 %fd83, {%r101, %r100};
mul.f64 %fd94, %fd82, %fd83;

BB107_12:
mov.u32 %r119, %ntid.x;
mul.hi.u32 %r118, %r16, %r62;
mul.hi.u32 %r117, %r16, %r54;
ld.param.u32 %r116, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r102, %r117, %r16;
shr.u32 %r103, %r102, %r55;
mul.lo.s32 %r104, %r103, %r57;
sub.s32 %r105, %r16, %r104;
mul.lo.s32 %r106, %r105, %r53;
mad.lo.s32 %r107, %r52, %r103, %r106;
mul.wide.u32 %rd22, %r107, 8;
add.s64 %rd23, %rd4, %rd22;
add.s32 %r108, %r118, %r16;
shr.u32 %r109, %r108, %r63;
mul.lo.s32 %r110, %r109, %r65;
sub.s32 %r111, %r16, %r110;
mul.lo.s32 %r112, %r111, %r61;
mad.lo.s32 %r113, %r60, %r109, %r112;
mul.wide.u32 %rd24, %r113, 8;
add.s64 %rd25, %rd6, %rd24;
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd25];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd23], %fd92;
mov.u32 %r115, %nctaid.x;
mad.lo.s32 %r127, %r115, %r119, %r16;
setp.lt.u32	%p13, %r127, %r116;
@%p13 bra BB107_4;

BB107_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot108[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<5>;
.reg .b32 %r<131>;
.reg .f64 %fd<95>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot108;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r50, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r109, 0;
mov.pred %p1, 0;
@%p1 bra BB108_2;

BB108_1:
mul.wide.s32 %rd23, %r109, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r109, %r109, 1;
setp.lt.u32	%p2, %r109, 27;
@%p2 bra BB108_1;

BB108_2:
mov.u32 %r110, 0;
@%p1 bra BB108_4;

BB108_3:
mul.wide.s32 %rd27, %r110, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r110, %r110, 1;
setp.lt.u32	%p4, %r110, 27;
@%p4 bra BB108_3;

BB108_4:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r123, %r61, %r62, %r63;
setp.ge.u32	%p5, %r123, %r50;
@%p5 bra BB108_17;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r64, [%rd2+208];
add.s32 %r11, %r64, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r65, [%rd3+208];
add.s32 %r13, %r65, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r64, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r65, 4;
add.s64 %rd12, %rd3, %rd34;

BB108_6:
mov.u32 %r113, %r123;
mov.u32 %r15, %r113;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r54;
mov.u32 %r67, 0;
mov.u32 %r130, %r67;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r111, %r11;
mov.u32 %r121, %r15;
mov.u32 %r122, %r15;
mov.u32 %r129, %r67;
@%p6 bra BB108_8;

BB108_7:
mov.u32 %r18, %r122;
mov.u32 %r17, %r111;
ld.local.u32 %r68, [%rd40+4];
rem.u32 %r69, %r18, %r68;
ld.local.u32 %r70, [%rd40+104];
mad.lo.s32 %r130, %r70, %r69, %r130;
div.u32 %r21, %r18, %r68;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r111, %r22;
mov.u32 %r121, %r21;
mov.u32 %r122, %r21;
mov.u32 %r124, %r130;
mov.u32 %r129, %r124;
@%p7 bra BB108_7;

BB108_8:
mov.u32 %r24, %r129;
add.s32 %r73, %r16, %r15;
shr.u32 %r74, %r73, %r55;
mul.lo.s32 %r75, %r74, %r57;
sub.s32 %r76, %r15, %r75;
mul.lo.s32 %r77, %r76, %r53;
mad.lo.s32 %r78, %r52, %r74, %r77;
mul.wide.u32 %rd35, %r78, 8;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r121, %r24;
mov.u32 %r128, %r67;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r112, %r13;
mov.u32 %r120, %r15;
mov.u32 %r119, %r15;
mov.u32 %r127, %r67;
@%p8 bra BB108_10;

BB108_9:
mov.u32 %r26, %r112;
ld.local.u32 %r79, [%rd41+4];
rem.u32 %r80, %r120, %r79;
ld.local.u32 %r81, [%rd41+104];
mad.lo.s32 %r128, %r81, %r80, %r128;
div.u32 %r120, %r120, %r79;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r112, %r31;
mov.u32 %r119, %r120;
mov.u32 %r127, %r128;
@%p9 bra BB108_9;

BB108_10:
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r34, %r14, %r119, %r127;
ld.global.f64 %fd1, [%rd37];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd45;
}
shl.b32 %r82, %r35, 20;
add.s32 %r83, %r37, %r82;
mov.b64 %fd93, {%r36, %r83};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd14;
}
mov.b32 %f3, %r84;
abs.f32 %f1, %f3;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB108_13;

setp.gt.f64	%p11, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB108_13;

shr.u32 %r85, %r35, 31;
add.s32 %r86, %r35, %r85;
shr.s32 %r87, %r86, 1;
shl.b32 %r88, %r87, 20;
add.s32 %r89, %r88, %r37;
mov.b64 %fd48, {%r36, %r89};
sub.s32 %r90, %r35, %r87;
shl.b32 %r91, %r90, 20;
add.s32 %r92, %r91, 1072693248;
mov.u32 %r93, 0;
mov.b64 %fd49, {%r93, %r92};
mul.f64 %fd93, %fd48, %fd49;

BB108_13:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r38, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r39, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r40}, %fd80;
}
shl.b32 %r94, %r38, 20;
add.s32 %r95, %r40, %r94;
mov.b64 %fd94, {%r39, %r95};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd8;
}
mov.b32 %f4, %r96;
abs.f32 %f2, %f4;
setp.lt.f32	%p13, %f2, 0f4086232B;
@%p13 bra BB108_16;

setp.lt.f64	%p14, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p14;
setp.geu.f32	%p15, %f2, 0f40874800;
@%p15 bra BB108_16;

shr.u32 %r97, %r38, 31;
add.s32 %r98, %r38, %r97;
shr.s32 %r99, %r98, 1;
shl.b32 %r100, %r99, 20;
add.s32 %r101, %r100, %r40;
mov.b64 %fd82, {%r39, %r101};
sub.s32 %r102, %r38, %r99;
shl.b32 %r103, %r102, 20;
add.s32 %r104, %r103, 1072693248;
mov.u32 %r105, 0;
mov.b64 %fd83, {%r105, %r104};
mul.f64 %fd94, %fd82, %fd83;

BB108_16:
ld.param.u32 %r108, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd38, %r34, 8;
add.s64 %rd39, %rd10, %rd38;
setp.lt.f64	%p16, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p16;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p16;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd39];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd16], %fd92;
mov.u32 %r107, %nctaid.x;
mad.lo.s32 %r123, %r107, %r61, %r15;
setp.lt.u32	%p17, %r123, %r108;
@%p17 bra BB108_6;

BB108_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot109[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<17>;
.reg .f32 %f<5>;
.reg .b32 %r<81>;
.reg .f64 %fd<95>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot109;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB109_2;

BB109_1:
mul.wide.s32 %rd14, %r70, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB109_1;

BB109_2:
mov.u32 %r27, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r77, %r27, %r28, %r29;
setp.ge.u32	%p3, %r77, %r25;
@%p3 bra BB109_13;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r30, [%rd1+208];
add.s32 %r6, %r30, -1;
mul.wide.s32 %rd18, %r30, 4;
add.s64 %rd6, %rd1, %rd18;

BB109_4:
mov.u32 %r72, %r77;
mov.u32 %r7, %r72;
mov.u64 %rd28, %rd6;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r71, %r6;
mov.u32 %r75, %r7;
mov.u32 %r76, %r7;
@%p4 bra BB109_6;

BB109_5:
mov.u32 %r9, %r76;
mov.u32 %r8, %r71;
ld.local.u32 %r33, [%rd28+4];
rem.u32 %r34, %r9, %r33;
ld.local.u32 %r35, [%rd28+104];
mad.lo.s32 %r80, %r35, %r34, %r80;
div.u32 %r12, %r9, %r33;
add.s64 %rd28, %rd28, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r71, %r13;
mov.u32 %r75, %r12;
mov.u32 %r76, %r12;
mov.u32 %r79, %r80;
@%p5 bra BB109_5;

BB109_6:
ld.param.u32 %r68, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r36, [%rd26+108];
mad.lo.s32 %r37, %r36, %r75, %r79;
ld.local.u64 %rd19, [%rd26];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r37, 8;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r38, %r7, %r68;
mul.wide.u32 %rd22, %r38, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd1, [%rd23];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd45;
}
shl.b32 %r39, %r16, 20;
add.s32 %r40, %r18, %r39;
mov.b64 %fd93, {%r17, %r40};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r41}, %fd14;
}
mov.b32 %f3, %r41;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB109_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB109_9;

shr.u32 %r42, %r16, 31;
add.s32 %r43, %r16, %r42;
shr.s32 %r44, %r43, 1;
shl.b32 %r45, %r44, 20;
add.s32 %r46, %r45, %r18;
mov.b64 %fd48, {%r17, %r46};
sub.s32 %r47, %r16, %r44;
shl.b32 %r48, %r47, 20;
add.s32 %r49, %r48, 1072693248;
mov.u32 %r50, 0;
mov.b64 %fd49, {%r50, %r49};
mul.f64 %fd93, %fd48, %fd49;

BB109_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r21}, %fd80;
}
shl.b32 %r51, %r19, 20;
add.s32 %r52, %r21, %r51;
mov.b64 %fd94, {%r20, %r52};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r53}, %fd8;
}
mov.b32 %f4, %r53;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB109_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB109_12;

shr.u32 %r54, %r19, 31;
add.s32 %r55, %r19, %r54;
shr.s32 %r56, %r55, 1;
shl.b32 %r57, %r56, 20;
add.s32 %r58, %r57, %r21;
mov.b64 %fd82, {%r20, %r58};
sub.s32 %r59, %r19, %r56;
shl.b32 %r60, %r59, 20;
add.s32 %r61, %r60, 1072693248;
mov.u32 %r62, 0;
mov.b64 %fd83, {%r62, %r61};
mul.f64 %fd94, %fd82, %fd83;

BB109_12:
mov.u32 %r69, %ntid.x;
ld.param.u32 %r67, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u32 %r66, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
mul.lo.s32 %r63, %r7, %r67;
mul.wide.u32 %rd24, %r63, 8;
add.s64 %rd25, %rd5, %rd24;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd25];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd10], %fd92;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r77, %r65, %r69, %r7;
setp.lt.u32	%p13, %r77, %r66;
@%p13 bra BB109_4;

BB109_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot110[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<106>;
.reg .f64 %fd<95>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot110;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB110_2;

BB110_1:
mul.wide.s32 %rd14, %r95, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB110_1;

BB110_2:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r102, %r47, %r48, %r49;
setp.ge.u32	%p3, %r102, %r37;
@%p3 bra BB110_13;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r50, [%rd1+208];
add.s32 %r10, %r50, -1;
cvta.to.global.u64 %rd5, %rd12;
mul.wide.s32 %rd18, %r50, 4;
add.s64 %rd6, %rd1, %rd18;

BB110_4:
mov.u32 %r97, %r102;
mov.u32 %r11, %r97;
mov.u64 %rd28, %rd6;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r96, %r10;
mov.u32 %r100, %r11;
mov.u32 %r101, %r11;
@%p4 bra BB110_6;

BB110_5:
mov.u32 %r13, %r101;
mov.u32 %r12, %r96;
ld.local.u32 %r53, [%rd28+4];
rem.u32 %r54, %r13, %r53;
ld.local.u32 %r55, [%rd28+104];
mad.lo.s32 %r105, %r55, %r54, %r105;
div.u32 %r16, %r13, %r53;
add.s64 %rd28, %rd28, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r96, %r17;
mov.u32 %r100, %r16;
mov.u32 %r101, %r16;
mov.u32 %r104, %r105;
@%p5 bra BB110_5;

BB110_6:
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r56, [%rd26+108];
mad.lo.s32 %r57, %r56, %r100, %r104;
ld.local.u64 %rd19, [%rd26];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r57, 8;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r58, %r11, %r93;
mul.wide.u32 %rd22, %r58, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd1, [%rd23];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd45;
}
shl.b32 %r59, %r21, 20;
add.s32 %r60, %r23, %r59;
mov.b64 %fd93, {%r22, %r60};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r61}, %fd14;
}
mov.b32 %f3, %r61;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB110_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB110_9;

shr.u32 %r62, %r21, 31;
add.s32 %r63, %r21, %r62;
shr.s32 %r64, %r63, 1;
shl.b32 %r65, %r64, 20;
add.s32 %r66, %r65, %r23;
mov.b64 %fd48, {%r22, %r66};
sub.s32 %r67, %r21, %r64;
shl.b32 %r68, %r67, 20;
add.s32 %r69, %r68, 1072693248;
mov.u32 %r70, 0;
mov.b64 %fd49, {%r70, %r69};
mul.f64 %fd93, %fd48, %fd49;

BB110_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r25, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r26}, %fd80;
}
shl.b32 %r71, %r24, 20;
add.s32 %r72, %r26, %r71;
mov.b64 %fd94, {%r25, %r72};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd8;
}
mov.b32 %f4, %r73;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB110_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB110_12;

shr.u32 %r74, %r24, 31;
add.s32 %r75, %r24, %r74;
shr.s32 %r76, %r75, 1;
shl.b32 %r77, %r76, 20;
add.s32 %r78, %r77, %r26;
mov.b64 %fd82, {%r25, %r78};
sub.s32 %r79, %r24, %r76;
shl.b32 %r80, %r79, 20;
add.s32 %r81, %r80, 1072693248;
mov.u32 %r82, 0;
mov.b64 %fd83, {%r82, %r81};
mul.f64 %fd94, %fd82, %fd83;

BB110_12:
mov.u32 %r94, %ntid.x;
mul.hi.u32 %r92, %r11, %r41;
ld.param.u32 %r91, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r83, %r92, %r11;
shr.u32 %r84, %r83, %r42;
mul.lo.s32 %r85, %r84, %r44;
sub.s32 %r86, %r11, %r85;
mul.lo.s32 %r87, %r86, %r40;
mad.lo.s32 %r88, %r39, %r84, %r87;
mul.wide.u32 %rd24, %r88, 8;
add.s64 %rd25, %rd5, %rd24;
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd25];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd10], %fd92;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r102, %r90, %r94, %r11;
setp.lt.u32	%p13, %r102, %r91;
@%p13 bra BB110_4;

BB110_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot111[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<107>;
.reg .f64 %fd<95>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot111;
cvta.local.u64 %SP, %rd43;
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r35, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r85, 0;
mov.pred %p1, 0;
@%p1 bra BB111_2;

BB111_1:
mul.wide.s32 %rd21, %r85, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p2, %r85, 27;
@%p2 bra BB111_1;

BB111_2:
mov.u32 %r86, 0;
@%p1 bra BB111_4;

BB111_3:
mul.wide.s32 %rd25, %r86, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p4, %r86, 27;
@%p4 bra BB111_3;

BB111_4:
mov.u32 %r38, %ntid.x;
mov.u32 %r39, %ctaid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r99, %r38, %r39, %r40;
setp.ge.u32	%p5, %r99, %r35;
@%p5 bra BB111_18;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r41, [%rd2+208];
add.s32 %r7, %r41, -1;
mul.wide.s32 %rd29, %r41, 4;
add.s64 %rd9, %rd2, %rd29;

BB111_6:
mov.u32 %r89, %r99;
mov.u32 %r8, %r89;
mov.u64 %rd41, %rd9;
mov.u32 %r43, 0;
mov.u32 %r106, %r43;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r87, %r7;
mov.u32 %r97, %r8;
mov.u32 %r98, %r8;
mov.u32 %r105, %r43;
@%p6 bra BB111_8;

BB111_7:
mov.u32 %r10, %r98;
mov.u32 %r9, %r87;
ld.local.u32 %r44, [%rd41+4];
rem.u32 %r45, %r10, %r44;
ld.local.u32 %r46, [%rd41+104];
mad.lo.s32 %r106, %r46, %r45, %r106;
div.u32 %r13, %r10, %r44;
add.s64 %rd41, %rd41, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r87, %r14;
mov.u32 %r97, %r13;
mov.u32 %r98, %r13;
mov.u32 %r100, %r106;
mov.u32 %r105, %r100;
@%p7 bra BB111_7;

BB111_8:
mov.u32 %r16, %r105;
add.u64 %rd40, %SP, 216;
cvta.to.local.u64 %rd39, %rd40;
ld.local.u32 %r48, [%rd39+108];
mad.lo.s32 %r49, %r48, %r97, %r16;
ld.local.u64 %rd30, [%rd39];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r49, 8;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r88, %r17, -1;
setp.lt.s32	%p8, %r88, 1;
mov.u32 %r95, %r8;
mov.u32 %r103, %r43;
@%p8 bra BB111_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd42, %rd3, %rd33;
mov.u32 %r104, 0;
mov.u32 %r96, %r8;

BB111_10:
ld.local.u32 %r51, [%rd42+4];
rem.u32 %r52, %r96, %r51;
ld.local.u32 %r53, [%rd42+104];
mad.lo.s32 %r104, %r53, %r52, %r104;
div.u32 %r96, %r96, %r51;
add.s64 %rd42, %rd42, -4;
add.s32 %r88, %r88, -1;
setp.gt.s32	%p9, %r88, 0;
mov.u32 %r95, %r96;
mov.u32 %r103, %r104;
@%p9 bra BB111_10;

BB111_11:
ld.param.u32 %r84, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.lo.s32 %r54, %r8, %r84;
mul.wide.u32 %rd34, %r54, 8;
add.s64 %rd35, %rd8, %rd34;
ld.local.u32 %r55, [%rd3+108];
mad.lo.s32 %r56, %r55, %r95, %r103;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r56, 8;
add.s64 %rd17, %rd37, %rd38;
ld.global.f64 %fd1, [%rd35];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd45;
}
shl.b32 %r57, %r27, 20;
add.s32 %r58, %r29, %r57;
mov.b64 %fd93, {%r28, %r58};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r59}, %fd14;
}
mov.b32 %f3, %r59;
abs.f32 %f1, %f3;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB111_14;

setp.gt.f64	%p11, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB111_14;

shr.u32 %r60, %r27, 31;
add.s32 %r61, %r27, %r60;
shr.s32 %r62, %r61, 1;
shl.b32 %r63, %r62, 20;
add.s32 %r64, %r63, %r29;
mov.b64 %fd48, {%r28, %r64};
sub.s32 %r65, %r27, %r62;
shl.b32 %r66, %r65, 20;
add.s32 %r67, %r66, 1072693248;
mov.u32 %r68, 0;
mov.b64 %fd49, {%r68, %r67};
mul.f64 %fd93, %fd48, %fd49;

BB111_14:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r30, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r31, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r32}, %fd80;
}
shl.b32 %r69, %r30, 20;
add.s32 %r70, %r32, %r69;
mov.b64 %fd94, {%r31, %r70};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r71}, %fd8;
}
mov.b32 %f4, %r71;
abs.f32 %f2, %f4;
setp.lt.f32	%p13, %f2, 0f4086232B;
@%p13 bra BB111_17;

setp.lt.f64	%p14, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p14;
setp.geu.f32	%p15, %f2, 0f40874800;
@%p15 bra BB111_17;

shr.u32 %r72, %r30, 31;
add.s32 %r73, %r30, %r72;
shr.s32 %r74, %r73, 1;
shl.b32 %r75, %r74, 20;
add.s32 %r76, %r75, %r32;
mov.b64 %fd82, {%r31, %r76};
sub.s32 %r77, %r30, %r74;
shl.b32 %r78, %r77, 20;
add.s32 %r79, %r78, 1072693248;
mov.u32 %r80, 0;
mov.b64 %fd83, {%r80, %r79};
mul.f64 %fd94, %fd82, %fd83;

BB111_17:
ld.param.u32 %r83, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
setp.lt.f64	%p16, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p16;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p16;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd17];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd13], %fd92;
mov.u32 %r82, %nctaid.x;
mad.lo.s32 %r99, %r82, %r38, %r8;
setp.lt.u32	%p17, %r99, %r83;
@%p17 bra BB111_6;

BB111_18:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot112[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<105>;
.reg .f64 %fd<95>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot112;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r94, 0;
mov.pred %p1, 0;
@%p1 bra BB112_2;

BB112_1:
mul.wide.s32 %rd14, %r94, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r94, %r94, 1;
setp.lt.u32	%p2, %r94, 27;
@%p2 bra BB112_1;

BB112_2:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r101, %r46, %r47, %r48;
setp.ge.u32	%p3, %r101, %r36;
@%p3 bra BB112_13;

cvta.to.global.u64 %rd4, %rd12;
ld.local.u32 %r49, [%rd1+208];
add.s32 %r10, %r49, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd18, %r49, 4;
add.s64 %rd6, %rd1, %rd18;

BB112_4:
mov.u32 %r96, %r101;
mov.u32 %r11, %r96;
mov.u64 %rd28, %rd6;
mov.u32 %r103, 0;
mov.u32 %r104, %r103;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r95, %r10;
mov.u32 %r99, %r11;
mov.u32 %r100, %r11;
@%p4 bra BB112_6;

BB112_5:
mov.u32 %r13, %r100;
mov.u32 %r12, %r95;
ld.local.u32 %r52, [%rd28+4];
rem.u32 %r53, %r13, %r52;
ld.local.u32 %r54, [%rd28+104];
mad.lo.s32 %r104, %r54, %r53, %r104;
div.u32 %r16, %r13, %r52;
add.s64 %rd28, %rd28, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r95, %r17;
mov.u32 %r99, %r16;
mov.u32 %r100, %r16;
mov.u32 %r103, %r104;
@%p5 bra BB112_5;

BB112_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r55, [%rd26+108];
mad.lo.s32 %r56, %r55, %r99, %r103;
ld.local.u64 %rd19, [%rd26];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r56, 8;
add.s64 %rd10, %rd20, %rd21;
mul.hi.u32 %r57, %r11, %r40;
add.s32 %r58, %r57, %r11;
shr.u32 %r59, %r58, %r41;
mul.lo.s32 %r60, %r59, %r43;
sub.s32 %r61, %r11, %r60;
mul.lo.s32 %r62, %r61, %r39;
mad.lo.s32 %r63, %r38, %r59, %r62;
mul.wide.u32 %rd22, %r63, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd1, [%rd23];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd45;
}
shl.b32 %r64, %r20, 20;
add.s32 %r65, %r22, %r64;
mov.b64 %fd93, {%r21, %r65};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd14;
}
mov.b32 %f3, %r66;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB112_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB112_9;

shr.u32 %r67, %r20, 31;
add.s32 %r68, %r20, %r67;
shr.s32 %r69, %r68, 1;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, %r22;
mov.b64 %fd48, {%r21, %r71};
sub.s32 %r72, %r20, %r69;
shl.b32 %r73, %r72, 20;
add.s32 %r74, %r73, 1072693248;
mov.u32 %r75, 0;
mov.b64 %fd49, {%r75, %r74};
mul.f64 %fd93, %fd48, %fd49;

BB112_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r23, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r25}, %fd80;
}
shl.b32 %r76, %r23, 20;
add.s32 %r77, %r25, %r76;
mov.b64 %fd94, {%r24, %r77};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd8;
}
mov.b32 %f4, %r78;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB112_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB112_12;

shr.u32 %r79, %r23, 31;
add.s32 %r80, %r23, %r79;
shr.s32 %r81, %r80, 1;
shl.b32 %r82, %r81, 20;
add.s32 %r83, %r82, %r25;
mov.b64 %fd82, {%r24, %r83};
sub.s32 %r84, %r23, %r81;
shl.b32 %r85, %r84, 20;
add.s32 %r86, %r85, 1072693248;
mov.u32 %r87, 0;
mov.b64 %fd83, {%r87, %r86};
mul.f64 %fd94, %fd82, %fd83;

BB112_12:
mov.u32 %r93, %ntid.x;
ld.param.u32 %r92, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u32 %r91, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
mul.lo.s32 %r88, %r11, %r92;
mul.wide.u32 %rd24, %r88, 8;
add.s64 %rd25, %rd4, %rd24;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd25];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd10], %fd92;
mov.u32 %r90, %nctaid.x;
mad.lo.s32 %r101, %r90, %r93, %r11;
setp.lt.u32	%p13, %r101, %r91;
@%p13 bra BB112_4;

BB112_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot113[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<5>;
.reg .b32 %r<130>;
.reg .f64 %fd<95>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot113;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r50, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r119, 0;
mov.pred %p1, 0;
@%p1 bra BB113_2;

BB113_1:
mul.wide.s32 %rd14, %r119, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r119, %r119, 1;
setp.lt.u32	%p2, %r119, 27;
@%p2 bra BB113_1;

BB113_2:
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r126, %r68, %r69, %r70;
setp.ge.u32	%p3, %r126, %r50;
@%p3 bra BB113_13;

ld.local.u32 %r71, [%rd1+208];
add.s32 %r14, %r71, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r71, 4;
add.s64 %rd7, %rd1, %rd19;

BB113_4:
mov.u32 %r121, %r126;
mov.u32 %r16, %r121;
mov.u64 %rd26, %rd7;
mov.u32 %r128, 0;
mov.u32 %r129, %r128;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r120, %r14;
mov.u32 %r124, %r16;
mov.u32 %r125, %r16;
@%p4 bra BB113_6;

BB113_5:
mov.u32 %r18, %r125;
mov.u32 %r17, %r120;
ld.local.u32 %r74, [%rd26+4];
rem.u32 %r75, %r18, %r74;
ld.local.u32 %r76, [%rd26+104];
mad.lo.s32 %r129, %r76, %r75, %r129;
div.u32 %r21, %r18, %r74;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r120, %r22;
mov.u32 %r124, %r21;
mov.u32 %r125, %r21;
mov.u32 %r128, %r129;
@%p5 bra BB113_5;

BB113_6:
mad.lo.s32 %r25, %r15, %r124, %r128;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd20, %r83, 8;
add.s64 %rd21, %rd5, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd45;
}
shl.b32 %r84, %r27, 20;
add.s32 %r85, %r29, %r84;
mov.b64 %fd93, {%r28, %r85};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r86}, %fd14;
}
mov.b32 %f3, %r86;
abs.f32 %f1, %f3;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB113_9;

setp.gt.f64	%p7, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB113_9;

shr.u32 %r87, %r27, 31;
add.s32 %r88, %r27, %r87;
shr.s32 %r89, %r88, 1;
shl.b32 %r90, %r89, 20;
add.s32 %r91, %r90, %r29;
mov.b64 %fd48, {%r28, %r91};
sub.s32 %r92, %r27, %r89;
shl.b32 %r93, %r92, 20;
add.s32 %r94, %r93, 1072693248;
mov.u32 %r95, 0;
mov.b64 %fd49, {%r95, %r94};
mul.f64 %fd93, %fd48, %fd49;

BB113_9:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r30, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r31, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r32}, %fd80;
}
shl.b32 %r96, %r30, 20;
add.s32 %r97, %r32, %r96;
mov.b64 %fd94, {%r31, %r97};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd8;
}
mov.b32 %f4, %r98;
abs.f32 %f2, %f4;
setp.lt.f32	%p9, %f2, 0f4086232B;
@%p9 bra BB113_12;

setp.lt.f64	%p10, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p10;
setp.geu.f32	%p11, %f2, 0f40874800;
@%p11 bra BB113_12;

shr.u32 %r99, %r30, 31;
add.s32 %r100, %r30, %r99;
shr.s32 %r101, %r100, 1;
shl.b32 %r102, %r101, 20;
add.s32 %r103, %r102, %r32;
mov.b64 %fd82, {%r31, %r103};
sub.s32 %r104, %r30, %r101;
shl.b32 %r105, %r104, 20;
add.s32 %r106, %r105, 1072693248;
mov.u32 %r107, 0;
mov.b64 %fd83, {%r107, %r106};
mul.f64 %fd94, %fd82, %fd83;

BB113_12:
mov.u32 %r118, %ntid.x;
mul.hi.u32 %r117, %r16, %r62;
ld.param.u32 %r116, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd22, %r25, 8;
add.s64 %rd23, %rd4, %rd22;
add.s32 %r108, %r117, %r16;
shr.u32 %r109, %r108, %r63;
mul.lo.s32 %r110, %r109, %r65;
sub.s32 %r111, %r16, %r110;
mul.lo.s32 %r112, %r111, %r61;
mad.lo.s32 %r113, %r60, %r109, %r112;
mul.wide.u32 %rd24, %r113, 8;
add.s64 %rd25, %rd6, %rd24;
setp.lt.f64	%p12, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p12;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p12;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd25];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd23], %fd92;
mov.u32 %r115, %nctaid.x;
mad.lo.s32 %r126, %r115, %r118, %r16;
setp.lt.u32	%p13, %r126, %r116;
@%p13 bra BB113_4;

BB113_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot114[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<5>;
.reg .b32 %r<131>;
.reg .f64 %fd<95>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot114;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r50, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r109, 0;
mov.pred %p1, 0;
@%p1 bra BB114_2;

BB114_1:
mul.wide.s32 %rd23, %r109, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r109, %r109, 1;
setp.lt.u32	%p2, %r109, 27;
@%p2 bra BB114_1;

BB114_2:
mov.u32 %r110, 0;
@%p1 bra BB114_4;

BB114_3:
mul.wide.s32 %rd27, %r110, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r110, %r110, 1;
setp.lt.u32	%p4, %r110, 27;
@%p4 bra BB114_3;

BB114_4:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r123, %r61, %r62, %r63;
setp.ge.u32	%p5, %r123, %r50;
@%p5 bra BB114_17;

ld.local.u32 %r64, [%rd2+208];
add.s32 %r11, %r64, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r65, [%rd3+208];
add.s32 %r13, %r65, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r64, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r65, 4;
add.s64 %rd12, %rd3, %rd34;

BB114_6:
mov.u32 %r113, %r123;
mov.u32 %r15, %r113;
mov.u64 %rd40, %rd11;
mov.u32 %r67, 0;
mov.u32 %r130, %r67;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r111, %r11;
mov.u32 %r121, %r15;
mov.u32 %r122, %r15;
mov.u32 %r129, %r67;
@%p6 bra BB114_8;

BB114_7:
mov.u32 %r17, %r122;
mov.u32 %r16, %r111;
ld.local.u32 %r68, [%rd40+4];
rem.u32 %r69, %r17, %r68;
ld.local.u32 %r70, [%rd40+104];
mad.lo.s32 %r130, %r70, %r69, %r130;
div.u32 %r20, %r17, %r68;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r111, %r21;
mov.u32 %r121, %r20;
mov.u32 %r122, %r20;
mov.u32 %r124, %r130;
mov.u32 %r129, %r124;
@%p7 bra BB114_7;

BB114_8:
mov.u32 %r23, %r129;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r121, %r23;
mul.hi.u32 %r25, %r15, %r54;
mov.u32 %r128, %r67;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r112, %r13;
mov.u32 %r120, %r15;
mov.u32 %r119, %r15;
mov.u32 %r127, %r67;
@%p8 bra BB114_10;

BB114_9:
mov.u32 %r26, %r112;
ld.local.u32 %r73, [%rd41+4];
rem.u32 %r74, %r120, %r73;
ld.local.u32 %r75, [%rd41+104];
mad.lo.s32 %r128, %r75, %r74, %r128;
div.u32 %r120, %r120, %r73;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r112, %r31;
mov.u32 %r119, %r120;
mov.u32 %r127, %r128;
@%p9 bra BB114_9;

BB114_10:
mul.wide.u32 %rd35, %r24, 8;
add.s64 %rd19, %rd8, %rd35;
add.s32 %r76, %r25, %r15;
shr.u32 %r77, %r76, %r55;
mul.lo.s32 %r78, %r77, %r57;
sub.s32 %r79, %r15, %r78;
mul.lo.s32 %r80, %r79, %r53;
mad.lo.s32 %r81, %r52, %r77, %r80;
mul.wide.u32 %rd36, %r81, 8;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r34, %r14, %r119, %r127;
ld.global.f64 %fd1, [%rd37];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd45;
}
shl.b32 %r82, %r35, 20;
add.s32 %r83, %r37, %r82;
mov.b64 %fd93, {%r36, %r83};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd14;
}
mov.b32 %f3, %r84;
abs.f32 %f1, %f3;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB114_13;

setp.gt.f64	%p11, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB114_13;

shr.u32 %r85, %r35, 31;
add.s32 %r86, %r35, %r85;
shr.s32 %r87, %r86, 1;
shl.b32 %r88, %r87, 20;
add.s32 %r89, %r88, %r37;
mov.b64 %fd48, {%r36, %r89};
sub.s32 %r90, %r35, %r87;
shl.b32 %r91, %r90, 20;
add.s32 %r92, %r91, 1072693248;
mov.u32 %r93, 0;
mov.b64 %fd49, {%r93, %r92};
mul.f64 %fd93, %fd48, %fd49;

BB114_13:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r38, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r39, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r40}, %fd80;
}
shl.b32 %r94, %r38, 20;
add.s32 %r95, %r40, %r94;
mov.b64 %fd94, {%r39, %r95};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd8;
}
mov.b32 %f4, %r96;
abs.f32 %f2, %f4;
setp.lt.f32	%p13, %f2, 0f4086232B;
@%p13 bra BB114_16;

setp.lt.f64	%p14, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p14;
setp.geu.f32	%p15, %f2, 0f40874800;
@%p15 bra BB114_16;

shr.u32 %r97, %r38, 31;
add.s32 %r98, %r38, %r97;
shr.s32 %r99, %r98, 1;
shl.b32 %r100, %r99, 20;
add.s32 %r101, %r100, %r40;
mov.b64 %fd82, {%r39, %r101};
sub.s32 %r102, %r38, %r99;
shl.b32 %r103, %r102, 20;
add.s32 %r104, %r103, 1072693248;
mov.u32 %r105, 0;
mov.b64 %fd83, {%r105, %r104};
mul.f64 %fd94, %fd82, %fd83;

BB114_16:
ld.param.u32 %r108, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd38, %r34, 8;
add.s64 %rd39, %rd10, %rd38;
setp.lt.f64	%p16, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p16;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p16;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd39];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd19], %fd92;
mov.u32 %r107, %nctaid.x;
mad.lo.s32 %r123, %r107, %r61, %r15;
setp.lt.u32	%p17, %r123, %r108;
@%p17 bra BB114_6;

BB114_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot115[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<5>;
.reg .b32 %r<107>;
.reg .f64 %fd<95>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot115;
cvta.local.u64 %SP, %rd43;
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r35, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r85, 0;
mov.pred %p1, 0;
@%p1 bra BB115_2;

BB115_1:
mul.wide.s32 %rd20, %r85, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p2, %r85, 27;
@%p2 bra BB115_1;

BB115_2:
mov.u32 %r86, 0;
@%p1 bra BB115_4;

BB115_3:
mul.wide.s32 %rd24, %r86, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p4, %r86, 27;
@%p4 bra BB115_3;

BB115_4:
mov.u32 %r38, %ntid.x;
mov.u32 %r39, %ctaid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r99, %r38, %r39, %r40;
setp.ge.u32	%p5, %r99, %r35;
@%p5 bra BB115_18;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r41, [%rd2+208];
add.s32 %r7, %r41, -1;
mul.wide.s32 %rd28, %r41, 4;
add.s64 %rd9, %rd2, %rd28;

BB115_6:
mov.u32 %r89, %r99;
mov.u32 %r8, %r89;
mov.u64 %rd41, %rd9;
mov.u32 %r43, 0;
mov.u32 %r106, %r43;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r87, %r7;
mov.u32 %r97, %r8;
mov.u32 %r98, %r8;
mov.u32 %r105, %r43;
@%p6 bra BB115_8;

BB115_7:
mov.u32 %r10, %r98;
mov.u32 %r9, %r87;
ld.local.u32 %r44, [%rd41+4];
rem.u32 %r45, %r10, %r44;
ld.local.u32 %r46, [%rd41+104];
mad.lo.s32 %r106, %r46, %r45, %r106;
div.u32 %r13, %r10, %r44;
add.s64 %rd41, %rd41, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r87, %r14;
mov.u32 %r97, %r13;
mov.u32 %r98, %r13;
mov.u32 %r100, %r106;
mov.u32 %r105, %r100;
@%p7 bra BB115_7;

BB115_8:
mov.u32 %r16, %r105;
add.u64 %rd40, %SP, 216;
cvta.to.local.u64 %rd39, %rd40;
ld.local.u32 %r48, [%rd39+108];
mad.lo.s32 %r49, %r48, %r97, %r16;
ld.local.u64 %rd29, [%rd39];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r49, 8;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r88, %r17, -1;
setp.lt.s32	%p8, %r88, 1;
mov.u32 %r95, %r8;
mov.u32 %r103, %r43;
@%p8 bra BB115_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd42, %rd3, %rd32;
mov.u32 %r104, 0;
mov.u32 %r96, %r8;

BB115_10:
ld.local.u32 %r51, [%rd42+4];
rem.u32 %r52, %r96, %r51;
ld.local.u32 %r53, [%rd42+104];
mad.lo.s32 %r104, %r53, %r52, %r104;
div.u32 %r96, %r96, %r51;
add.s64 %rd42, %rd42, -4;
add.s32 %r88, %r88, -1;
setp.gt.s32	%p9, %r88, 0;
mov.u32 %r95, %r96;
mov.u32 %r103, %r104;
@%p9 bra BB115_10;

BB115_11:
ld.local.u32 %r54, [%rd3+108];
mad.lo.s32 %r55, %r54, %r95, %r103;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r55, 8;
add.s64 %rd36, %rd34, %rd35;
ld.global.f64 %fd1, [%rd36];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd45;
}
shl.b32 %r56, %r27, 20;
add.s32 %r57, %r29, %r56;
mov.b64 %fd93, {%r28, %r57};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd14;
}
mov.b32 %f3, %r58;
abs.f32 %f1, %f3;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB115_14;

setp.gt.f64	%p11, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB115_14;

shr.u32 %r59, %r27, 31;
add.s32 %r60, %r27, %r59;
shr.s32 %r61, %r60, 1;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, %r29;
mov.b64 %fd48, {%r28, %r63};
sub.s32 %r64, %r27, %r61;
shl.b32 %r65, %r64, 20;
add.s32 %r66, %r65, 1072693248;
mov.u32 %r67, 0;
mov.b64 %fd49, {%r67, %r66};
mul.f64 %fd93, %fd48, %fd49;

BB115_14:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r30, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r31, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r32}, %fd80;
}
shl.b32 %r68, %r30, 20;
add.s32 %r69, %r32, %r68;
mov.b64 %fd94, {%r31, %r69};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd8;
}
mov.b32 %f4, %r70;
abs.f32 %f2, %f4;
setp.lt.f32	%p13, %f2, 0f4086232B;
@%p13 bra BB115_17;

setp.lt.f64	%p14, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p14;
setp.geu.f32	%p15, %f2, 0f40874800;
@%p15 bra BB115_17;

shr.u32 %r71, %r30, 31;
add.s32 %r72, %r30, %r71;
shr.s32 %r73, %r72, 1;
shl.b32 %r74, %r73, 20;
add.s32 %r75, %r74, %r32;
mov.b64 %fd82, {%r31, %r75};
sub.s32 %r76, %r30, %r73;
shl.b32 %r77, %r76, 20;
add.s32 %r78, %r77, 1072693248;
mov.u32 %r79, 0;
mov.b64 %fd83, {%r79, %r78};
mul.f64 %fd94, %fd82, %fd83;

BB115_17:
ld.param.u32 %r84, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u32 %r83, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
setp.lt.f64	%p16, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p16;
mul.lo.s32 %r80, %r8, %r84;
mul.wide.u32 %rd37, %r80, 8;
add.s64 %rd38, %rd8, %rd37;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p16;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd38];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd13], %fd92;
mov.u32 %r82, %nctaid.x;
mad.lo.s32 %r99, %r82, %r38, %r8;
setp.lt.u32	%p17, %r99, %r83;
@%p17 bra BB115_6;

BB115_18:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot116[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<5>;
.reg .b32 %r<132>;
.reg .f64 %fd<95>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot116;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r49, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r110, 0;
mov.pred %p1, 0;
@%p1 bra BB116_2;

BB116_1:
mul.wide.s32 %rd22, %r110, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r110, %r110, 1;
setp.lt.u32	%p2, %r110, 27;
@%p2 bra BB116_1;

BB116_2:
mov.u32 %r111, 0;
@%p1 bra BB116_4;

BB116_3:
mul.wide.s32 %rd26, %r111, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r111, %r111, 1;
setp.lt.u32	%p4, %r111, 27;
@%p4 bra BB116_3;

BB116_4:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r124, %r60, %r61, %r62;
setp.ge.u32	%p5, %r124, %r49;
@%p5 bra BB116_17;

ld.local.u32 %r63, [%rd2+208];
add.s32 %r11, %r63, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r64, [%rd3+208];
add.s32 %r13, %r64, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r63, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r64, 4;
add.s64 %rd12, %rd3, %rd33;

BB116_6:
mov.u32 %r114, %r124;
mov.u32 %r15, %r114;
mov.u64 %rd40, %rd11;
mov.u32 %r66, 0;
mov.u32 %r131, %r66;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r112, %r11;
mov.u32 %r122, %r15;
mov.u32 %r123, %r15;
mov.u32 %r130, %r66;
@%p6 bra BB116_8;

BB116_7:
mov.u32 %r17, %r123;
mov.u32 %r16, %r112;
ld.local.u32 %r67, [%rd40+4];
rem.u32 %r68, %r17, %r67;
ld.local.u32 %r69, [%rd40+104];
mad.lo.s32 %r131, %r69, %r68, %r131;
div.u32 %r20, %r17, %r67;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r112, %r21;
mov.u32 %r122, %r20;
mov.u32 %r123, %r20;
mov.u32 %r125, %r131;
mov.u32 %r130, %r125;
@%p7 bra BB116_7;

BB116_8:
mov.u32 %r23, %r130;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r122, %r23;
mov.u32 %r129, %r66;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r113, %r13;
mov.u32 %r121, %r15;
mov.u32 %r120, %r15;
mov.u32 %r128, %r66;
@%p8 bra BB116_10;

BB116_9:
mov.u32 %r25, %r113;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r121, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r129, %r74, %r73, %r129;
div.u32 %r121, %r121, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r113, %r30;
mov.u32 %r120, %r121;
mov.u32 %r128, %r129;
@%p9 bra BB116_9;

BB116_10:
mad.lo.s32 %r75, %r14, %r120, %r128;
mul.wide.u32 %rd34, %r75, 8;
add.s64 %rd35, %rd9, %rd34;
ld.global.f64 %fd1, [%rd35];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r34, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r36}, %fd45;
}
shl.b32 %r76, %r34, 20;
add.s32 %r77, %r36, %r76;
mov.b64 %fd93, {%r35, %r77};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd14;
}
mov.b32 %f3, %r78;
abs.f32 %f1, %f3;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB116_13;

setp.gt.f64	%p11, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB116_13;

shr.u32 %r79, %r34, 31;
add.s32 %r80, %r34, %r79;
shr.s32 %r81, %r80, 1;
shl.b32 %r82, %r81, 20;
add.s32 %r83, %r82, %r36;
mov.b64 %fd48, {%r35, %r83};
sub.s32 %r84, %r34, %r81;
shl.b32 %r85, %r84, 20;
add.s32 %r86, %r85, 1072693248;
mov.u32 %r87, 0;
mov.b64 %fd49, {%r87, %r86};
mul.f64 %fd93, %fd48, %fd49;

BB116_13:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r37, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r38, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r39}, %fd80;
}
shl.b32 %r88, %r37, 20;
add.s32 %r89, %r39, %r88;
mov.b64 %fd94, {%r38, %r89};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r90}, %fd8;
}
mov.b32 %f4, %r90;
abs.f32 %f2, %f4;
setp.lt.f32	%p13, %f2, 0f4086232B;
@%p13 bra BB116_16;

setp.lt.f64	%p14, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p14;
setp.geu.f32	%p15, %f2, 0f40874800;
@%p15 bra BB116_16;

shr.u32 %r91, %r37, 31;
add.s32 %r92, %r37, %r91;
shr.s32 %r93, %r92, 1;
shl.b32 %r94, %r93, 20;
add.s32 %r95, %r94, %r39;
mov.b64 %fd82, {%r38, %r95};
sub.s32 %r96, %r37, %r93;
shl.b32 %r97, %r96, 20;
add.s32 %r98, %r97, 1072693248;
mov.u32 %r99, 0;
mov.b64 %fd83, {%r99, %r98};
mul.f64 %fd94, %fd82, %fd83;

BB116_16:
mul.hi.u32 %r109, %r15, %r53;
ld.param.u32 %r108, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd36, %r24, 8;
add.s64 %rd37, %rd8, %rd36;
add.s32 %r100, %r109, %r15;
shr.u32 %r101, %r100, %r54;
mul.lo.s32 %r102, %r101, %r56;
sub.s32 %r103, %r15, %r102;
mul.lo.s32 %r104, %r103, %r52;
mad.lo.s32 %r105, %r51, %r101, %r104;
mul.wide.u32 %rd38, %r105, 8;
add.s64 %rd39, %rd10, %rd38;
setp.lt.f64	%p16, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p16;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p16;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd39];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd37], %fd92;
mov.u32 %r107, %nctaid.x;
mad.lo.s32 %r124, %r107, %r60, %r15;
setp.lt.u32	%p17, %r124, %r108;
@%p17 bra BB116_6;

BB116_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot117[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .f32 %f<5>;
.reg .b32 %r<134>;
.reg .f64 %fd<95>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot117;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r49, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r101, 0;
mov.pred %p1, 0;
@%p1 bra BB117_2;

BB117_1:
mul.wide.s32 %rd31, %r101, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r101, %r101, 1;
setp.lt.u32	%p2, %r101, 27;
@%p2 bra BB117_1;

BB117_2:
mov.u32 %r102, 0;
@%p1 bra BB117_4;

BB117_3:
mul.wide.s32 %rd35, %r102, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r102, %r102, 1;
setp.lt.u32	%p4, %r102, 27;
@%p4 bra BB117_3;

BB117_4:
mov.u32 %r103, 0;
@%p1 bra BB117_6;

BB117_5:
mul.wide.s32 %rd39, %r103, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r103, %r103, 1;
setp.lt.u32	%p6, %r103, 27;
@%p6 bra BB117_5;

BB117_6:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r122, %r53, %r54, %r55;
setp.ge.u32	%p7, %r122, %r49;
@%p7 bra BB117_21;

ld.local.u32 %r56, [%rd3+208];
add.s32 %r8, %r56, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r57, [%rd4+208];
add.s32 %r10, %r57, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r58, [%rd5+208];
add.s32 %r12, %r58, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r56, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r57, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r58, 4;
add.s64 %rd17, %rd5, %rd48;

BB117_8:
mov.u32 %r107, %r122;
mov.u32 %r14, %r107;
mov.u64 %rd54, %rd15;
mov.u32 %r60, 0;
mov.u32 %r133, %r60;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r104, %r8;
mov.u32 %r120, %r14;
mov.u32 %r121, %r14;
mov.u32 %r132, %r60;
@%p8 bra BB117_10;

BB117_9:
mov.u32 %r16, %r121;
mov.u32 %r15, %r104;
ld.local.u32 %r61, [%rd54+4];
rem.u32 %r62, %r16, %r61;
ld.local.u32 %r63, [%rd54+104];
mad.lo.s32 %r133, %r63, %r62, %r133;
div.u32 %r19, %r16, %r61;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r104, %r20;
mov.u32 %r120, %r19;
mov.u32 %r121, %r19;
mov.u32 %r123, %r133;
mov.u32 %r132, %r123;
@%p9 bra BB117_9;

BB117_10:
mov.u32 %r22, %r132;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r120, %r22;
mov.u32 %r131, %r60;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r105, %r10;
mov.u32 %r119, %r14;
mov.u32 %r118, %r14;
mov.u32 %r130, %r60;
@%p10 bra BB117_12;

BB117_11:
mov.u32 %r24, %r105;
ld.local.u32 %r66, [%rd55+4];
rem.u32 %r67, %r119, %r66;
ld.local.u32 %r68, [%rd55+104];
mad.lo.s32 %r131, %r68, %r67, %r131;
div.u32 %r119, %r119, %r66;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r105, %r29;
mov.u32 %r118, %r119;
mov.u32 %r130, %r131;
@%p11 bra BB117_11;

BB117_12:
mul.wide.u32 %rd49, %r23, 8;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r118, %r130;
mov.u32 %r129, %r60;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r106, %r12;
mov.u32 %r117, %r14;
mov.u32 %r116, %r14;
mov.u32 %r128, %r60;
@%p12 bra BB117_14;

BB117_13:
mov.u32 %r33, %r106;
ld.local.u32 %r71, [%rd56+4];
rem.u32 %r72, %r117, %r71;
ld.local.u32 %r73, [%rd56+104];
mad.lo.s32 %r129, %r73, %r72, %r129;
div.u32 %r117, %r117, %r71;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r106, %r38;
mov.u32 %r116, %r117;
mov.u32 %r128, %r129;
@%p13 bra BB117_13;

BB117_14:
mul.wide.u32 %rd50, %r32, 8;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r41, %r13, %r116, %r128;
ld.global.f64 %fd1, [%rd51];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r42, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r43, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r44}, %fd45;
}
shl.b32 %r74, %r42, 20;
add.s32 %r75, %r44, %r74;
mov.b64 %fd93, {%r43, %r75};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r76}, %fd14;
}
mov.b32 %f3, %r76;
abs.f32 %f1, %f3;
setp.lt.f32	%p14, %f1, 0f4086232B;
@%p14 bra BB117_17;

setp.gt.f64	%p15, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p15;
setp.geu.f32	%p16, %f1, 0f40874800;
@%p16 bra BB117_17;

shr.u32 %r77, %r42, 31;
add.s32 %r78, %r42, %r77;
shr.s32 %r79, %r78, 1;
shl.b32 %r80, %r79, 20;
add.s32 %r81, %r80, %r44;
mov.b64 %fd48, {%r43, %r81};
sub.s32 %r82, %r42, %r79;
shl.b32 %r83, %r82, 20;
add.s32 %r84, %r83, 1072693248;
mov.u32 %r85, 0;
mov.b64 %fd49, {%r85, %r84};
mul.f64 %fd93, %fd48, %fd49;

BB117_17:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r45, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r46, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r47}, %fd80;
}
shl.b32 %r86, %r45, 20;
add.s32 %r87, %r47, %r86;
mov.b64 %fd94, {%r46, %r87};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd8;
}
mov.b32 %f4, %r88;
abs.f32 %f2, %f4;
setp.lt.f32	%p17, %f2, 0f4086232B;
@%p17 bra BB117_20;

setp.lt.f64	%p18, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p18;
setp.geu.f32	%p19, %f2, 0f40874800;
@%p19 bra BB117_20;

shr.u32 %r89, %r45, 31;
add.s32 %r90, %r45, %r89;
shr.s32 %r91, %r90, 1;
shl.b32 %r92, %r91, 20;
add.s32 %r93, %r92, %r47;
mov.b64 %fd82, {%r46, %r93};
sub.s32 %r94, %r45, %r91;
shl.b32 %r95, %r94, 20;
add.s32 %r96, %r95, 1072693248;
mov.u32 %r97, 0;
mov.b64 %fd83, {%r97, %r96};
mul.f64 %fd94, %fd82, %fd83;

BB117_20:
ld.param.u32 %r100, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd52, %r41, 8;
add.s64 %rd53, %rd14, %rd52;
setp.lt.f64	%p20, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p20;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p20;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd53];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd24], %fd92;
mov.u32 %r99, %nctaid.x;
mad.lo.s32 %r122, %r99, %r53, %r14;
setp.lt.u32	%p21, %r122, %r100;
@%p21 bra BB117_8;

BB117_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<10>;
.reg .f32 %f<5>;
.reg .b32 %r<37>;
.reg .f64 %fd<95>;
.reg .b64 %rd<34>;


ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd17, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd18, %r9;
add.s64 %rd33, %rd17, %rd18;
setp.ge.u64	%p1, %rd33, %rd16;
@%p1 bra BB118_9;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd14;

BB118_2:
ld.param.u64 %rd32, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.lo.s64 %rd19, %rd33, %rd32;
shl.b64 %rd20, %rd19, 3;
add.s64 %rd21, %rd5, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r1, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd45;
}
shl.b32 %r10, %r1, 20;
add.s32 %r11, %r3, %r10;
mov.b64 %fd93, {%r2, %r11};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r12}, %fd14;
}
mov.b32 %f3, %r12;
abs.f32 %f1, %f3;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB118_5;

setp.gt.f64	%p3, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB118_5;

shr.u32 %r13, %r1, 31;
add.s32 %r14, %r1, %r13;
shr.s32 %r15, %r14, 1;
shl.b32 %r16, %r15, 20;
add.s32 %r17, %r16, %r3;
mov.b64 %fd48, {%r2, %r17};
sub.s32 %r18, %r1, %r15;
shl.b32 %r19, %r18, 20;
add.s32 %r20, %r19, 1072693248;
mov.u32 %r21, 0;
mov.b64 %fd49, {%r21, %r20};
mul.f64 %fd93, %fd48, %fd49;

BB118_5:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r4, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r6}, %fd80;
}
shl.b32 %r22, %r4, 20;
add.s32 %r23, %r6, %r22;
mov.b64 %fd94, {%r5, %r23};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r24}, %fd8;
}
mov.b32 %f4, %r24;
abs.f32 %f2, %f4;
setp.lt.f32	%p5, %f2, 0f4086232B;
@%p5 bra BB118_8;

setp.lt.f64	%p6, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p6;
setp.geu.f32	%p7, %f2, 0f40874800;
@%p7 bra BB118_8;

shr.u32 %r25, %r4, 31;
add.s32 %r26, %r4, %r25;
shr.s32 %r27, %r26, 1;
shl.b32 %r28, %r27, 20;
add.s32 %r29, %r28, %r6;
mov.b64 %fd82, {%r5, %r29};
sub.s32 %r30, %r4, %r27;
shl.b32 %r31, %r30, 20;
add.s32 %r32, %r31, 1072693248;
mov.u32 %r33, 0;
mov.b64 %fd83, {%r33, %r32};
mul.f64 %fd94, %fd82, %fd83;

BB118_8:
ld.param.u64 %rd31, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r36, %ntid.x;
ld.param.u64 %rd30, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd29, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
setp.lt.f64	%p8, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p8;
mul.lo.s64 %rd22, %rd33, %rd29;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd6, %rd23;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p8;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd24];
mul.f64 %fd92, %fd91, %fd90;
mul.lo.s64 %rd25, %rd33, %rd30;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd3, %rd26;
st.global.f64 [%rd27], %fd92;
mov.u32 %r34, %nctaid.x;
mul.wide.u32 %rd28, %r34, %r36;
add.s64 %rd33, %rd28, %rd33;
setp.lt.u64	%p9, %rd33, %rd31;
@%p9 bra BB118_2;

BB118_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot119[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<25>;
.reg .f32 %f<5>;
.reg .b32 %r<76>;
.reg .f64 %fd<95>;
.reg .b64 %rd<165>;


mov.u64 %rd164, __local_depot119;
cvta.local.u64 %SP, %rd164;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB119_2;

BB119_1:
mul.wide.s32 %rd77, %r70, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 52;
@%p2 bra BB119_1;

BB119_2:
mov.u32 %r71, 0;
@%p1 bra BB119_4;

BB119_3:
mul.wide.s32 %rd81, %r71, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 52;
@%p4 bra BB119_3;

BB119_4:
mov.u32 %r72, 0;
@%p1 bra BB119_6;

BB119_5:
mul.wide.s32 %rd85, %r72, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 52;
@%p6 bra BB119_5;

BB119_6:
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %ntid.x;
mul.wide.u32 %rd89, %r26, %r25;
mov.u32 %r27, %tid.x;
cvt.u64.u32	%rd90, %r27;
add.s64 %rd152, %rd89, %rd90;
setp.ge.u64	%p7, %rd152, %rd73;
@%p7 bra BB119_30;

ld.local.u32 %r28, [%rd3+408];
add.s32 %r7, %r28, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd14, %rd91;
ld.local.u32 %r29, [%rd4+408];
add.s32 %r8, %r29, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd92, [%rd4];
cvta.to.global.u64 %rd16, %rd92;
ld.local.u32 %r30, [%rd5+408];
add.s32 %r9, %r30, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd93, [%rd5];
cvta.to.global.u64 %rd18, %rd93;
mul.wide.s32 %rd94, %r28, 8;
add.s64 %rd19, %rd3, %rd94;
mul.wide.s32 %rd95, %r29, 8;
add.s64 %rd20, %rd4, %rd95;
mul.wide.s32 %rd96, %r30, 8;
add.s64 %rd21, %rd5, %rd96;

BB119_8:
mov.u64 %rd131, %rd152;
mov.u64 %rd22, %rd131;
mov.u64 %rd125, %rd19;
mov.u64 %rd98, 0;
mov.u64 %rd163, %rd98;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r73, %r7;
mov.u64 %rd149, %rd22;
mov.u64 %rd150, %rd22;
mov.u64 %rd162, %rd98;
@%p8 bra BB119_13;

BB119_9:
mov.u64 %rd25, %rd150;
mov.u32 %r10, %r73;
ld.local.u64 %rd27, [%rd125];
or.b64 %rd99, %rd25, %rd27;
and.b64 %rd100, %rd99, -4294967296;
setp.eq.s64	%p9, %rd100, 0;
@%p9 bra BB119_11;
bra.uni BB119_10;

BB119_11:
cvt.u32.u64	%r31, %rd27;
cvt.u32.u64	%r32, %rd25;
div.u32 %r33, %r32, %r31;
rem.u32 %r34, %r32, %r31;
cvt.u64.u32	%rd151, %r33;
cvt.u64.u32	%rd126, %r34;
bra.uni BB119_12;

BB119_10:
div.u64 %rd151, %rd25, %rd27;
rem.u64 %rd126, %rd25, %rd27;

BB119_12:
mov.u64 %rd32, %rd151;
ld.local.u64 %rd101, [%rd125+200];
mul.lo.s64 %rd102, %rd101, %rd126;
add.s64 %rd163, %rd102, %rd163;
add.s64 %rd125, %rd125, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r73, %r11;
mov.u64 %rd149, %rd32;
mov.u64 %rd150, %rd32;
mov.u64 %rd153, %rd163;
mov.u64 %rd162, %rd153;
@%p10 bra BB119_9;

BB119_13:
mov.u64 %rd37, %rd162;
mov.u64 %rd127, %rd20;
mul.lo.s64 %rd105, %rd13, %rd149;
add.s64 %rd39, %rd105, %rd37;
mov.u64 %rd161, %rd98;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r74, %r8;
mov.u64 %rd147, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd160, %rd98;
@%p11 bra BB119_18;

BB119_14:
mov.u32 %r12, %r74;
ld.local.u64 %rd43, [%rd127];
or.b64 %rd106, %rd147, %rd43;
and.b64 %rd107, %rd106, -4294967296;
setp.eq.s64	%p12, %rd107, 0;
@%p12 bra BB119_16;
bra.uni BB119_15;

BB119_16:
cvt.u32.u64	%r35, %rd43;
cvt.u32.u64	%r36, %rd147;
div.u32 %r37, %r36, %r35;
rem.u32 %r38, %r36, %r35;
cvt.u64.u32	%rd148, %r37;
cvt.u64.u32	%rd128, %r38;
bra.uni BB119_17;

BB119_15:
div.u64 %rd148, %rd147, %rd43;
rem.u64 %rd128, %rd147, %rd43;

BB119_17:
mov.u64 %rd147, %rd148;
ld.local.u64 %rd108, [%rd127+200];
mul.lo.s64 %rd109, %rd108, %rd128;
add.s64 %rd161, %rd109, %rd161;
add.s64 %rd127, %rd127, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r74, %r13;
mov.u64 %rd146, %rd147;
mov.u64 %rd160, %rd161;
@%p13 bra BB119_14;

BB119_18:
shl.b64 %rd112, %rd39, 3;
add.s64 %rd54, %rd14, %rd112;
mov.u64 %rd129, %rd21;
mul.lo.s64 %rd113, %rd15, %rd146;
add.s64 %rd56, %rd113, %rd160;
mov.u64 %rd159, %rd98;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r75, %r9;
mov.u64 %rd144, %rd22;
mov.u64 %rd143, %rd22;
mov.u64 %rd158, %rd98;
@%p14 bra BB119_23;

BB119_19:
mov.u32 %r14, %r75;
ld.local.u64 %rd60, [%rd129];
or.b64 %rd114, %rd144, %rd60;
and.b64 %rd115, %rd114, -4294967296;
setp.eq.s64	%p15, %rd115, 0;
@%p15 bra BB119_21;
bra.uni BB119_20;

BB119_21:
cvt.u32.u64	%r39, %rd60;
cvt.u32.u64	%r40, %rd144;
div.u32 %r41, %r40, %r39;
rem.u32 %r42, %r40, %r39;
cvt.u64.u32	%rd145, %r41;
cvt.u64.u32	%rd130, %r42;
bra.uni BB119_22;

BB119_20:
div.u64 %rd145, %rd144, %rd60;
rem.u64 %rd130, %rd144, %rd60;

BB119_22:
mov.u64 %rd144, %rd145;
ld.local.u64 %rd116, [%rd129+200];
mul.lo.s64 %rd117, %rd116, %rd130;
add.s64 %rd159, %rd117, %rd159;
add.s64 %rd129, %rd129, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r75, %r15;
mov.u64 %rd143, %rd144;
mov.u64 %rd158, %rd159;
@%p16 bra BB119_19;

BB119_23:
shl.b64 %rd118, %rd56, 3;
add.s64 %rd119, %rd16, %rd118;
mul.lo.s64 %rd120, %rd17, %rd143;
add.s64 %rd71, %rd120, %rd158;
ld.global.f64 %fd1, [%rd119];
neg.f64 %fd2, %fd1;
mov.f64 %fd13, 0d0000000000000000;
max.f64 %fd3, %fd13, %fd2;
neg.f64 %fd14, %fd3;
mov.f64 %fd15, 0d4338000000000000;
mov.f64 %fd16, 0d3FF71547652B82FE;
fma.rn.f64 %fd17, %fd14, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd17;
}
mov.f64 %fd18, 0dC338000000000000;
add.rn.f64 %fd19, %fd17, %fd18;
mov.f64 %fd20, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd21, %fd19, %fd20, %fd14;
mov.f64 %fd22, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd23, %fd19, %fd22, %fd21;
mov.f64 %fd24, 0d3E928AF3FCA213EA;
mov.f64 %fd25, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd26, %fd25, %fd23, %fd24;
mov.f64 %fd27, 0d3EC71DEE62401315;
fma.rn.f64 %fd28, %fd26, %fd23, %fd27;
mov.f64 %fd29, 0d3EFA01997C89EB71;
fma.rn.f64 %fd30, %fd28, %fd23, %fd29;
mov.f64 %fd31, 0d3F2A01A014761F65;
fma.rn.f64 %fd32, %fd30, %fd23, %fd31;
mov.f64 %fd33, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd34, %fd32, %fd23, %fd33;
mov.f64 %fd35, 0d3F81111111122322;
fma.rn.f64 %fd36, %fd34, %fd23, %fd35;
mov.f64 %fd37, 0d3FA55555555502A1;
fma.rn.f64 %fd38, %fd36, %fd23, %fd37;
mov.f64 %fd39, 0d3FC5555555555511;
fma.rn.f64 %fd40, %fd38, %fd23, %fd39;
mov.f64 %fd41, 0d3FE000000000000B;
fma.rn.f64 %fd42, %fd40, %fd23, %fd41;
mov.f64 %fd43, 0d3FF0000000000000;
fma.rn.f64 %fd44, %fd42, %fd23, %fd43;
fma.rn.f64 %fd45, %fd44, %fd23, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd45;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd45;
}
shl.b32 %r43, %r16, 20;
add.s32 %r44, %r18, %r43;
mov.b64 %fd93, {%r17, %r44};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r45}, %fd14;
}
mov.b32 %f3, %r45;
abs.f32 %f1, %f3;
setp.lt.f32	%p17, %f1, 0f4086232B;
@%p17 bra BB119_26;

setp.gt.f64	%p18, %fd3, 0d8000000000000000;
mov.f64 %fd46, 0d7FF0000000000000;
sub.f64 %fd47, %fd46, %fd3;
selp.f64	%fd93, 0d0000000000000000, %fd47, %p18;
setp.geu.f32	%p19, %f1, 0f40874800;
@%p19 bra BB119_26;

shr.u32 %r46, %r16, 31;
add.s32 %r47, %r16, %r46;
shr.s32 %r48, %r47, 1;
shl.b32 %r49, %r48, 20;
add.s32 %r50, %r49, %r18;
mov.b64 %fd48, {%r17, %r50};
sub.s32 %r51, %r16, %r48;
shl.b32 %r52, %r51, 20;
add.s32 %r53, %r52, 1072693248;
mov.u32 %r54, 0;
mov.b64 %fd49, {%r54, %r53};
mul.f64 %fd93, %fd48, %fd49;

BB119_26:
sub.f64 %fd8, %fd2, %fd3;
fma.rn.f64 %fd52, %fd8, %fd16, %fd15;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd52;
}
add.rn.f64 %fd54, %fd52, %fd18;
fma.rn.f64 %fd56, %fd54, %fd20, %fd8;
fma.rn.f64 %fd58, %fd54, %fd22, %fd56;
fma.rn.f64 %fd61, %fd25, %fd58, %fd24;
fma.rn.f64 %fd63, %fd61, %fd58, %fd27;
fma.rn.f64 %fd65, %fd63, %fd58, %fd29;
fma.rn.f64 %fd67, %fd65, %fd58, %fd31;
fma.rn.f64 %fd69, %fd67, %fd58, %fd33;
fma.rn.f64 %fd71, %fd69, %fd58, %fd35;
fma.rn.f64 %fd73, %fd71, %fd58, %fd37;
fma.rn.f64 %fd75, %fd73, %fd58, %fd39;
fma.rn.f64 %fd77, %fd75, %fd58, %fd41;
fma.rn.f64 %fd79, %fd77, %fd58, %fd43;
fma.rn.f64 %fd80, %fd79, %fd58, %fd43;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd80;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r21}, %fd80;
}
shl.b32 %r55, %r19, 20;
add.s32 %r56, %r21, %r55;
mov.b64 %fd94, {%r20, %r56};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r57}, %fd8;
}
mov.b32 %f4, %r57;
abs.f32 %f2, %f4;
setp.lt.f32	%p20, %f2, 0f4086232B;
@%p20 bra BB119_29;

setp.lt.f64	%p21, %fd8, 0d0000000000000000;
add.f64 %fd81, %fd8, 0d7FF0000000000000;
selp.f64	%fd94, 0d0000000000000000, %fd81, %p21;
setp.geu.f32	%p22, %f2, 0f40874800;
@%p22 bra BB119_29;

shr.u32 %r58, %r19, 31;
add.s32 %r59, %r19, %r58;
shr.s32 %r60, %r59, 1;
shl.b32 %r61, %r60, 20;
add.s32 %r62, %r61, %r21;
mov.b64 %fd82, {%r20, %r62};
sub.s32 %r63, %r19, %r60;
shl.b32 %r64, %r63, 20;
add.s32 %r65, %r64, 1072693248;
mov.u32 %r66, 0;
mov.b64 %fd83, {%r66, %r65};
mul.f64 %fd94, %fd82, %fd83;

BB119_29:
mov.u32 %r69, %ntid.x;
ld.param.u64 %rd124, [_Z21kernelPointwiseApply3I34logSigmoid_updateGradInput_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
shl.b64 %rd121, %rd71, 3;
add.s64 %rd122, %rd18, %rd121;
setp.lt.f64	%p23, %fd1, 0d0000000000000000;
selp.f64	%fd84, 0d3FF0000000000000, 0dBFF0000000000000, %p23;
selp.f64	%fd85, 0d3FF0000000000000, 0d8000000000000000, %p23;
add.f64 %fd86, %fd93, %fd94;
add.f64 %fd87, %fd86, 0dBFF0000000000000;
div.rn.f64 %fd88, %fd87, %fd86;
mul.f64 %fd89, %fd84, %fd88;
sub.f64 %fd90, %fd85, %fd89;
ld.global.f64 %fd91, [%rd122];
mul.f64 %fd92, %fd91, %fd90;
st.global.f64 [%rd54], %fd92;
mov.u32 %r67, %nctaid.x;
mul.wide.u32 %rd123, %r67, %r69;
add.s64 %rd152, %rd123, %rd22;
setp.lt.u64	%p24, %rd152, %rd124;
@%p24 bra BB119_8;

BB119_30:
ret;
}


