import "primitives/core.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    c = std_wire(32);
    r = std_reg(32);
  }
  wires {
    group c_to_r {
      r.write_en = 1'd1;
      r.in = c.out;
      c_to_r[done] = r.done;
    }
    c.in = go ? 32'd2;
  }
  control {
    c_to_r;
  }
}
