// Seed: 2980445021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_1 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2
    , id_8,
    input supply0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6
);
  wire id_9;
  always @(posedge 1) begin
    id_4 = id_6;
  end
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8
  );
endmodule
