
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004a  00800100  0000181a  0000188e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000181a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a7  0080014a  00001864  000018d8  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  000018d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000353  00000000  00000000  00001978  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000141f  00000000  00000000  00001ccb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000007e3  00000000  00000000  000030ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000ef8  00000000  00000000  000038cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002a0  00000000  00000000  000047c8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000050e  00000000  00000000  00004a68  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003c3  00000000  00000000  00004f76  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 74 01 	jmp	0x2e8	; 0x2e8 <__ctors_end>
       4:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
       8:	0c 94 de 01 	jmp	0x3bc	; 0x3bc <__vector_2>
       c:	0c 94 81 02 	jmp	0x502	; 0x502 <__vector_3>
      10:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      14:	0c 94 90 07 	jmp	0xf20	; 0xf20 <__vector_5>
      18:	0c 94 bd 06 	jmp	0xd7a	; 0xd7a <__vector_6>
      1c:	0c 94 c9 06 	jmp	0xd92	; 0xd92 <__vector_7>
      20:	0c 94 dc 06 	jmp	0xdb8	; 0xdb8 <__vector_8>
      24:	0c 94 ae 06 	jmp	0xd5c	; 0xd5c <__vector_9>
      28:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      2c:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      30:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      34:	0c 94 56 06 	jmp	0xcac	; 0xcac <__vector_13>
      38:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      3c:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      40:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      44:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      48:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      4c:	0c 94 3d 03 	jmp	0x67a	; 0x67a <__vector_19>
      50:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      54:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>
      58:	0c 94 91 01 	jmp	0x322	; 0x322 <__bad_interrupt>

0000005c <__c.1695>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1667>:
      78:	0a 4d 6f 64 65 3a 20 25 64 00                       .Mode: %d.

00000082 <__c.1643>:
      82:	0a 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00           .Init: Done...

00000090 <__c.1628>:
      90:	0a 5b 64 65 62 75 67 5d 20 50 42 3f 20 52 65 6c     .[debug] PB? Rel
      a0:	65 61 73 65 64 00                                   eased.

000000a6 <__c.1626>:
      a6:	0a 5b 64 65 62 75 67 5d 20 55 70 00                 .[debug] Up.

000000b2 <__c.1624>:
      b2:	0a 5b 64 65 62 75 67 5d 20 49 6e 00                 .[debug] In.

000000be <__c.1622>:
      be:	0a 5b 64 65 62 75 67 5d 20 44 6f 77 6e 20 00        .[debug] Down .

000000cd <__c.1608>:
      cd:	0a 5b 64 65 62 75 67 5d 20 50 45 3f 20 52 65 6c     .[debug] PE? Rel
      dd:	65 61 73 65 64 00                                   eased.

000000e3 <__c.1606>:
      e3:	0a 5b 64 65 62 75 67 5d 20 52 69 67 68 74 00        .[debug] Right.

000000f2 <__c.1604>:
      f2:	0a 5b 64 65 62 75 67 5d 20 4c 65 66 74 00           .[debug] Left.

00000100 <__c.1825>:
     100:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000108 <__c.1823>:
     108:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
     118:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

00000126 <__c.1821>:
     126:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

00000131 <__c.1810>:
     131:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     141:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     151:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     161:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     171:	6c 65 64 00                                         led.

00000175 <__c.1754>:
     175:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     185:	53 45 54 53 3a 20 00                                SETS: .

0000018c <__c.1742>:
     18c:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     19c:	44 43 3a 20 00                                      DC: .

000001a1 <__c.1736>:
     1a1:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     1b1:	44 43 3a 20 00                                      DC: .

000001b6 <__c.1597>:
     1b6:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     1c6:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

000001d1 <__c.1587>:
     1d1:	0a 4d 6f 64 65 20 6e 6f 77 3a 20 25 64 0a 00        .Mode now: %d..

000001e0 <__c.1585>:
     1e0:	0a 52 58 5f 76 65 63 74 20 67 6f 74 20 63 68 61     .RX_vect got cha
     1f0:	72 3a 20 25 63 00                                   r: %c.

000001f6 <__c.1641>:
     1f6:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     206:	64 6f 6e 65 5d 00                                   done].

0000020c <__c.1639>:
     20c:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     21c:	74 61 72 74 2e 00                                   tart..

00000222 <__c.1570>:
     222:	09 5b 64 6f 6e 65 5d 00                             .[done].

0000022a <__c.1563>:
     22a:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     23a:	69 6d 65 72 31 00                                   imer1.

00000240 <__c.1517>:
     240:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000248 <__c.1509>:
     248:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     258:	69 6d 65 72 32 00                                   imer2.

0000025e <__c.1570>:
     25e:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     26e:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     27e:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

0000028c <__c.1555>:
     28c:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     29c:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     2ac:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002ba <__c.1533>:
     2ba:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     2ca:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     2da:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002e8 <__ctors_end>:
     2e8:	11 24       	eor	r1, r1
     2ea:	1f be       	out	0x3f, r1	; 63
     2ec:	cf ef       	ldi	r28, 0xFF	; 255
     2ee:	d4 e0       	ldi	r29, 0x04	; 4
     2f0:	de bf       	out	0x3e, r29	; 62
     2f2:	cd bf       	out	0x3d, r28	; 61

000002f4 <__do_copy_data>:
     2f4:	11 e0       	ldi	r17, 0x01	; 1
     2f6:	a0 e0       	ldi	r26, 0x00	; 0
     2f8:	b1 e0       	ldi	r27, 0x01	; 1
     2fa:	ea e1       	ldi	r30, 0x1A	; 26
     2fc:	f8 e1       	ldi	r31, 0x18	; 24
     2fe:	02 c0       	rjmp	.+4      	; 0x304 <.do_copy_data_start>

00000300 <.do_copy_data_loop>:
     300:	05 90       	lpm	r0, Z+
     302:	0d 92       	st	X+, r0

00000304 <.do_copy_data_start>:
     304:	aa 34       	cpi	r26, 0x4A	; 74
     306:	b1 07       	cpc	r27, r17
     308:	d9 f7       	brne	.-10     	; 0x300 <.do_copy_data_loop>

0000030a <__do_clear_bss>:
     30a:	11 e0       	ldi	r17, 0x01	; 1
     30c:	aa e4       	ldi	r26, 0x4A	; 74
     30e:	b1 e0       	ldi	r27, 0x01	; 1
     310:	01 c0       	rjmp	.+2      	; 0x314 <.do_clear_bss_start>

00000312 <.do_clear_bss_loop>:
     312:	1d 92       	st	X+, r1

00000314 <.do_clear_bss_start>:
     314:	a1 3f       	cpi	r26, 0xF1	; 241
     316:	b1 07       	cpc	r27, r17
     318:	e1 f7       	brne	.-8      	; 0x312 <.do_clear_bss_loop>
     31a:	0e 94 66 02 	call	0x4cc	; 0x4cc <main>
     31e:	0c 94 0b 0c 	jmp	0x1816	; 0x1816 <_exit>

00000322 <__bad_interrupt>:
     322:	0c 94 b4 01 	jmp	0x368	; 0x368 <__vector_default>

00000326 <clock_init>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/pgmspace.h>

void clock_init(void) {
     326:	80 e0       	ldi	r24, 0x00	; 0
     328:	90 e0       	ldi	r25, 0x00	; 0
     32a:	20 e8       	ldi	r18, 0x80	; 128
     32c:	0f b6       	in	r0, 0x3f	; 63
     32e:	f8 94       	cli
     330:	20 93 61 00 	sts	0x0061, r18
     334:	80 93 61 00 	sts	0x0061, r24
     338:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     33a:	08 95       	ret

0000033c <joy_init>:
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}

void joy_init(void) {
     33c:	84 b1       	in	r24, 0x04	; 4
     33e:	8f 72       	andi	r24, 0x2F	; 47
     340:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     342:	8d b1       	in	r24, 0x0d	; 13
     344:	83 7f       	andi	r24, 0xF3	; 243
     346:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     348:	85 b1       	in	r24, 0x05	; 5
     34a:	80 6d       	ori	r24, 0xD0	; 208
     34c:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     34e:	8e b1       	in	r24, 0x0e	; 14
     350:	8c 60       	ori	r24, 0x0C	; 12
     352:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     354:	80 ec       	ldi	r24, 0xC0	; 192
     356:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     358:	80 ed       	ldi	r24, 0xD0	; 208
     35a:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     35e:	8c e0       	ldi	r24, 0x0C	; 12
     360:	80 93 6b 00 	sts	0x006B, r24
	
}
     364:	08 95       	ret

00000366 <pcint_init>:
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
}

void pcint_init(void) {
     366:	08 95       	ret

00000368 <__vector_default>:
		}
		printf_P(PSTR("\nMode: %d"),c_mode);
	}	
} 
		
ISR(BADISR_vect) {
     368:	1f 92       	push	r1
     36a:	0f 92       	push	r0
     36c:	0f b6       	in	r0, 0x3f	; 63
     36e:	0f 92       	push	r0
     370:	11 24       	eor	r1, r1
     372:	2f 93       	push	r18
     374:	3f 93       	push	r19
     376:	4f 93       	push	r20
     378:	5f 93       	push	r21
     37a:	6f 93       	push	r22
     37c:	7f 93       	push	r23
     37e:	8f 93       	push	r24
     380:	9f 93       	push	r25
     382:	af 93       	push	r26
     384:	bf 93       	push	r27
     386:	ef 93       	push	r30
     388:	ff 93       	push	r31
	printf_P(PSTR("\n\nInvalid Interupt Enabled\n"));
     38a:	8c e5       	ldi	r24, 0x5C	; 92
     38c:	90 e0       	ldi	r25, 0x00	; 0
     38e:	9f 93       	push	r25
     390:	8f 93       	push	r24
     392:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     396:	0f 90       	pop	r0
     398:	0f 90       	pop	r0
}
     39a:	ff 91       	pop	r31
     39c:	ef 91       	pop	r30
     39e:	bf 91       	pop	r27
     3a0:	af 91       	pop	r26
     3a2:	9f 91       	pop	r25
     3a4:	8f 91       	pop	r24
     3a6:	7f 91       	pop	r23
     3a8:	6f 91       	pop	r22
     3aa:	5f 91       	pop	r21
     3ac:	4f 91       	pop	r20
     3ae:	3f 91       	pop	r19
     3b0:	2f 91       	pop	r18
     3b2:	0f 90       	pop	r0
     3b4:	0f be       	out	0x3f, r0	; 63
     3b6:	0f 90       	pop	r0
     3b8:	1f 90       	pop	r1
     3ba:	18 95       	reti

000003bc <__vector_2>:
	
}



ISR(PCINT0_vect) {
     3bc:	1f 92       	push	r1
     3be:	0f 92       	push	r0
     3c0:	0f b6       	in	r0, 0x3f	; 63
     3c2:	0f 92       	push	r0
     3c4:	11 24       	eor	r1, r1
     3c6:	2f 93       	push	r18
     3c8:	3f 93       	push	r19
     3ca:	4f 93       	push	r20
     3cc:	5f 93       	push	r21
     3ce:	6f 93       	push	r22
     3d0:	7f 93       	push	r23
     3d2:	8f 93       	push	r24
     3d4:	9f 93       	push	r25
     3d6:	af 93       	push	r26
     3d8:	bf 93       	push	r27
     3da:	cf 93       	push	r28
     3dc:	df 93       	push	r29
     3de:	ef 93       	push	r30
     3e0:	ff 93       	push	r31
	//PE2,3
	uint8_t iPINE = (uint8_t)~PINE;
     3e2:	8c b1       	in	r24, 0x0c	; 12
	if (iPINE&((1<<2)|(1<<3))) {
     3e4:	80 95       	com	r24
     3e6:	c8 2f       	mov	r28, r24
     3e8:	d0 e0       	ldi	r29, 0x00	; 0
     3ea:	ce 01       	movw	r24, r28
     3ec:	8c 70       	andi	r24, 0x0C	; 12
     3ee:	90 70       	andi	r25, 0x00	; 0
     3f0:	89 2b       	or	r24, r25
     3f2:	79 f0       	breq	.+30     	; 0x412 <__vector_2+0x56>
		if (iPINE&(1<<2))
     3f4:	c2 ff       	sbrs	r28, 2
     3f6:	08 c0       	rjmp	.+16     	; 0x408 <__vector_2+0x4c>
			printf_P(PSTR("\n[debug] Left"));
     3f8:	82 ef       	ldi	r24, 0xF2	; 242
     3fa:	90 e0       	ldi	r25, 0x00	; 0
     3fc:	9f 93       	push	r25
     3fe:	8f 93       	push	r24
     400:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     404:	0f 90       	pop	r0
     406:	0f 90       	pop	r0
		if (iPINE&(1<<3))
     408:	c3 ff       	sbrs	r28, 3
     40a:	0b c0       	rjmp	.+22     	; 0x422 <__vector_2+0x66>
			printf_P(PSTR("\n[debug] Right"));
     40c:	83 ee       	ldi	r24, 0xE3	; 227
     40e:	90 e0       	ldi	r25, 0x00	; 0
     410:	02 c0       	rjmp	.+4      	; 0x416 <__vector_2+0x5a>
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
     412:	8d ec       	ldi	r24, 0xCD	; 205
     414:	90 e0       	ldi	r25, 0x00	; 0
     416:	9f 93       	push	r25
     418:	8f 93       	push	r24
     41a:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     41e:	0f 90       	pop	r0
     420:	0f 90       	pop	r0
}
     422:	ff 91       	pop	r31
     424:	ef 91       	pop	r30
     426:	df 91       	pop	r29
     428:	cf 91       	pop	r28
     42a:	bf 91       	pop	r27
     42c:	af 91       	pop	r26
     42e:	9f 91       	pop	r25
     430:	8f 91       	pop	r24
     432:	7f 91       	pop	r23
     434:	6f 91       	pop	r22
     436:	5f 91       	pop	r21
     438:	4f 91       	pop	r20
     43a:	3f 91       	pop	r19
     43c:	2f 91       	pop	r18
     43e:	0f 90       	pop	r0
     440:	0f be       	out	0x3f, r0	; 63
     442:	0f 90       	pop	r0
     444:	1f 90       	pop	r1
     446:	18 95       	reti

00000448 <init>:

void pcint_init(void) {
	
}

void init(void) {
     448:	f8 94       	cli
	cli();
	power_lcd_disable();
     44a:	e4 e6       	ldi	r30, 0x64	; 100
     44c:	f0 e0       	ldi	r31, 0x00	; 0
     44e:	80 81       	ld	r24, Z
     450:	80 61       	ori	r24, 0x10	; 16
     452:	80 83       	st	Z, r24
	power_spi_disable();
     454:	80 81       	ld	r24, Z
     456:	84 60       	ori	r24, 0x04	; 4
     458:	80 83       	st	Z, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     45a:	80 e0       	ldi	r24, 0x00	; 0
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	20 e8       	ldi	r18, 0x80	; 128
     460:	0f b6       	in	r0, 0x3f	; 63
     462:	f8 94       	cli
     464:	20 93 61 00 	sts	0x0061, r18
     468:	80 93 61 00 	sts	0x0061, r24
     46c:	0f be       	out	0x3f, r0	; 63
	}
}

void joy_init(void) {
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
     46e:	84 b1       	in	r24, 0x04	; 4
     470:	8f 72       	andi	r24, 0x2F	; 47
     472:	84 b9       	out	0x04, r24	; 4
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     474:	8d b1       	in	r24, 0x0d	; 13
     476:	83 7f       	andi	r24, 0xF3	; 243
     478:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     47a:	85 b1       	in	r24, 0x05	; 5
     47c:	80 6d       	ori	r24, 0xD0	; 208
     47e:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     480:	8e b1       	in	r24, 0x0e	; 14
     482:	8c 60       	ori	r24, 0x0C	; 12
     484:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     486:	80 ec       	ldi	r24, 0xC0	; 192
     488:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     48a:	80 ed       	ldi	r24, 0xD0	; 208
     48c:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     490:	8c e0       	ldi	r24, 0x0C	; 12
     492:	80 93 6b 00 	sts	0x006B, r24
	cli();
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	joy_init();
	usart_init();
     496:	0e 94 29 06 	call	0xc52	; 0xc52 <usart_init>
	adc_init();
     49a:	0e 94 8c 03 	call	0x718	; 0x718 <adc_init>
	timers_init();
     49e:	0e 94 7b 07 	call	0xef6	; 0xef6 <timers_init>
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
     4a2:	8a b1       	in	r24, 0x0a	; 10
     4a4:	8a 6a       	ori	r24, 0xAA	; 170
     4a6:	8a b9       	out	0x0a, r24	; 10
	motor_mode(MOTOR_L_FWD,LEFT);
     4a8:	60 e0       	ldi	r22, 0x00	; 0
     4aa:	81 e0       	ldi	r24, 0x01	; 1
     4ac:	0e 94 4e 08 	call	0x109c	; 0x109c <motor_mode>
	motor_mode(MOTOR_R_FWD,RIGHT);
     4b0:	61 e0       	ldi	r22, 0x01	; 1
     4b2:	81 e0       	ldi	r24, 0x01	; 1
     4b4:	0e 94 4e 08 	call	0x109c	; 0x109c <motor_mode>
	sei();
     4b8:	78 94       	sei
	printf_P(PSTR("\nInit: Done\n\n"));
     4ba:	82 e8       	ldi	r24, 0x82	; 130
     4bc:	90 e0       	ldi	r25, 0x00	; 0
     4be:	9f 93       	push	r25
     4c0:	8f 93       	push	r24
     4c2:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     4c6:	0f 90       	pop	r0
     4c8:	0f 90       	pop	r0
}
     4ca:	08 95       	ret

000004cc <main>:



int main(void) {
     4cc:	cf 93       	push	r28
     4ce:	df 93       	push	r29
	init();
     4d0:	0e 94 24 02 	call	0x448	; 0x448 <init>
	motor_set_speed(0,LEFT);
     4d4:	60 e0       	ldi	r22, 0x00	; 0
     4d6:	80 e0       	ldi	r24, 0x00	; 0
     4d8:	90 e0       	ldi	r25, 0x00	; 0
     4da:	0e 94 c7 07 	call	0xf8e	; 0xf8e <motor_set_speed>
	motor_set_speed(0,RIGHT);
     4de:	61 e0       	ldi	r22, 0x01	; 1
     4e0:	80 e0       	ldi	r24, 0x00	; 0
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	0e 94 c7 07 	call	0xf8e	; 0xf8e <motor_set_speed>
			scanf("%x",&sp);
			motor_set_speed(sp,RIGHT);
			printf_P(PSTR("\nMotor Speed R is now %d"),motor_get_speed(RIGHT));
		
		}
		printf_P(PSTR("\nMode: %d"),c_mode);
     4e8:	c8 e7       	ldi	r28, 0x78	; 120
     4ea:	d0 e0       	ldi	r29, 0x00	; 0
     4ec:	1f 92       	push	r1
     4ee:	1f 92       	push	r1
     4f0:	df 93       	push	r29
     4f2:	cf 93       	push	r28
     4f4:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     4f8:	0f 90       	pop	r0
     4fa:	0f 90       	pop	r0
     4fc:	0f 90       	pop	r0
     4fe:	0f 90       	pop	r0
     500:	f5 cf       	rjmp	.-22     	; 0x4ec <main+0x20>

00000502 <__vector_3>:
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
}

ISR(PCINT1_vect) {
     502:	1f 92       	push	r1
     504:	0f 92       	push	r0
     506:	0f b6       	in	r0, 0x3f	; 63
     508:	0f 92       	push	r0
     50a:	11 24       	eor	r1, r1
     50c:	1f 93       	push	r17
     50e:	2f 93       	push	r18
     510:	3f 93       	push	r19
     512:	4f 93       	push	r20
     514:	5f 93       	push	r21
     516:	6f 93       	push	r22
     518:	7f 93       	push	r23
     51a:	8f 93       	push	r24
     51c:	9f 93       	push	r25
     51e:	af 93       	push	r26
     520:	bf 93       	push	r27
     522:	ef 93       	push	r30
     524:	ff 93       	push	r31
	//PB7,4,6
	uint8_t iPINB = (uint8_t)~PINB;
     526:	93 b1       	in	r25, 0x03	; 3
     528:	90 95       	com	r25
	if (iPINB&((1<<7)|(1<<6)|(1<<4))) {
     52a:	19 2f       	mov	r17, r25
     52c:	89 2f       	mov	r24, r25
     52e:	80 7d       	andi	r24, 0xD0	; 208
     530:	69 f1       	breq	.+90     	; 0x58c <__vector_3+0x8a>
		if (iPINB&(1<<7)) {
     532:	97 ff       	sbrs	r25, 7
     534:	0e c0       	rjmp	.+28     	; 0x552 <__vector_3+0x50>
			printf_P(PSTR("\n[debug] Down "));
     536:	8e eb       	ldi	r24, 0xBE	; 190
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	9f 93       	push	r25
     53c:	8f 93       	push	r24
     53e:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
			adc_calibrate_update();
     542:	0e 94 03 04 	call	0x806	; 0x806 <adc_calibrate_update>
			print_adc_calibration();
     546:	0e 94 7e 04 	call	0x8fc	; 0x8fc <print_adc_calibration>
			print_adc_values();
     54a:	0e 94 c9 04 	call	0x992	; 0x992 <print_adc_values>
     54e:	0f 90       	pop	r0
     550:	0f 90       	pop	r0
		}
		if (iPINB&(1<<4)) {
     552:	14 ff       	sbrs	r17, 4
     554:	0c c0       	rjmp	.+24     	; 0x56e <__vector_3+0x6c>
			printf_P(PSTR("\n[debug] In"));
     556:	82 eb       	ldi	r24, 0xB2	; 178
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	9f 93       	push	r25
     55c:	8f 93       	push	r24
     55e:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
			print_adc_calibration();
     562:	0e 94 7e 04 	call	0x8fc	; 0x8fc <print_adc_calibration>
			print_adc_values();
     566:	0e 94 c9 04 	call	0x992	; 0x992 <print_adc_values>
     56a:	0f 90       	pop	r0
     56c:	0f 90       	pop	r0
		}
		if (iPINB&(1<<6)) {
     56e:	16 ff       	sbrs	r17, 6
     570:	15 c0       	rjmp	.+42     	; 0x59c <__vector_3+0x9a>
			printf_P(PSTR("\n[debug] Up"));
     572:	86 ea       	ldi	r24, 0xA6	; 166
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	9f 93       	push	r25
     578:	8f 93       	push	r24
     57a:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
			adc_calibrate_clear();
     57e:	0e 94 1e 03 	call	0x63c	; 0x63c <adc_calibrate_clear>
			print_adc_calibration();
     582:	0e 94 7e 04 	call	0x8fc	; 0x8fc <print_adc_calibration>
			print_adc_values();
     586:	0e 94 c9 04 	call	0x992	; 0x992 <print_adc_values>
     58a:	06 c0       	rjmp	.+12     	; 0x598 <__vector_3+0x96>
		}
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
     58c:	80 e9       	ldi	r24, 0x90	; 144
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	9f 93       	push	r25
     592:	8f 93       	push	r24
     594:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     598:	0f 90       	pop	r0
     59a:	0f 90       	pop	r0
}
     59c:	ff 91       	pop	r31
     59e:	ef 91       	pop	r30
     5a0:	bf 91       	pop	r27
     5a2:	af 91       	pop	r26
     5a4:	9f 91       	pop	r25
     5a6:	8f 91       	pop	r24
     5a8:	7f 91       	pop	r23
     5aa:	6f 91       	pop	r22
     5ac:	5f 91       	pop	r21
     5ae:	4f 91       	pop	r20
     5b0:	3f 91       	pop	r19
     5b2:	2f 91       	pop	r18
     5b4:	1f 91       	pop	r17
     5b6:	0f 90       	pop	r0
     5b8:	0f be       	out	0x3f, r0	; 63
     5ba:	0f 90       	pop	r0
     5bc:	1f 90       	pop	r1
     5be:	18 95       	reti

000005c0 <print_bin>:
	#endif
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
     5c0:	ef 92       	push	r14
     5c2:	ff 92       	push	r15
     5c4:	0f 93       	push	r16
     5c6:	1f 93       	push	r17
     5c8:	cf 93       	push	r28
     5ca:	df 93       	push	r29
     5cc:	c7 e0       	ldi	r28, 0x07	; 7
     5ce:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
     5d0:	91 e0       	ldi	r25, 0x01	; 1
     5d2:	e9 2e       	mov	r14, r25
     5d4:	f1 2c       	mov	r15, r1
     5d6:	08 2f       	mov	r16, r24
     5d8:	10 e0       	ldi	r17, 0x00	; 0
     5da:	c7 01       	movw	r24, r14
     5dc:	0c 2e       	mov	r0, r28
     5de:	02 c0       	rjmp	.+4      	; 0x5e4 <print_bin+0x24>
     5e0:	88 0f       	add	r24, r24
     5e2:	99 1f       	adc	r25, r25
     5e4:	0a 94       	dec	r0
     5e6:	e2 f7       	brpl	.-8      	; 0x5e0 <print_bin+0x20>
     5e8:	80 23       	and	r24, r16
     5ea:	91 23       	and	r25, r17
     5ec:	0c 2e       	mov	r0, r28
     5ee:	02 c0       	rjmp	.+4      	; 0x5f4 <print_bin+0x34>
     5f0:	95 95       	asr	r25
     5f2:	87 95       	ror	r24
     5f4:	0a 94       	dec	r0
     5f6:	e2 f7       	brpl	.-8      	; 0x5f0 <print_bin+0x30>
     5f8:	c0 96       	adiw	r24, 0x30	; 48
     5fa:	0e 94 1f 09 	call	0x123e	; 0x123e <putchar>
     5fe:	21 97       	sbiw	r28, 0x01	; 1
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     600:	8f ef       	ldi	r24, 0xFF	; 255
     602:	cf 3f       	cpi	r28, 0xFF	; 255
     604:	d8 07       	cpc	r29, r24
     606:	49 f7       	brne	.-46     	; 0x5da <print_bin+0x1a>
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}
     608:	df 91       	pop	r29
     60a:	cf 91       	pop	r28
     60c:	1f 91       	pop	r17
     60e:	0f 91       	pop	r16
     610:	ff 90       	pop	r15
     612:	ef 90       	pop	r14
     614:	08 95       	ret

00000616 <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     616:	86 2f       	mov	r24, r22
		if (val[c]<tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     618:	08 95       	ret

0000061a <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     61a:	e8 2f       	mov	r30, r24
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	ee 0f       	add	r30, r30
     620:	ff 1f       	adc	r31, r31
     622:	df 01       	movw	r26, r30
     624:	ae 52       	subi	r26, 0x2E	; 46
     626:	be 4f       	sbci	r27, 0xFE	; 254
     628:	e6 52       	subi	r30, 0x26	; 38
     62a:	fe 4f       	sbci	r31, 0xFE	; 254
     62c:	20 81       	ld	r18, Z
     62e:	31 81       	ldd	r19, Z+1	; 0x01
     630:	8d 91       	ld	r24, X+
     632:	9c 91       	ld	r25, X
     634:	28 0f       	add	r18, r24
     636:	39 1f       	adc	r19, r25
	return adc_val[ch]+adc_offset[ch];
}
     638:	c9 01       	movw	r24, r18
     63a:	08 95       	ret

0000063c <adc_calibrate_clear>:

void adc_calibrate_store() {
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}

void adc_calibrate_clear() {
     63c:	10 92 db 01 	sts	0x01DB, r1
     640:	10 92 da 01 	sts	0x01DA, r1
     644:	10 92 dd 01 	sts	0x01DD, r1
     648:	10 92 dc 01 	sts	0x01DC, r1
     64c:	10 92 df 01 	sts	0x01DF, r1
     650:	10 92 de 01 	sts	0x01DE, r1
     654:	10 92 e1 01 	sts	0x01E1, r1
     658:	10 92 e0 01 	sts	0x01E0, r1
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
     65c:	10 92 4a 01 	sts	0x014A, r1
}
     660:	08 95       	ret

00000662 <adc_set_channel>:
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
}

void adc_set_channel(uint8_t channel) {
     662:	ac e7       	ldi	r26, 0x7C	; 124
     664:	b0 e0       	ldi	r27, 0x00	; 0
     666:	9c 91       	ld	r25, X
     668:	ee e0       	ldi	r30, 0x0E	; 14
     66a:	f1 e0       	ldi	r31, 0x01	; 1
     66c:	e8 0f       	add	r30, r24
     66e:	f1 1d       	adc	r31, r1
     670:	90 7e       	andi	r25, 0xE0	; 224
     672:	80 81       	ld	r24, Z
     674:	98 2b       	or	r25, r24
     676:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     678:	08 95       	ret

0000067a <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     67a:	1f 92       	push	r1
     67c:	0f 92       	push	r0
     67e:	0f b6       	in	r0, 0x3f	; 63
     680:	0f 92       	push	r0
     682:	11 24       	eor	r1, r1
     684:	2f 93       	push	r18
     686:	3f 93       	push	r19
     688:	4f 93       	push	r20
     68a:	8f 93       	push	r24
     68c:	9f 93       	push	r25
     68e:	af 93       	push	r26
     690:	bf 93       	push	r27
     692:	ef 93       	push	r30
     694:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     696:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     69a:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     69e:	20 91 e2 01 	lds	r18, 0x01E2
     6a2:	22 23       	and	r18, r18
     6a4:	11 f4       	brne	.+4      	; 0x6aa <__vector_19+0x30>
     6a6:	e3 e0       	ldi	r30, 0x03	; 3
     6a8:	02 c0       	rjmp	.+4      	; 0x6ae <__vector_19+0x34>
	else		real_channel = curr_ch-1;
     6aa:	e2 2f       	mov	r30, r18
     6ac:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     6ae:	f0 e0       	ldi	r31, 0x00	; 0
     6b0:	ee 0f       	add	r30, r30
     6b2:	ff 1f       	adc	r31, r31
     6b4:	df 01       	movw	r26, r30
     6b6:	ae 52       	subi	r26, 0x2E	; 46
     6b8:	be 4f       	sbci	r27, 0xFE	; 254
     6ba:	93 2f       	mov	r25, r19
     6bc:	80 e0       	ldi	r24, 0x00	; 0
     6be:	84 0f       	add	r24, r20
     6c0:	91 1d       	adc	r25, r1
     6c2:	8d 93       	st	X+, r24
     6c4:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     6c6:	ed 51       	subi	r30, 0x1D	; 29
     6c8:	fe 4f       	sbci	r31, 0xFE	; 254
     6ca:	80 81       	ld	r24, Z
     6cc:	91 81       	ldd	r25, Z+1	; 0x01
     6ce:	01 96       	adiw	r24, 0x01	; 1
     6d0:	91 83       	std	Z+1, r25	; 0x01
     6d2:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     6d4:	82 2f       	mov	r24, r18
     6d6:	8f 5f       	subi	r24, 0xFF	; 255
     6d8:	80 93 e2 01 	sts	0x01E2, r24
     6dc:	84 30       	cpi	r24, 0x04	; 4
     6de:	10 f0       	brcs	.+4      	; 0x6e4 <__vector_19+0x6a>
     6e0:	10 92 e2 01 	sts	0x01E2, r1

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     6e4:	80 91 7c 00 	lds	r24, 0x007C
     6e8:	e0 91 e2 01 	lds	r30, 0x01E2
     6ec:	f0 e0       	ldi	r31, 0x00	; 0
     6ee:	e2 5f       	subi	r30, 0xF2	; 242
     6f0:	fe 4f       	sbci	r31, 0xFE	; 254
     6f2:	80 7e       	andi	r24, 0xE0	; 224
     6f4:	90 81       	ld	r25, Z
     6f6:	89 2b       	or	r24, r25
     6f8:	80 93 7c 00 	sts	0x007C, r24
	
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
}
     6fc:	ff 91       	pop	r31
     6fe:	ef 91       	pop	r30
     700:	bf 91       	pop	r27
     702:	af 91       	pop	r26
     704:	9f 91       	pop	r25
     706:	8f 91       	pop	r24
     708:	4f 91       	pop	r20
     70a:	3f 91       	pop	r19
     70c:	2f 91       	pop	r18
     70e:	0f 90       	pop	r0
     710:	0f be       	out	0x3f, r0	; 63
     712:	0f 90       	pop	r0
     714:	1f 90       	pop	r1
     716:	18 95       	reti

00000718 <adc_init>:
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
}

void adc_init() {
     718:	ef 92       	push	r14
     71a:	ff 92       	push	r15
     71c:	0f 93       	push	r16
     71e:	1f 93       	push	r17
	printf_P(PSTR("\nadc: init"));
     720:	86 e2       	ldi	r24, 0x26	; 38
     722:	91 e0       	ldi	r25, 0x01	; 1
     724:	9f 93       	push	r25
     726:	8f 93       	push	r24
     728:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>

	power_adc_enable();
     72c:	e4 e6       	ldi	r30, 0x64	; 100
     72e:	f0 e0       	ldi	r31, 0x00	; 0
     730:	80 81       	ld	r24, Z
     732:	8e 7f       	andi	r24, 0xFE	; 254
     734:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     736:	0c e7       	ldi	r16, 0x7C	; 124
     738:	10 e0       	ldi	r17, 0x00	; 0
     73a:	f8 01       	movw	r30, r16
     73c:	80 81       	ld	r24, Z
     73e:	80 64       	ori	r24, 0x40	; 64
     740:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     742:	80 81       	ld	r24, Z
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     748:	2a e7       	ldi	r18, 0x7A	; 122
     74a:	e2 2e       	mov	r14, r18
     74c:	f1 2c       	mov	r15, r1
     74e:	f7 01       	movw	r30, r14
     750:	80 81       	ld	r24, Z
     752:	88 6a       	ori	r24, 0xA8	; 168
     754:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     756:	80 81       	ld	r24, Z
     758:	88 7f       	andi	r24, 0xF8	; 248
     75a:	86 60       	ori	r24, 0x06	; 6
     75c:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     75e:	eb e7       	ldi	r30, 0x7B	; 123
     760:	f0 e0       	ldi	r31, 0x00	; 0
     762:	80 81       	ld	r24, Z
     764:	80 68       	ori	r24, 0x80	; 128
     766:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     768:	80 81       	ld	r24, Z
     76a:	88 7f       	andi	r24, 0xF8	; 248
     76c:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     76e:	ee e7       	ldi	r30, 0x7E	; 126
     770:	f0 e0       	ldi	r31, 0x00	; 0
     772:	80 81       	ld	r24, Z
     774:	80 6f       	ori	r24, 0xF0	; 240
     776:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     778:	83 b7       	in	r24, 0x33	; 51
     77a:	81 7f       	andi	r24, 0xF1	; 241
     77c:	82 60       	ori	r24, 0x02	; 2
     77e:	83 bf       	out	0x33, r24	; 51
	printf_P(PSTR("\nadc: init: setup convertions"));
     780:	88 e0       	ldi	r24, 0x08	; 8
     782:	91 e0       	ldi	r25, 0x01	; 1
     784:	9f 93       	push	r25
     786:	8f 93       	push	r24
     788:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
	adc_set_channel(curr_ch);
     78c:	20 91 e2 01 	lds	r18, 0x01E2

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     790:	f8 01       	movw	r30, r16
     792:	80 81       	ld	r24, Z
     794:	ae e0       	ldi	r26, 0x0E	; 14
     796:	b1 e0       	ldi	r27, 0x01	; 1
     798:	fd 01       	movw	r30, r26
     79a:	e2 0f       	add	r30, r18
     79c:	f1 1d       	adc	r31, r1
     79e:	80 7e       	andi	r24, 0xE0	; 224
     7a0:	90 81       	ld	r25, Z
     7a2:	89 2b       	or	r24, r25
     7a4:	f8 01       	movw	r30, r16
     7a6:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
	printf_P(PSTR("\nadc: init: setup convertions"));
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     7a8:	f7 01       	movw	r30, r14
     7aa:	80 81       	ld	r24, Z
     7ac:	80 64       	ori	r24, 0x40	; 64
     7ae:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     7b0:	80 e0       	ldi	r24, 0x00	; 0
     7b2:	90 e0       	ldi	r25, 0x00	; 0
     7b4:	01 97       	sbiw	r24, 0x01	; 1
     7b6:	f1 f7       	brne	.-4      	; 0x7b4 <adc_init+0x9c>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     7b8:	2f 5f       	subi	r18, 0xFF	; 255
     7ba:	20 93 e2 01 	sts	0x01E2, r18

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     7be:	f8 01       	movw	r30, r16
     7c0:	80 81       	ld	r24, Z
     7c2:	a2 0f       	add	r26, r18
     7c4:	b1 1d       	adc	r27, r1
     7c6:	80 7e       	andi	r24, 0xE0	; 224
     7c8:	9c 91       	ld	r25, X
     7ca:	89 2b       	or	r24, r25
     7cc:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
     7ce:	80 e0       	ldi	r24, 0x00	; 0
     7d0:	91 e0       	ldi	r25, 0x01	; 1
     7d2:	9f 93       	push	r25
     7d4:	8f 93       	push	r24
     7d6:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     7da:	8d b7       	in	r24, 0x3d	; 61
     7dc:	9e b7       	in	r25, 0x3e	; 62
     7de:	06 96       	adiw	r24, 0x06	; 6
     7e0:	0f b6       	in	r0, 0x3f	; 63
     7e2:	f8 94       	cli
     7e4:	9e bf       	out	0x3e, r25	; 62
     7e6:	0f be       	out	0x3f, r0	; 63
     7e8:	8d bf       	out	0x3d, r24	; 61
}
     7ea:	1f 91       	pop	r17
     7ec:	0f 91       	pop	r16
     7ee:	ff 90       	pop	r15
     7f0:	ef 90       	pop	r14
     7f2:	08 95       	ret

000007f4 <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     7f4:	81 e3       	ldi	r24, 0x31	; 49
     7f6:	91 e0       	ldi	r25, 0x01	; 1
     7f8:	9f 93       	push	r25
     7fa:	8f 93       	push	r24
     7fc:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     800:	0f 90       	pop	r0
     802:	0f 90       	pop	r0
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     804:	08 95       	ret

00000806 <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]+adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     806:	cf 92       	push	r12
     808:	df 92       	push	r13
     80a:	ef 92       	push	r14
     80c:	ff 92       	push	r15
     80e:	0f 93       	push	r16
     810:	1f 93       	push	r17
     812:	df 93       	push	r29
     814:	cf 93       	push	r28
     816:	cd b7       	in	r28, 0x3d	; 61
     818:	de b7       	in	r29, 0x3e	; 62
     81a:	60 97       	sbiw	r28, 0x10	; 16
     81c:	0f b6       	in	r0, 0x3f	; 63
     81e:	f8 94       	cli
     820:	de bf       	out	0x3e, r29	; 62
     822:	0f be       	out	0x3f, r0	; 63
     824:	cd bf       	out	0x3d, r28	; 61
	int16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,sizeof(adc_val));
     826:	de 01       	movw	r26, r28
     828:	19 96       	adiw	r26, 0x09	; 9
     82a:	e2 ed       	ldi	r30, 0xD2	; 210
     82c:	f1 e0       	ldi	r31, 0x01	; 1
     82e:	88 e0       	ldi	r24, 0x08	; 8
     830:	01 90       	ld	r0, Z+
     832:	0d 92       	st	X+, r0
     834:	81 50       	subi	r24, 0x01	; 1
     836:	e1 f7       	brne	.-8      	; 0x830 <adc_calibrate_update+0x2a>
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     838:	49 85       	ldd	r20, Y+9	; 0x09
     83a:	5a 85       	ldd	r21, Y+10	; 0x0a
     83c:	20 e0       	ldi	r18, 0x00	; 0
     83e:	30 e0       	ldi	r19, 0x00	; 0
     840:	8e 01       	movw	r16, r28
     842:	0f 5f       	subi	r16, 0xFF	; 255
     844:	1f 4f       	sbci	r17, 0xFF	; 255
     846:	be 01       	movw	r22, r28
     848:	67 5f       	subi	r22, 0xF7	; 247
     84a:	7f 4f       	sbci	r23, 0xFF	; 255
     84c:	d8 01       	movw	r26, r16
     84e:	a2 0f       	add	r26, r18
     850:	b3 1f       	adc	r27, r19
     852:	fb 01       	movw	r30, r22
     854:	e2 0f       	add	r30, r18
     856:	f3 1f       	adc	r31, r19
     858:	80 81       	ld	r24, Z
     85a:	91 81       	ldd	r25, Z+1	; 0x01
     85c:	fa 01       	movw	r30, r20
     85e:	e8 1b       	sub	r30, r24
     860:	f9 0b       	sbc	r31, r25
     862:	ed 93       	st	X+, r30
     864:	fc 93       	st	X, r31
     866:	2e 5f       	subi	r18, 0xFE	; 254
     868:	3f 4f       	sbci	r19, 0xFF	; 255
			i=c;
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
     86a:	28 30       	cpi	r18, 0x08	; 8
     86c:	31 05       	cpc	r19, r1
     86e:	71 f7       	brne	.-36     	; 0x84c <adc_calibrate_update+0x46>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     870:	80 91 4a 01 	lds	r24, 0x014A
     874:	9e 01       	movw	r18, r28
     876:	2f 5f       	subi	r18, 0xFF	; 255
     878:	3f 4f       	sbci	r19, 0xFF	; 255
     87a:	88 23       	and	r24, r24
     87c:	49 f4       	brne	.+18     	; 0x890 <adc_calibrate_update+0x8a>
		memcpy(adc_offset,offsets,sizeof(adc_offset));
     87e:	aa ed       	ldi	r26, 0xDA	; 218
     880:	b1 e0       	ldi	r27, 0x01	; 1
     882:	f9 01       	movw	r30, r18
     884:	88 e0       	ldi	r24, 0x08	; 8
     886:	01 90       	ld	r0, Z+
     888:	0d 92       	st	X+, r0
     88a:	81 50       	subi	r24, 0x01	; 1
     88c:	e1 f7       	brne	.-8      	; 0x886 <adc_calibrate_update+0x80>
     88e:	22 c0       	rjmp	.+68     	; 0x8d4 <adc_calibrate_update+0xce>
     890:	ea ed       	ldi	r30, 0xDA	; 218
     892:	f1 e0       	ldi	r31, 0x01	; 1
     894:	79 01       	movw	r14, r18
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     896:	08 2f       	mov	r16, r24
     898:	10 e0       	ldi	r17, 0x00	; 0
     89a:	68 01       	movw	r12, r16
     89c:	08 94       	sec
     89e:	c1 1c       	adc	r12, r1
     8a0:	d1 1c       	adc	r13, r1
     8a2:	80 81       	ld	r24, Z
     8a4:	91 81       	ldd	r25, Z+1	; 0x01
     8a6:	9c 01       	movw	r18, r24
     8a8:	02 9f       	mul	r16, r18
     8aa:	c0 01       	movw	r24, r0
     8ac:	03 9f       	mul	r16, r19
     8ae:	90 0d       	add	r25, r0
     8b0:	12 9f       	mul	r17, r18
     8b2:	90 0d       	add	r25, r0
     8b4:	11 24       	eor	r1, r1
     8b6:	d7 01       	movw	r26, r14
     8b8:	2d 91       	ld	r18, X+
     8ba:	3d 91       	ld	r19, X+
     8bc:	7d 01       	movw	r14, r26
     8be:	82 0f       	add	r24, r18
     8c0:	93 1f       	adc	r25, r19
     8c2:	b6 01       	movw	r22, r12
     8c4:	0e 94 a5 0b 	call	0x174a	; 0x174a <__divmodhi4>
     8c8:	61 93       	st	Z+, r22
     8ca:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,sizeof(adc_offset));
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     8cc:	b1 e0       	ldi	r27, 0x01	; 1
     8ce:	e2 3e       	cpi	r30, 0xE2	; 226
     8d0:	fb 07       	cpc	r31, r27
     8d2:	39 f7       	brne	.-50     	; 0x8a2 <adc_calibrate_update+0x9c>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     8d4:	80 91 4a 01 	lds	r24, 0x014A
     8d8:	8f 5f       	subi	r24, 0xFF	; 255
     8da:	80 93 4a 01 	sts	0x014A, r24
}
     8de:	60 96       	adiw	r28, 0x10	; 16
     8e0:	0f b6       	in	r0, 0x3f	; 63
     8e2:	f8 94       	cli
     8e4:	de bf       	out	0x3e, r29	; 62
     8e6:	0f be       	out	0x3f, r0	; 63
     8e8:	cd bf       	out	0x3d, r28	; 61
     8ea:	cf 91       	pop	r28
     8ec:	df 91       	pop	r29
     8ee:	1f 91       	pop	r17
     8f0:	0f 91       	pop	r16
     8f2:	ff 90       	pop	r15
     8f4:	ef 90       	pop	r14
     8f6:	df 90       	pop	r13
     8f8:	cf 90       	pop	r12
     8fa:	08 95       	ret

000008fc <print_adc_calibration>:
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     8fc:	0f 93       	push	r16
     8fe:	1f 93       	push	r17
	printf_P(PSTR("\n[debug] ADC OFFSETS: "));
     900:	85 e7       	ldi	r24, 0x75	; 117
     902:	91 e0       	ldi	r25, 0x01	; 1
     904:	9f 93       	push	r25
     906:	8f 93       	push	r24
     908:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
     90c:	80 91 da 01 	lds	r24, 0x01DA
     910:	90 91 db 01 	lds	r25, 0x01DB
     914:	9f 93       	push	r25
     916:	8f 93       	push	r24
     918:	1f 92       	push	r1
     91a:	1f 92       	push	r1
     91c:	00 e0       	ldi	r16, 0x00	; 0
     91e:	11 e0       	ldi	r17, 0x01	; 1
     920:	1f 93       	push	r17
     922:	0f 93       	push	r16
     924:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
     928:	80 91 dc 01 	lds	r24, 0x01DC
     92c:	90 91 dd 01 	lds	r25, 0x01DD
     930:	9f 93       	push	r25
     932:	8f 93       	push	r24
     934:	81 e0       	ldi	r24, 0x01	; 1
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	9f 93       	push	r25
     93a:	8f 93       	push	r24
     93c:	1f 93       	push	r17
     93e:	0f 93       	push	r16
     940:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
     944:	80 91 de 01 	lds	r24, 0x01DE
     948:	90 91 df 01 	lds	r25, 0x01DF
     94c:	9f 93       	push	r25
     94e:	8f 93       	push	r24
     950:	82 e0       	ldi	r24, 0x02	; 2
     952:	90 e0       	ldi	r25, 0x00	; 0
     954:	9f 93       	push	r25
     956:	8f 93       	push	r24
     958:	1f 93       	push	r17
     95a:	0f 93       	push	r16
     95c:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
     960:	80 91 e0 01 	lds	r24, 0x01E0
     964:	90 91 e1 01 	lds	r25, 0x01E1
     968:	9f 93       	push	r25
     96a:	8f 93       	push	r24
     96c:	83 e0       	ldi	r24, 0x03	; 3
     96e:	90 e0       	ldi	r25, 0x00	; 0
     970:	9f 93       	push	r25
     972:	8f 93       	push	r24
     974:	1f 93       	push	r17
     976:	0f 93       	push	r16
     978:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
     97c:	8d b7       	in	r24, 0x3d	; 61
     97e:	9e b7       	in	r25, 0x3e	; 62
     980:	4a 96       	adiw	r24, 0x1a	; 26
     982:	0f b6       	in	r0, 0x3f	; 63
     984:	f8 94       	cli
     986:	9e bf       	out	0x3e, r25	; 62
     988:	0f be       	out	0x3f, r0	; 63
     98a:	8d bf       	out	0x3d, r24	; 61
}
     98c:	1f 91       	pop	r17
     98e:	0f 91       	pop	r16
     990:	08 95       	ret

00000992 <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     992:	cf 92       	push	r12
     994:	df 92       	push	r13
     996:	ef 92       	push	r14
     998:	ff 92       	push	r15
     99a:	0f 93       	push	r16
     99c:	1f 93       	push	r17
     99e:	cf 93       	push	r28
     9a0:	df 93       	push	r29
	printf_P(PSTR("\n[debug]   RAW ADC: "));
     9a2:	81 ea       	ldi	r24, 0xA1	; 161
     9a4:	91 e0       	ldi	r25, 0x01	; 1
     9a6:	9f 93       	push	r25
     9a8:	8f 93       	push	r24
     9aa:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
     9ae:	80 91 d2 01 	lds	r24, 0x01D2
     9b2:	90 91 d3 01 	lds	r25, 0x01D3
     9b6:	9f 93       	push	r25
     9b8:	8f 93       	push	r24
     9ba:	1f 92       	push	r1
     9bc:	1f 92       	push	r1
     9be:	00 e0       	ldi	r16, 0x00	; 0
     9c0:	11 e0       	ldi	r17, 0x01	; 1
     9c2:	1f 93       	push	r17
     9c4:	0f 93       	push	r16
     9c6:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
     9ca:	80 91 d4 01 	lds	r24, 0x01D4
     9ce:	90 91 d5 01 	lds	r25, 0x01D5
     9d2:	9f 93       	push	r25
     9d4:	8f 93       	push	r24
     9d6:	81 e0       	ldi	r24, 0x01	; 1
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	9f 93       	push	r25
     9dc:	8f 93       	push	r24
     9de:	1f 93       	push	r17
     9e0:	0f 93       	push	r16
     9e2:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
     9e6:	80 91 d6 01 	lds	r24, 0x01D6
     9ea:	90 91 d7 01 	lds	r25, 0x01D7
     9ee:	9f 93       	push	r25
     9f0:	8f 93       	push	r24
     9f2:	82 e0       	ldi	r24, 0x02	; 2
     9f4:	90 e0       	ldi	r25, 0x00	; 0
     9f6:	9f 93       	push	r25
     9f8:	8f 93       	push	r24
     9fa:	1f 93       	push	r17
     9fc:	0f 93       	push	r16
     9fe:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
     a02:	80 91 d8 01 	lds	r24, 0x01D8
     a06:	90 91 d9 01 	lds	r25, 0x01D9
     a0a:	9f 93       	push	r25
     a0c:	8f 93       	push	r24
     a0e:	83 e0       	ldi	r24, 0x03	; 3
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	9f 93       	push	r25
     a14:	8f 93       	push	r24
     a16:	1f 93       	push	r17
     a18:	0f 93       	push	r16
     a1a:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
     a1e:	8c e8       	ldi	r24, 0x8C	; 140
     a20:	91 e0       	ldi	r25, 0x01	; 1
     a22:	9f 93       	push	r25
     a24:	8f 93       	push	r24
     a26:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     a2a:	42 ed       	ldi	r20, 0xD2	; 210
     a2c:	c4 2e       	mov	r12, r20
     a2e:	41 e0       	ldi	r20, 0x01	; 1
     a30:	d4 2e       	mov	r13, r20
     a32:	3a ed       	ldi	r19, 0xDA	; 218
     a34:	e3 2e       	mov	r14, r19
     a36:	31 e0       	ldi	r19, 0x01	; 1
     a38:	f3 2e       	mov	r15, r19
     a3a:	c0 e0       	ldi	r28, 0x00	; 0
     a3c:	d0 e0       	ldi	r29, 0x00	; 0
     a3e:	8d b7       	in	r24, 0x3d	; 61
     a40:	9e b7       	in	r25, 0x3e	; 62
     a42:	4c 96       	adiw	r24, 0x1c	; 28
     a44:	0f b6       	in	r0, 0x3f	; 63
     a46:	f8 94       	cli
     a48:	9e bf       	out	0x3e, r25	; 62
     a4a:	0f be       	out	0x3f, r0	; 63
     a4c:	8d bf       	out	0x3d, r24	; 61
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
     a4e:	f7 01       	movw	r30, r14
     a50:	81 91       	ld	r24, Z+
     a52:	91 91       	ld	r25, Z+
     a54:	7f 01       	movw	r14, r30
     a56:	f6 01       	movw	r30, r12
     a58:	21 91       	ld	r18, Z+
     a5a:	31 91       	ld	r19, Z+
     a5c:	6f 01       	movw	r12, r30
     a5e:	82 0f       	add	r24, r18
     a60:	93 1f       	adc	r25, r19
     a62:	9f 93       	push	r25
     a64:	8f 93       	push	r24
     a66:	df 93       	push	r29
     a68:	cf 93       	push	r28
     a6a:	1f 93       	push	r17
     a6c:	0f 93       	push	r16
     a6e:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
     a72:	21 96       	adiw	r28, 0x01	; 1
	printf_P(PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     a74:	8d b7       	in	r24, 0x3d	; 61
     a76:	9e b7       	in	r25, 0x3e	; 62
     a78:	06 96       	adiw	r24, 0x06	; 6
     a7a:	0f b6       	in	r0, 0x3f	; 63
     a7c:	f8 94       	cli
     a7e:	9e bf       	out	0x3e, r25	; 62
     a80:	0f be       	out	0x3f, r0	; 63
     a82:	8d bf       	out	0x3d, r24	; 61
     a84:	c4 30       	cpi	r28, 0x04	; 4
     a86:	d1 05       	cpc	r29, r1
     a88:	11 f7       	brne	.-60     	; 0xa4e <print_adc_values+0xbc>
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}
     a8a:	df 91       	pop	r29
     a8c:	cf 91       	pop	r28
     a8e:	1f 91       	pop	r17
     a90:	0f 91       	pop	r16
     a92:	ff 90       	pop	r15
     a94:	ef 90       	pop	r14
     a96:	df 90       	pop	r13
     a98:	cf 90       	pop	r12
     a9a:	08 95       	ret

00000a9c <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     a9c:	1f 93       	push	r17
     a9e:	18 2f       	mov	r17, r24

  if (c == '\n')
     aa0:	8a 30       	cpi	r24, 0x0A	; 10
     aa2:	19 f4       	brne	.+6      	; 0xaaa <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     aa4:	8d e0       	ldi	r24, 0x0D	; 13
     aa6:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
  loop_until_bit_is_set(UCSR0A, UDRE0);
     aaa:	80 91 c0 00 	lds	r24, 0x00C0
     aae:	85 ff       	sbrs	r24, 5
     ab0:	fc cf       	rjmp	.-8      	; 0xaaa <usart0_putchar+0xe>
  UDR0 = c;
     ab2:	10 93 c6 00 	sts	0x00C6, r17
  return 0;
}
     ab6:	80 e0       	ldi	r24, 0x00	; 0
     ab8:	90 e0       	ldi	r25, 0x00	; 0
     aba:	1f 91       	pop	r17
     abc:	08 95       	ret

00000abe <usart0_getchar>:
static int usart0_putchar(char c, FILE *stream);
int usart0_getchar(FILE *stream);

static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

int usart0_getchar(FILE *stream) {
     abe:	ef 92       	push	r14
     ac0:	ff 92       	push	r15
     ac2:	0f 93       	push	r16
     ac4:	1f 93       	push	r17
     ac6:	cf 93       	push	r28
     ac8:	df 93       	push	r29
     aca:	7c 01       	movw	r14, r24
	uint8_t c;
	char *cp, *cp2;
	static char b[RX_BUFSIZE];
	static char *rxp;

	if (rxp == 0) {
     acc:	80 91 4c 01 	lds	r24, 0x014C
     ad0:	90 91 4d 01 	lds	r25, 0x014D
     ad4:	89 2b       	or	r24, r25
     ad6:	09 f0       	breq	.+2      	; 0xada <usart0_getchar+0x1c>
     ad8:	a0 c0       	rjmp	.+320    	; 0xc1a <usart0_getchar+0x15c>
     ada:	0e e4       	ldi	r16, 0x4E	; 78
     adc:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     ade:	80 91 c0 00 	lds	r24, 0x00C0
     ae2:	87 ff       	sbrs	r24, 7
     ae4:	fc cf       	rjmp	.-8      	; 0xade <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     ae6:	80 91 c0 00 	lds	r24, 0x00C0
     aea:	84 ff       	sbrs	r24, 4
     aec:	03 c0       	rjmp	.+6      	; 0xaf4 <usart0_getchar+0x36>
     aee:	2e ef       	ldi	r18, 0xFE	; 254
     af0:	3f ef       	ldi	r19, 0xFF	; 255
     af2:	a7 c0       	rjmp	.+334    	; 0xc42 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     af4:	80 91 c0 00 	lds	r24, 0x00C0
     af8:	83 fd       	sbrc	r24, 3
     afa:	a1 c0       	rjmp	.+322    	; 0xc3e <usart0_getchar+0x180>
			c = UDR0;
     afc:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     b00:	9d 30       	cpi	r25, 0x0D	; 13
     b02:	11 f0       	breq	.+4      	; 0xb08 <usart0_getchar+0x4a>
			if (c == '\n') {
     b04:	9a 30       	cpi	r25, 0x0A	; 10
     b06:	69 f4       	brne	.+26     	; 0xb22 <usart0_getchar+0x64>
				*cp = c;
     b08:	8a e0       	ldi	r24, 0x0A	; 10
     b0a:	f8 01       	movw	r30, r16
     b0c:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     b0e:	b7 01       	movw	r22, r14
     b10:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
				rxp = b;
     b14:	8e e4       	ldi	r24, 0x4E	; 78
     b16:	91 e0       	ldi	r25, 0x01	; 1
     b18:	90 93 4d 01 	sts	0x014D, r25
     b1c:	80 93 4c 01 	sts	0x014C, r24
     b20:	7c c0       	rjmp	.+248    	; 0xc1a <usart0_getchar+0x15c>
				break;
			}
			else if (c == '\t') 	c = ' ';
     b22:	99 30       	cpi	r25, 0x09	; 9
     b24:	09 f4       	brne	.+2      	; 0xb28 <usart0_getchar+0x6a>
     b26:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     b28:	89 2f       	mov	r24, r25
     b2a:	80 52       	subi	r24, 0x20	; 32
     b2c:	8f 35       	cpi	r24, 0x5F	; 95
     b2e:	10 f0       	brcs	.+4      	; 0xb34 <usart0_getchar+0x76>
     b30:	90 3a       	cpi	r25, 0xA0	; 160
     b32:	78 f0       	brcs	.+30     	; 0xb52 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     b34:	f1 e0       	ldi	r31, 0x01	; 1
     b36:	0c 3c       	cpi	r16, 0xCC	; 204
     b38:	1f 07       	cpc	r17, r31
     b3a:	19 f4       	brne	.+6      	; 0xb42 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     b3c:	b7 01       	movw	r22, r14
     b3e:	87 e0       	ldi	r24, 0x07	; 7
     b40:	05 c0       	rjmp	.+10     	; 0xb4c <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     b42:	f8 01       	movw	r30, r16
     b44:	91 93       	st	Z+, r25
     b46:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     b48:	b7 01       	movw	r22, r14
     b4a:	89 2f       	mov	r24, r25
     b4c:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
     b50:	c6 cf       	rjmp	.-116    	; 0xade <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     b52:	92 31       	cpi	r25, 0x12	; 18
     b54:	39 f1       	breq	.+78     	; 0xba4 <usart0_getchar+0xe6>
     b56:	93 31       	cpi	r25, 0x13	; 19
     b58:	38 f4       	brcc	.+14     	; 0xb68 <usart0_getchar+0xaa>
     b5a:	93 30       	cpi	r25, 0x03	; 3
     b5c:	09 f4       	brne	.+2      	; 0xb60 <usart0_getchar+0xa2>
     b5e:	6f c0       	rjmp	.+222    	; 0xc3e <usart0_getchar+0x180>
     b60:	98 30       	cpi	r25, 0x08	; 8
     b62:	09 f0       	breq	.+2      	; 0xb66 <usart0_getchar+0xa8>
     b64:	bc cf       	rjmp	.-136    	; 0xade <usart0_getchar+0x20>
     b66:	09 c0       	rjmp	.+18     	; 0xb7a <usart0_getchar+0xbc>
     b68:	97 31       	cpi	r25, 0x17	; 23
     b6a:	09 f4       	brne	.+2      	; 0xb6e <usart0_getchar+0xb0>
     b6c:	4b c0       	rjmp	.+150    	; 0xc04 <usart0_getchar+0x146>
     b6e:	9f 37       	cpi	r25, 0x7F	; 127
     b70:	21 f0       	breq	.+8      	; 0xb7a <usart0_getchar+0xbc>
     b72:	95 31       	cpi	r25, 0x15	; 21
     b74:	09 f0       	breq	.+2      	; 0xb78 <usart0_getchar+0xba>
     b76:	b3 cf       	rjmp	.-154    	; 0xade <usart0_getchar+0x20>
     b78:	32 c0       	rjmp	.+100    	; 0xbde <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     b7a:	f1 e0       	ldi	r31, 0x01	; 1
     b7c:	0e 34       	cpi	r16, 0x4E	; 78
     b7e:	1f 07       	cpc	r17, r31
     b80:	09 f0       	breq	.+2      	; 0xb84 <usart0_getchar+0xc6>
     b82:	08 f4       	brcc	.+2      	; 0xb86 <usart0_getchar+0xc8>
     b84:	ac cf       	rjmp	.-168    	; 0xade <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     b86:	b7 01       	movw	r22, r14
     b88:	88 e0       	ldi	r24, 0x08	; 8
     b8a:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
					usart0_putchar(' ', stream);
     b8e:	b7 01       	movw	r22, r14
     b90:	80 e2       	ldi	r24, 0x20	; 32
     b92:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
					usart0_putchar('\b', stream);
     b96:	b7 01       	movw	r22, r14
     b98:	88 e0       	ldi	r24, 0x08	; 8
     b9a:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
					cp--;
     b9e:	01 50       	subi	r16, 0x01	; 1
     ba0:	10 40       	sbci	r17, 0x00	; 0
     ba2:	9d cf       	rjmp	.-198    	; 0xade <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     ba4:	b7 01       	movw	r22, r14
     ba6:	8d e0       	ldi	r24, 0x0D	; 13
     ba8:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
     bac:	ce e4       	ldi	r28, 0x4E	; 78
     bae:	d1 e0       	ldi	r29, 0x01	; 1
     bb0:	04 c0       	rjmp	.+8      	; 0xbba <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     bb2:	b7 01       	movw	r22, r14
     bb4:	89 91       	ld	r24, Y+
     bb6:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     bba:	c0 17       	cp	r28, r16
     bbc:	d1 07       	cpc	r29, r17
     bbe:	c8 f3       	brcs	.-14     	; 0xbb2 <usart0_getchar+0xf4>
     bc0:	8e cf       	rjmp	.-228    	; 0xade <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     bc2:	b7 01       	movw	r22, r14
     bc4:	88 e0       	ldi	r24, 0x08	; 8
     bc6:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
					usart0_putchar(' ', stream);
     bca:	b7 01       	movw	r22, r14
     bcc:	80 e2       	ldi	r24, 0x20	; 32
     bce:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
					usart0_putchar('\b', stream);
     bd2:	b7 01       	movw	r22, r14
     bd4:	88 e0       	ldi	r24, 0x08	; 8
     bd6:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
					cp--;
     bda:	01 50       	subi	r16, 0x01	; 1
     bdc:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     bde:	81 e0       	ldi	r24, 0x01	; 1
     be0:	0e 34       	cpi	r16, 0x4E	; 78
     be2:	18 07       	cpc	r17, r24
     be4:	09 f0       	breq	.+2      	; 0xbe8 <usart0_getchar+0x12a>
     be6:	68 f7       	brcc	.-38     	; 0xbc2 <usart0_getchar+0x104>
     be8:	7a cf       	rjmp	.-268    	; 0xade <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     bea:	b7 01       	movw	r22, r14
     bec:	88 e0       	ldi	r24, 0x08	; 8
     bee:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
					usart0_putchar(' ', stream);
     bf2:	b7 01       	movw	r22, r14
     bf4:	80 e2       	ldi	r24, 0x20	; 32
     bf6:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
					usart0_putchar('\b', stream);
     bfa:	b7 01       	movw	r22, r14
     bfc:	88 e0       	ldi	r24, 0x08	; 8
     bfe:	0e 94 4e 05 	call	0xa9c	; 0xa9c <usart0_putchar>
     c02:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     c04:	e1 e0       	ldi	r30, 0x01	; 1
     c06:	0e 34       	cpi	r16, 0x4E	; 78
     c08:	1e 07       	cpc	r17, r30
     c0a:	09 f0       	breq	.+2      	; 0xc0e <usart0_getchar+0x150>
     c0c:	08 f4       	brcc	.+2      	; 0xc10 <usart0_getchar+0x152>
     c0e:	67 cf       	rjmp	.-306    	; 0xade <usart0_getchar+0x20>
     c10:	e8 01       	movw	r28, r16
     c12:	8a 91       	ld	r24, -Y
     c14:	80 32       	cpi	r24, 0x20	; 32
     c16:	49 f7       	brne	.-46     	; 0xbea <usart0_getchar+0x12c>
     c18:	62 cf       	rjmp	.-316    	; 0xade <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     c1a:	e0 91 4c 01 	lds	r30, 0x014C
     c1e:	f0 91 4d 01 	lds	r31, 0x014D
     c22:	81 91       	ld	r24, Z+
     c24:	f0 93 4d 01 	sts	0x014D, r31
     c28:	e0 93 4c 01 	sts	0x014C, r30
	if (c == '\n')	rxp = 0;
     c2c:	8a 30       	cpi	r24, 0x0A	; 10
     c2e:	21 f4       	brne	.+8      	; 0xc38 <usart0_getchar+0x17a>
     c30:	10 92 4d 01 	sts	0x014D, r1
     c34:	10 92 4c 01 	sts	0x014C, r1
	return c;
     c38:	28 2f       	mov	r18, r24
     c3a:	30 e0       	ldi	r19, 0x00	; 0
     c3c:	02 c0       	rjmp	.+4      	; 0xc42 <usart0_getchar+0x184>
     c3e:	2f ef       	ldi	r18, 0xFF	; 255
     c40:	3f ef       	ldi	r19, 0xFF	; 255
}
     c42:	c9 01       	movw	r24, r18
     c44:	df 91       	pop	r29
     c46:	cf 91       	pop	r28
     c48:	1f 91       	pop	r17
     c4a:	0f 91       	pop	r16
     c4c:	ff 90       	pop	r15
     c4e:	ef 90       	pop	r14
     c50:	08 95       	ret

00000c52 <usart_init>:

ISR(USART0_UDRE_vect) {
}
*/

void usart_init(void) {
     c52:	e4 e6       	ldi	r30, 0x64	; 100
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	80 81       	ld	r24, Z
     c58:	8d 7f       	andi	r24, 0xFD	; 253
     c5a:	80 83       	st	Z, r24
	power_usart0_enable();

	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     c5c:	89 e1       	ldi	r24, 0x19	; 25
     c5e:	90 e0       	ldi	r25, 0x00	; 0
     c60:	90 93 c5 00 	sts	0x00C5, r25
     c64:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     c68:	e0 ec       	ldi	r30, 0xC0	; 192
     c6a:	f0 e0       	ldi	r31, 0x00	; 0
     c6c:	80 81       	ld	r24, Z
     c6e:	8d 7f       	andi	r24, 0xFD	; 253
     c70:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     c72:	e1 ec       	ldi	r30, 0xC1	; 193
     c74:	f0 e0       	ldi	r31, 0x00	; 0
     c76:	88 e1       	ldi	r24, 0x18	; 24
     c78:	80 83       	st	Z, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	UCSR0B |=(1<<RXCIE0);
     c7a:	80 81       	ld	r24, Z
     c7c:	80 68       	ori	r24, 0x80	; 128
     c7e:	80 83       	st	Z, r24
	//UCSR0B |=(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     c80:	86 e0       	ldi	r24, 0x06	; 6
     c82:	80 93 c2 00 	sts	0x00C2, r24
	
	stdout=stdin=&usart0_stdio;
     c86:	82 e1       	ldi	r24, 0x12	; 18
     c88:	91 e0       	ldi	r25, 0x01	; 1
     c8a:	90 93 ec 01 	sts	0x01EC, r25
     c8e:	80 93 eb 01 	sts	0x01EB, r24
     c92:	90 93 ee 01 	sts	0x01EE, r25
     c96:	80 93 ed 01 	sts	0x01ED, r24
	printf_P(PSTR("\nusart: init usart0\t[done]"));
     c9a:	86 eb       	ldi	r24, 0xB6	; 182
     c9c:	91 e0       	ldi	r25, 0x01	; 1
     c9e:	9f 93       	push	r25
     ca0:	8f 93       	push	r24
     ca2:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     ca6:	0f 90       	pop	r0
     ca8:	0f 90       	pop	r0
}
     caa:	08 95       	ret

00000cac <__vector_13>:
  UDR0 = c;
  return 0;
}


ISR(USART0_RX_vect) {
     cac:	1f 92       	push	r1
     cae:	0f 92       	push	r0
     cb0:	0f b6       	in	r0, 0x3f	; 63
     cb2:	0f 92       	push	r0
     cb4:	11 24       	eor	r1, r1
     cb6:	0f 93       	push	r16
     cb8:	1f 93       	push	r17
     cba:	2f 93       	push	r18
     cbc:	3f 93       	push	r19
     cbe:	4f 93       	push	r20
     cc0:	5f 93       	push	r21
     cc2:	6f 93       	push	r22
     cc4:	7f 93       	push	r23
     cc6:	8f 93       	push	r24
     cc8:	9f 93       	push	r25
     cca:	af 93       	push	r26
     ccc:	bf 93       	push	r27
     cce:	ef 93       	push	r30
     cd0:	ff 93       	push	r31
	//UDR0=q_pop(rx_queue);
	char c = UDR0;
     cd2:	00 91 c6 00 	lds	r16, 0x00C6
	printf_P(PSTR("\nRX_vect got char: %c"),c);
     cd6:	10 e0       	ldi	r17, 0x00	; 0
     cd8:	1f 93       	push	r17
     cda:	0f 93       	push	r16
     cdc:	80 ee       	ldi	r24, 0xE0	; 224
     cde:	91 e0       	ldi	r25, 0x01	; 1
     ce0:	9f 93       	push	r25
     ce2:	8f 93       	push	r24
     ce4:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
	if		(toupper(c)=='T')
     ce8:	c8 01       	movw	r24, r16
     cea:	0e 94 cc 0b 	call	0x1798	; 0x1798 <toupper>
     cee:	0f 90       	pop	r0
     cf0:	0f 90       	pop	r0
     cf2:	0f 90       	pop	r0
     cf4:	0f 90       	pop	r0
     cf6:	84 35       	cpi	r24, 0x54	; 84
     cf8:	91 05       	cpc	r25, r1
     cfa:	11 f4       	brne	.+4      	; 0xd00 <__vector_13+0x54>
		c_mode=TEST;
     cfc:	81 e0       	ldi	r24, 0x01	; 1
     cfe:	04 c0       	rjmp	.+8      	; 0xd08 <__vector_13+0x5c>
	else if	(toupper(c)=='F')
     d00:	86 34       	cpi	r24, 0x46	; 70
     d02:	91 05       	cpc	r25, r1
     d04:	21 f4       	brne	.+8      	; 0xd0e <__vector_13+0x62>
		c_mode=FOLLOW;
     d06:	82 e0       	ldi	r24, 0x02	; 2
     d08:	80 93 4b 01 	sts	0x014B, r24
     d0c:	05 c0       	rjmp	.+10     	; 0xd18 <__vector_13+0x6c>
	else if	(toupper(c)=='W')
     d0e:	87 35       	cpi	r24, 0x57	; 87
     d10:	91 05       	cpc	r25, r1
     d12:	11 f4       	brne	.+4      	; 0xd18 <__vector_13+0x6c>
		c_mode=WAIT;
     d14:	10 92 4b 01 	sts	0x014B, r1
	printf_P(PSTR("\nMode now: %d\n"),c_mode);
     d18:	80 91 4b 01 	lds	r24, 0x014B
     d1c:	90 e0       	ldi	r25, 0x00	; 0
     d1e:	9f 93       	push	r25
     d20:	8f 93       	push	r24
     d22:	81 ed       	ldi	r24, 0xD1	; 209
     d24:	91 e0       	ldi	r25, 0x01	; 1
     d26:	9f 93       	push	r25
     d28:	8f 93       	push	r24
     d2a:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     d2e:	0f 90       	pop	r0
     d30:	0f 90       	pop	r0
     d32:	0f 90       	pop	r0
     d34:	0f 90       	pop	r0
}
     d36:	ff 91       	pop	r31
     d38:	ef 91       	pop	r30
     d3a:	bf 91       	pop	r27
     d3c:	af 91       	pop	r26
     d3e:	9f 91       	pop	r25
     d40:	8f 91       	pop	r24
     d42:	7f 91       	pop	r23
     d44:	6f 91       	pop	r22
     d46:	5f 91       	pop	r21
     d48:	4f 91       	pop	r20
     d4a:	3f 91       	pop	r19
     d4c:	2f 91       	pop	r18
     d4e:	1f 91       	pop	r17
     d50:	0f 91       	pop	r16
     d52:	0f 90       	pop	r0
     d54:	0f be       	out	0x3f, r0	; 63
     d56:	0f 90       	pop	r0
     d58:	1f 90       	pop	r1
     d5a:	18 95       	reti

00000d5c <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     d5c:	1f 92       	push	r1
     d5e:	0f 92       	push	r0
     d60:	0f b6       	in	r0, 0x3f	; 63
     d62:	0f 92       	push	r0
     d64:	11 24       	eor	r1, r1
     d66:	8f 93       	push	r24
	timer_2_dir=UP;
     d68:	81 e0       	ldi	r24, 0x01	; 1
     d6a:	80 93 cf 01 	sts	0x01CF, r24
}
     d6e:	8f 91       	pop	r24
     d70:	0f 90       	pop	r0
     d72:	0f be       	out	0x3f, r0	; 63
     d74:	0f 90       	pop	r0
     d76:	1f 90       	pop	r1
     d78:	18 95       	reti

00000d7a <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     d7a:	1f 92       	push	r1
     d7c:	0f 92       	push	r0
     d7e:	0f b6       	in	r0, 0x3f	; 63
     d80:	0f 92       	push	r0
     d82:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     d84:	10 92 cf 01 	sts	0x01CF, r1
}
     d88:	0f 90       	pop	r0
     d8a:	0f be       	out	0x3f, r0	; 63
     d8c:	0f 90       	pop	r0
     d8e:	1f 90       	pop	r1
     d90:	18 95       	reti

00000d92 <__vector_7>:

/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     d92:	1f 92       	push	r1
     d94:	0f 92       	push	r0
     d96:	0f b6       	in	r0, 0x3f	; 63
     d98:	0f 92       	push	r0
     d9a:	11 24       	eor	r1, r1
     d9c:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     d9e:	80 91 cf 01 	lds	r24, 0x01CF
     da2:	88 23       	and	r24, r24
     da4:	11 f4       	brne	.+4      	; 0xdaa <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     da6:	2a 98       	cbi	0x05, 2	; 5
     da8:	01 c0       	rjmp	.+2      	; 0xdac <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     daa:	2a 9a       	sbi	0x05, 2	; 5
		
}
     dac:	8f 91       	pop	r24
     dae:	0f 90       	pop	r0
     db0:	0f be       	out	0x3f, r0	; 63
     db2:	0f 90       	pop	r0
     db4:	1f 90       	pop	r1
     db6:	18 95       	reti

00000db8 <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     db8:	1f 92       	push	r1
     dba:	0f 92       	push	r0
     dbc:	0f b6       	in	r0, 0x3f	; 63
     dbe:	0f 92       	push	r0
     dc0:	11 24       	eor	r1, r1
     dc2:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     dc4:	80 91 cf 01 	lds	r24, 0x01CF
     dc8:	88 23       	and	r24, r24
     dca:	11 f4       	brne	.+4      	; 0xdd0 <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     dcc:	2b 98       	cbi	0x05, 3	; 5
     dce:	01 c0       	rjmp	.+2      	; 0xdd2 <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     dd0:	2b 9a       	sbi	0x05, 3	; 5
}
     dd2:	8f 91       	pop	r24
     dd4:	0f 90       	pop	r0
     dd6:	0f be       	out	0x3f, r0	; 63
     dd8:	0f 90       	pop	r0
     dda:	1f 90       	pop	r1
     ddc:	18 95       	reti

00000dde <timer1_init>:
		printf("\n\tT: %ds\n",sec);
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}

void timer1_init(void) { // Runs the PWMs
     dde:	8a e2       	ldi	r24, 0x2A	; 42
     de0:	92 e0       	ldi	r25, 0x02	; 2
     de2:	9f 93       	push	r25
     de4:	8f 93       	push	r24
     de6:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (uint8_t) (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (uint8_t) (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     dea:	e0 e8       	ldi	r30, 0x80	; 128
     dec:	f0 e0       	ldi	r31, 0x00	; 0
     dee:	80 81       	ld	r24, Z
     df0:	8f 70       	andi	r24, 0x0F	; 15
     df2:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
     df4:	80 81       	ld	r24, Z
     df6:	8c 7f       	andi	r24, 0xFC	; 252
     df8:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     dfa:	e1 e8       	ldi	r30, 0x81	; 129
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	80 62       	ori	r24, 0x20	; 32
     e02:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     e04:	80 81       	ld	r24, Z
     e06:	80 61       	ori	r24, 0x10	; 16
     e08:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     e0a:	80 81       	ld	r24, Z
     e0c:	87 7f       	andi	r24, 0xF7	; 247
     e0e:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B|= (uint8_t)(1<<ICNC1);
     e10:	80 81       	ld	r24, Z
     e12:	80 68       	ori	r24, 0x80	; 128
     e14:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     e16:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     e18:	f8 94       	cli
		ICR1=0xFFFF;
     e1a:	8f ef       	ldi	r24, 0xFF	; 255
     e1c:	9f ef       	ldi	r25, 0xFF	; 255
     e1e:	90 93 87 00 	sts	0x0087, r25
     e22:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     e26:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     e28:	e1 e8       	ldi	r30, 0x81	; 129
     e2a:	f0 e0       	ldi	r31, 0x00	; 0
     e2c:	80 81       	ld	r24, Z
     e2e:	89 7f       	andi	r24, 0xF9	; 249
     e30:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     e32:	80 81       	ld	r24, Z
     e34:	81 60       	ori	r24, 0x01	; 1
     e36:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// disable the interupts (probably done by default).
	TIMSK1&= (uint8_t)~((1<<ICIE1)|(1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     e38:	ef e6       	ldi	r30, 0x6F	; 111
     e3a:	f0 e0       	ldi	r31, 0x00	; 0
     e3c:	80 81       	ld	r24, Z
     e3e:	88 7d       	andi	r24, 0xD8	; 216
     e40:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     e42:	84 b1       	in	r24, 0x04	; 4
     e44:	8c 60       	ori	r24, 0x0C	; 12
     e46:	84 b9       	out	0x04, r24	; 4
	
	printf_P(PSTR("\t[done]"));
     e48:	82 e2       	ldi	r24, 0x22	; 34
     e4a:	92 e0       	ldi	r25, 0x02	; 2
     e4c:	9f 93       	push	r25
     e4e:	8f 93       	push	r24
     e50:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     e54:	0f 90       	pop	r0
     e56:	0f 90       	pop	r0
     e58:	0f 90       	pop	r0
     e5a:	0f 90       	pop	r0
}
     e5c:	08 95       	ret

00000e5e <timer2_init>:
#include <avr/interrupt.h>
#include <stdio.h>
#include <avr/pgmspace.h>


void timer2_init(void) {
     e5e:	88 e4       	ldi	r24, 0x48	; 72
     e60:	92 e0       	ldi	r25, 0x02	; 2
     e62:	9f 93       	push	r25
     e64:	8f 93       	push	r24
     e66:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
     e6a:	80 91 70 00 	lds	r24, 0x0070
     e6e:	8c 7f       	andi	r24, 0xFC	; 252
     e70:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
     e74:	80 91 b6 00 	lds	r24, 0x00B6
     e78:	8f 7e       	andi	r24, 0xEF	; 239
     e7a:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
     e7e:	80 91 b6 00 	lds	r24, 0x00B6
     e82:	88 60       	ori	r24, 0x08	; 8
     e84:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
     e88:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
     e8c:	80 91 b0 00 	lds	r24, 0x00B0
     e90:	8f 77       	andi	r24, 0x7F	; 127
     e92:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
     e96:	80 91 b0 00 	lds	r24, 0x00B0
     e9a:	87 7b       	andi	r24, 0xB7	; 183
     e9c:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
     ea0:	80 91 b0 00 	lds	r24, 0x00B0
     ea4:	8f 7c       	andi	r24, 0xCF	; 207
     ea6:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
     eaa:	80 91 b0 00 	lds	r24, 0x00B0
     eae:	85 60       	ori	r24, 0x05	; 5
     eb0:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
     eb4:	80 91 b0 00 	lds	r24, 0x00B0
     eb8:	8d 7f       	andi	r24, 0xFD	; 253
     eba:	80 93 b0 00 	sts	0x00B0, r24
     ebe:	0f 90       	pop	r0
     ec0:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
     ec2:	80 91 b6 00 	lds	r24, 0x00B6
     ec6:	82 fd       	sbrc	r24, 2
     ec8:	fc cf       	rjmp	.-8      	; 0xec2 <timer2_init+0x64>
	loop_until_bit_is_clear(ASSR,OCR2UB);
     eca:	80 91 b6 00 	lds	r24, 0x00B6
     ece:	81 fd       	sbrc	r24, 1
     ed0:	fc cf       	rjmp	.-8      	; 0xeca <timer2_init+0x6c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
     ed2:	80 91 b6 00 	lds	r24, 0x00B6
     ed6:	80 fd       	sbrc	r24, 0
     ed8:	fc cf       	rjmp	.-8      	; 0xed2 <timer2_init+0x74>
	
	// Enable overflow interrupt, disable match.
	TIMSK2|= (1<<TOIE2);
     eda:	80 91 70 00 	lds	r24, 0x0070
     ede:	81 60       	ori	r24, 0x01	; 1
     ee0:	80 93 70 00 	sts	0x0070, r24
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	printf_P(PSTR("\t[done]"));
     ee4:	80 e4       	ldi	r24, 0x40	; 64
     ee6:	92 e0       	ldi	r25, 0x02	; 2
     ee8:	9f 93       	push	r25
     eea:	8f 93       	push	r24
     eec:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     ef0:	0f 90       	pop	r0
     ef2:	0f 90       	pop	r0
}
     ef4:	08 95       	ret

00000ef6 <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
     ef6:	8c e0       	ldi	r24, 0x0C	; 12
     ef8:	92 e0       	ldi	r25, 0x02	; 2
     efa:	9f 93       	push	r25
     efc:	8f 93       	push	r24
     efe:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
	printf_P(PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
     f02:	0e 94 ef 06 	call	0xdde	; 0xdde <timer1_init>
	timer2_init(); //RTC
     f06:	0e 94 2f 07 	call	0xe5e	; 0xe5e <timer2_init>
	printf_P(PSTR("\ntimers: init:\t[done]"));
     f0a:	86 ef       	ldi	r24, 0xF6	; 246
     f0c:	91 e0       	ldi	r25, 0x01	; 1
     f0e:	9f 93       	push	r25
     f10:	8f 93       	push	r24
     f12:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     f16:	0f 90       	pop	r0
     f18:	0f 90       	pop	r0
     f1a:	0f 90       	pop	r0
     f1c:	0f 90       	pop	r0
	
}
     f1e:	08 95       	ret

00000f20 <__vector_5>:
	printf_P(PSTR("\t[done]"));
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     f20:	1f 92       	push	r1
     f22:	0f 92       	push	r0
     f24:	0f b6       	in	r0, 0x3f	; 63
     f26:	0f 92       	push	r0
     f28:	11 24       	eor	r1, r1
     f2a:	2f 93       	push	r18
     f2c:	3f 93       	push	r19
     f2e:	4f 93       	push	r20
     f30:	5f 93       	push	r21
     f32:	6f 93       	push	r22
     f34:	7f 93       	push	r23
     f36:	8f 93       	push	r24
     f38:	9f 93       	push	r25
     f3a:	af 93       	push	r26
     f3c:	bf 93       	push	r27
     f3e:	ef 93       	push	r30
     f40:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     f42:	80 91 cd 01 	lds	r24, 0x01CD
     f46:	90 91 ce 01 	lds	r25, 0x01CE
     f4a:	01 96       	adiw	r24, 0x01	; 1
     f4c:	90 93 ce 01 	sts	0x01CE, r25
     f50:	80 93 cd 01 	sts	0x01CD, r24
	//1 Hz (16/16)
	if (c_mode==WAIT)
		printf("\n\tT: %ds\n",sec);
     f54:	9f 93       	push	r25
     f56:	8f 93       	push	r24
     f58:	80 e2       	ldi	r24, 0x20	; 32
     f5a:	91 e0       	ldi	r25, 0x01	; 1
     f5c:	9f 93       	push	r25
     f5e:	8f 93       	push	r24
     f60:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
     f64:	0f 90       	pop	r0
     f66:	0f 90       	pop	r0
     f68:	0f 90       	pop	r0
     f6a:	0f 90       	pop	r0
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}
     f6c:	ff 91       	pop	r31
     f6e:	ef 91       	pop	r30
     f70:	bf 91       	pop	r27
     f72:	af 91       	pop	r26
     f74:	9f 91       	pop	r25
     f76:	8f 91       	pop	r24
     f78:	7f 91       	pop	r23
     f7a:	6f 91       	pop	r22
     f7c:	5f 91       	pop	r21
     f7e:	4f 91       	pop	r20
     f80:	3f 91       	pop	r19
     f82:	2f 91       	pop	r18
     f84:	0f 90       	pop	r0
     f86:	0f be       	out	0x3f, r0	; 63
     f88:	0f 90       	pop	r0
     f8a:	1f 90       	pop	r1
     f8c:	18 95       	reti

00000f8e <motor_set_speed>:
		temp=0;
	}
	return temp;
}

void motor_set_speed(uint16_t speed, uint8_t motor) {
     f8e:	66 23       	and	r22, r22
     f90:	31 f4       	brne	.+12     	; 0xf9e <motor_set_speed+0x10>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f92:	f8 94       	cli
	if		(motor==LEFT)
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
     f94:	90 93 89 00 	sts	0x0089, r25
     f98:	80 93 88 00 	sts	0x0088, r24
     f9c:	07 c0       	rjmp	.+14     	; 0xfac <motor_set_speed+0x1e>
	}
	else if (motor==RIGHT)
     f9e:	61 30       	cpi	r22, 0x01	; 1
     fa0:	39 f4       	brne	.+14     	; 0xfb0 <motor_set_speed+0x22>
     fa2:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
     fa4:	90 93 8b 00 	sts	0x008B, r25
     fa8:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     fac:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     fae:	08 95       	ret
	}
	else 
		error_invalid_motor(motor);
     fb0:	86 e2       	ldi	r24, 0x26	; 38
     fb2:	90 e0       	ldi	r25, 0x00	; 0
     fb4:	9f 93       	push	r25
     fb6:	8f 93       	push	r24
     fb8:	86 2f       	mov	r24, r22
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	9f 93       	push	r25
     fbe:	8f 93       	push	r24
     fc0:	8c e8       	ldi	r24, 0x8C	; 140
     fc2:	92 e0       	ldi	r25, 0x02	; 2
     fc4:	9f 93       	push	r25
     fc6:	8f 93       	push	r24
     fc8:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
     fcc:	8d b7       	in	r24, 0x3d	; 61
     fce:	9e b7       	in	r25, 0x3e	; 62
     fd0:	06 96       	adiw	r24, 0x06	; 6
     fd2:	0f b6       	in	r0, 0x3f	; 63
     fd4:	f8 94       	cli
     fd6:	9e bf       	out	0x3e, r25	; 62
     fd8:	0f be       	out	0x3f, r0	; 63
     fda:	8d bf       	out	0x3d, r24	; 61
     fdc:	08 95       	ret

00000fde <lf_full_speed>:
	}
	else
		motor_set_speed(c_speed[RIGHT]+inc,RIGHT);
}

void lf_full_speed(void) {
     fde:	60 e0       	ldi	r22, 0x00	; 0
     fe0:	8f ef       	ldi	r24, 0xFF	; 255
     fe2:	9f ef       	ldi	r25, 0xFF	; 255
     fe4:	0e 94 c7 07 	call	0xf8e	; 0xf8e <motor_set_speed>
	motor_set_speed(LF_MAX_SPEED,LEFT);
	motor_set_speed(LF_MAX_SPEED,RIGHT);
     fe8:	61 e0       	ldi	r22, 0x01	; 1
     fea:	8f ef       	ldi	r24, 0xFF	; 255
     fec:	9f ef       	ldi	r25, 0xFF	; 255
     fee:	0e 94 c7 07 	call	0xf8e	; 0xf8e <motor_set_speed>
}
     ff2:	08 95       	ret

00000ff4 <motor_get_speed>:
#include <util/atomic.h>
#include <avr/pgmspace.h>

#define error_invalid_motor(_m) printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),_m,__LINE__)

uint16_t motor_get_speed(uint8_t motor) {
     ff4:	28 2f       	mov	r18, r24
	uint16_t temp;
	if		(motor==LEFT)
     ff6:	88 23       	and	r24, r24
     ff8:	31 f4       	brne	.+12     	; 0x1006 <motor_get_speed+0x12>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ffa:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
     ffc:	20 91 88 00 	lds	r18, 0x0088
    1000:	30 91 89 00 	lds	r19, 0x0089
    1004:	07 c0       	rjmp	.+14     	; 0x1014 <motor_get_speed+0x20>
	}
	else if	(motor==RIGHT)
    1006:	81 30       	cpi	r24, 0x01	; 1
    1008:	39 f4       	brne	.+14     	; 0x1018 <motor_get_speed+0x24>
    100a:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    100c:	20 91 8a 00 	lds	r18, 0x008A
    1010:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1014:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1016:	18 c0       	rjmp	.+48     	; 0x1048 <motor_get_speed+0x54>
	}
	else {
		error_invalid_motor(motor);
    1018:	86 e1       	ldi	r24, 0x16	; 22
    101a:	90 e0       	ldi	r25, 0x00	; 0
    101c:	9f 93       	push	r25
    101e:	8f 93       	push	r24
    1020:	82 2f       	mov	r24, r18
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	9f 93       	push	r25
    1026:	8f 93       	push	r24
    1028:	8a eb       	ldi	r24, 0xBA	; 186
    102a:	92 e0       	ldi	r25, 0x02	; 2
    102c:	9f 93       	push	r25
    102e:	8f 93       	push	r24
    1030:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
    1034:	20 e0       	ldi	r18, 0x00	; 0
    1036:	30 e0       	ldi	r19, 0x00	; 0
    1038:	8d b7       	in	r24, 0x3d	; 61
    103a:	9e b7       	in	r25, 0x3e	; 62
    103c:	06 96       	adiw	r24, 0x06	; 6
    103e:	0f b6       	in	r0, 0x3f	; 63
    1040:	f8 94       	cli
    1042:	9e bf       	out	0x3e, r25	; 62
    1044:	0f be       	out	0x3f, r0	; 63
    1046:	8d bf       	out	0x3d, r24	; 61
		temp=0;
	}
	return temp;
}
    1048:	c9 01       	movw	r24, r18
    104a:	08 95       	ret

0000104c <lf_turn_right_inc>:
			motor_set_speed(c_speed[RIGHT]-(inc-speed_diff_L),RIGHT);
	}
	else
		motor_set_speed(c_speed[LEFT]+inc,LEFT);
}
void lf_turn_right_inc(uint16_t inc) {
    104c:	0f 93       	push	r16
    104e:	1f 93       	push	r17
    1050:	8c 01       	movw	r16, r24
	uint16_t c_speed [2] = {motor_get_speed(LEFT),motor_get_speed(RIGHT)};
    1052:	80 e0       	ldi	r24, 0x00	; 0
    1054:	0e 94 fa 07 	call	0xff4	; 0xff4 <motor_get_speed>
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	0e 94 fa 07 	call	0xff4	; 0xff4 <motor_get_speed>
			motor_set_speed(LF_MIN_SPEED,LEFT);
		else
			motor_set_speed(c_speed[LEFT]-(inc-speed_diff_R),LEFT);
	}
	else
		motor_set_speed(c_speed[RIGHT]+inc,RIGHT);
    105e:	61 e0       	ldi	r22, 0x01	; 1
    1060:	80 0f       	add	r24, r16
    1062:	91 1f       	adc	r25, r17
    1064:	0e 94 c7 07 	call	0xf8e	; 0xf8e <motor_set_speed>
}
    1068:	1f 91       	pop	r17
    106a:	0f 91       	pop	r16
    106c:	08 95       	ret

0000106e <lf_turn_left_inc>:
	
}
*/

// These suck. Fix them.
void lf_turn_left_inc(uint16_t inc) {
    106e:	ef 92       	push	r14
    1070:	ff 92       	push	r15
    1072:	0f 93       	push	r16
    1074:	1f 93       	push	r17
    1076:	7c 01       	movw	r14, r24
	uint16_t c_speed [2] = {motor_get_speed(LEFT),motor_get_speed(RIGHT)};
    1078:	80 e0       	ldi	r24, 0x00	; 0
    107a:	0e 94 fa 07 	call	0xff4	; 0xff4 <motor_get_speed>
    107e:	8c 01       	movw	r16, r24
    1080:	81 e0       	ldi	r24, 0x01	; 1
    1082:	0e 94 fa 07 	call	0xff4	; 0xff4 <motor_get_speed>
			motor_set_speed(LF_MIN_SPEED,RIGHT);
		else
			motor_set_speed(c_speed[RIGHT]-(inc-speed_diff_L),RIGHT);
	}
	else
		motor_set_speed(c_speed[LEFT]+inc,LEFT);
    1086:	60 e0       	ldi	r22, 0x00	; 0
    1088:	c7 01       	movw	r24, r14
    108a:	80 0f       	add	r24, r16
    108c:	91 1f       	adc	r25, r17
    108e:	0e 94 c7 07 	call	0xf8e	; 0xf8e <motor_set_speed>
}
    1092:	1f 91       	pop	r17
    1094:	0f 91       	pop	r16
    1096:	ff 90       	pop	r15
    1098:	ef 90       	pop	r14
    109a:	08 95       	ret

0000109c <motor_mode>:
	}
	else 
		error_invalid_motor(motor);
}

uint8_t motor_mode(uint8_t mode, uint8_t motor) {
    109c:	cf 93       	push	r28
    109e:	df 93       	push	r29
    10a0:	78 2f       	mov	r23, r24
	static uint8_t c_modes[2]; //=0;
	uint8_t M_IN1,M_IN2;
	uint8_t * c_mode;
	if (motor==LEFT) {
    10a2:	66 23       	and	r22, r22
    10a4:	b9 f0       	breq	.+46     	; 0x10d4 <motor_mode+0x38>
		M_IN1=M_LIN1;
		M_IN2=M_LIN2;
		c_mode=&c_modes[LEFT];
	}
	else if (motor==RIGHT){
    10a6:	61 30       	cpi	r22, 0x01	; 1
    10a8:	29 f4       	brne	.+10     	; 0x10b4 <motor_mode+0x18>
    10aa:	55 e0       	ldi	r21, 0x05	; 5
    10ac:	e7 e0       	ldi	r30, 0x07	; 7
    10ae:	c1 ed       	ldi	r28, 0xD1	; 209
    10b0:	d1 e0       	ldi	r29, 0x01	; 1
    10b2:	14 c0       	rjmp	.+40     	; 0x10dc <motor_mode+0x40>
		M_IN1=M_RIN1;
		M_IN2=M_RIN2;
		c_mode=&c_modes[RIGHT];
	}
	else {
		error_invalid_motor(motor);
    10b4:	88 e3       	ldi	r24, 0x38	; 56
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	9f 93       	push	r25
    10ba:	8f 93       	push	r24
    10bc:	86 2f       	mov	r24, r22
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	9f 93       	push	r25
    10c2:	8f 93       	push	r24
    10c4:	8e e5       	ldi	r24, 0x5E	; 94
    10c6:	92 e0       	ldi	r25, 0x02	; 2
    10c8:	9f 93       	push	r25
    10ca:	8f 93       	push	r24
    10cc:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <printf_P>
    10d0:	87 e0       	ldi	r24, 0x07	; 7
    10d2:	6e c0       	rjmp	.+220    	; 0x11b0 <motor_mode+0x114>
		return MOTOR_MODE_ERROR;
    10d4:	51 e0       	ldi	r21, 0x01	; 1
    10d6:	e3 e0       	ldi	r30, 0x03	; 3
    10d8:	c0 ed       	ldi	r28, 0xD0	; 208
    10da:	d1 e0       	ldi	r29, 0x01	; 1
	}
	
	if 	(mode == MOTOR_MODE_CCW ) {
    10dc:	72 30       	cpi	r23, 0x02	; 2
    10de:	a1 f4       	brne	.+40     	; 0x1108 <motor_mode+0x6c>
		MOTOR_CTL_PORT&=~(1<<M_IN1); // IN1 = L, IN2 = H
    10e0:	4b b1       	in	r20, 0x0b	; 11
    10e2:	21 e0       	ldi	r18, 0x01	; 1
    10e4:	30 e0       	ldi	r19, 0x00	; 0
    10e6:	c9 01       	movw	r24, r18
    10e8:	02 c0       	rjmp	.+4      	; 0x10ee <motor_mode+0x52>
    10ea:	88 0f       	add	r24, r24
    10ec:	99 1f       	adc	r25, r25
    10ee:	5a 95       	dec	r21
    10f0:	e2 f7       	brpl	.-8      	; 0x10ea <motor_mode+0x4e>
    10f2:	80 95       	com	r24
    10f4:	84 23       	and	r24, r20
    10f6:	8b b9       	out	0x0b, r24	; 11
		MOTOR_CTL_PORT|=(1<<M_IN2);
    10f8:	8b b1       	in	r24, 0x0b	; 11
    10fa:	02 c0       	rjmp	.+4      	; 0x1100 <motor_mode+0x64>
    10fc:	22 0f       	add	r18, r18
    10fe:	33 1f       	adc	r19, r19
    1100:	ea 95       	dec	r30
    1102:	e2 f7       	brpl	.-8      	; 0x10fc <motor_mode+0x60>
    1104:	82 2b       	or	r24, r18
    1106:	29 c0       	rjmp	.+82     	; 0x115a <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    1108:	71 30       	cpi	r23, 0x01	; 1
    110a:	a1 f4       	brne	.+40     	; 0x1134 <motor_mode+0x98>
		MOTOR_CTL_PORT|=(1<<M_IN1);
    110c:	4b b1       	in	r20, 0x0b	; 11
    110e:	81 e0       	ldi	r24, 0x01	; 1
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	9c 01       	movw	r18, r24
    1114:	02 c0       	rjmp	.+4      	; 0x111a <motor_mode+0x7e>
    1116:	22 0f       	add	r18, r18
    1118:	33 1f       	adc	r19, r19
    111a:	5a 95       	dec	r21
    111c:	e2 f7       	brpl	.-8      	; 0x1116 <motor_mode+0x7a>
    111e:	42 2b       	or	r20, r18
    1120:	4b b9       	out	0x0b, r20	; 11
		MOTOR_CTL_PORT&=~(1<<M_IN2); // IN1 = H, IN2 = L
    1122:	2b b1       	in	r18, 0x0b	; 11
    1124:	02 c0       	rjmp	.+4      	; 0x112a <motor_mode+0x8e>
    1126:	88 0f       	add	r24, r24
    1128:	99 1f       	adc	r25, r25
    112a:	ea 95       	dec	r30
    112c:	e2 f7       	brpl	.-8      	; 0x1126 <motor_mode+0x8a>
    112e:	80 95       	com	r24
    1130:	82 23       	and	r24, r18
    1132:	13 c0       	rjmp	.+38     	; 0x115a <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    1134:	73 30       	cpi	r23, 0x03	; 3
    1136:	99 f4       	brne	.+38     	; 0x115e <motor_mode+0xc2>
		MOTOR_CTL_PORT&=~((1<<M_IN1)|(1<<M_IN2)); // IN1 = L, IN2 = L
    1138:	4b b1       	in	r20, 0x0b	; 11
    113a:	21 e0       	ldi	r18, 0x01	; 1
    113c:	30 e0       	ldi	r19, 0x00	; 0
    113e:	c9 01       	movw	r24, r18
    1140:	02 c0       	rjmp	.+4      	; 0x1146 <motor_mode+0xaa>
    1142:	88 0f       	add	r24, r24
    1144:	99 1f       	adc	r25, r25
    1146:	ea 95       	dec	r30
    1148:	e2 f7       	brpl	.-8      	; 0x1142 <motor_mode+0xa6>
    114a:	02 c0       	rjmp	.+4      	; 0x1150 <motor_mode+0xb4>
    114c:	22 0f       	add	r18, r18
    114e:	33 1f       	adc	r19, r19
    1150:	5a 95       	dec	r21
    1152:	e2 f7       	brpl	.-8      	; 0x114c <motor_mode+0xb0>
    1154:	82 2b       	or	r24, r18
    1156:	80 95       	com	r24
    1158:	84 23       	and	r24, r20
    115a:	8b b9       	out	0x0b, r24	; 11
    115c:	14 c0       	rjmp	.+40     	; 0x1186 <motor_mode+0xea>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    115e:	74 30       	cpi	r23, 0x04	; 4
    1160:	99 f4       	brne	.+38     	; 0x1188 <motor_mode+0xec>
		MOTOR_CTL_PORT|=(1<<M_IN1)|(1<<M_IN2); // IN1 = H, IN2 = H
    1162:	8b b1       	in	r24, 0x0b	; 11
    1164:	21 e0       	ldi	r18, 0x01	; 1
    1166:	30 e0       	ldi	r19, 0x00	; 0
    1168:	d9 01       	movw	r26, r18
    116a:	02 c0       	rjmp	.+4      	; 0x1170 <motor_mode+0xd4>
    116c:	aa 0f       	add	r26, r26
    116e:	bb 1f       	adc	r27, r27
    1170:	5a 95       	dec	r21
    1172:	e2 f7       	brpl	.-8      	; 0x116c <motor_mode+0xd0>
    1174:	ad 01       	movw	r20, r26
    1176:	02 c0       	rjmp	.+4      	; 0x117c <motor_mode+0xe0>
    1178:	22 0f       	add	r18, r18
    117a:	33 1f       	adc	r19, r19
    117c:	ea 95       	dec	r30
    117e:	e2 f7       	brpl	.-8      	; 0x1178 <motor_mode+0xdc>
    1180:	42 2b       	or	r20, r18
    1182:	48 2b       	or	r20, r24
    1184:	4b b9       	out	0x0b, r20	; 11
		*c_mode = mode;
    1186:	78 83       	st	Y, r23
	}

	char* mname;
	if (motor==LEFT)
    1188:	66 23       	and	r22, r22
    118a:	19 f0       	breq	.+6      	; 0x1192 <motor_mode+0xf6>
    118c:	2a e2       	ldi	r18, 0x2A	; 42
    118e:	31 e0       	ldi	r19, 0x01	; 1
    1190:	02 c0       	rjmp	.+4      	; 0x1196 <motor_mode+0xfa>
    1192:	20 e3       	ldi	r18, 0x30	; 48
    1194:	31 e0       	ldi	r19, 0x01	; 1
		mname="Left";
	else
		mname="Right";
	printf("\nMotor: %s mode: %d",mname,*c_mode);
    1196:	88 81       	ld	r24, Y
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	9f 93       	push	r25
    119c:	8f 93       	push	r24
    119e:	3f 93       	push	r19
    11a0:	2f 93       	push	r18
    11a2:	85 e3       	ldi	r24, 0x35	; 53
    11a4:	91 e0       	ldi	r25, 0x01	; 1
    11a6:	9f 93       	push	r25
    11a8:	8f 93       	push	r24
    11aa:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <printf>
	return *c_mode;
    11ae:	88 81       	ld	r24, Y
    11b0:	2d b7       	in	r18, 0x3d	; 61
    11b2:	3e b7       	in	r19, 0x3e	; 62
    11b4:	2a 5f       	subi	r18, 0xFA	; 250
    11b6:	3f 4f       	sbci	r19, 0xFF	; 255
    11b8:	0f b6       	in	r0, 0x3f	; 63
    11ba:	f8 94       	cli
    11bc:	3e bf       	out	0x3e, r19	; 62
    11be:	0f be       	out	0x3f, r0	; 63
    11c0:	2d bf       	out	0x3d, r18	; 61
}
    11c2:	df 91       	pop	r29
    11c4:	cf 91       	pop	r28
    11c6:	08 95       	ret

000011c8 <printf>:
    11c8:	a0 e0       	ldi	r26, 0x00	; 0
    11ca:	b0 e0       	ldi	r27, 0x00	; 0
    11cc:	ea ee       	ldi	r30, 0xEA	; 234
    11ce:	f8 e0       	ldi	r31, 0x08	; 8
    11d0:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__prologue_saves__+0x20>
    11d4:	fe 01       	movw	r30, r28
    11d6:	35 96       	adiw	r30, 0x05	; 5
    11d8:	61 91       	ld	r22, Z+
    11da:	71 91       	ld	r23, Z+
    11dc:	af 01       	movw	r20, r30
    11de:	80 91 ed 01 	lds	r24, 0x01ED
    11e2:	90 91 ee 01 	lds	r25, 0x01EE
    11e6:	0e 94 26 09 	call	0x124c	; 0x124c <vfprintf>
    11ea:	20 96       	adiw	r28, 0x00	; 0
    11ec:	e2 e0       	ldi	r30, 0x02	; 2
    11ee:	0c 94 00 0c 	jmp	0x1800	; 0x1800 <__epilogue_restores__+0x20>

000011f2 <printf_P>:
    11f2:	a0 e0       	ldi	r26, 0x00	; 0
    11f4:	b0 e0       	ldi	r27, 0x00	; 0
    11f6:	ef ef       	ldi	r30, 0xFF	; 255
    11f8:	f8 e0       	ldi	r31, 0x08	; 8
    11fa:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__prologue_saves__+0x20>
    11fe:	fe 01       	movw	r30, r28
    1200:	35 96       	adiw	r30, 0x05	; 5
    1202:	61 91       	ld	r22, Z+
    1204:	71 91       	ld	r23, Z+
    1206:	a0 91 ed 01 	lds	r26, 0x01ED
    120a:	b0 91 ee 01 	lds	r27, 0x01EE
    120e:	13 96       	adiw	r26, 0x03	; 3
    1210:	8c 91       	ld	r24, X
    1212:	13 97       	sbiw	r26, 0x03	; 3
    1214:	88 60       	ori	r24, 0x08	; 8
    1216:	13 96       	adiw	r26, 0x03	; 3
    1218:	8c 93       	st	X, r24
    121a:	af 01       	movw	r20, r30
    121c:	80 91 ed 01 	lds	r24, 0x01ED
    1220:	90 91 ee 01 	lds	r25, 0x01EE
    1224:	0e 94 26 09 	call	0x124c	; 0x124c <vfprintf>
    1228:	e0 91 ed 01 	lds	r30, 0x01ED
    122c:	f0 91 ee 01 	lds	r31, 0x01EE
    1230:	23 81       	ldd	r18, Z+3	; 0x03
    1232:	27 7f       	andi	r18, 0xF7	; 247
    1234:	23 83       	std	Z+3, r18	; 0x03
    1236:	20 96       	adiw	r28, 0x00	; 0
    1238:	e2 e0       	ldi	r30, 0x02	; 2
    123a:	0c 94 00 0c 	jmp	0x1800	; 0x1800 <__epilogue_restores__+0x20>

0000123e <putchar>:
    123e:	60 91 ed 01 	lds	r22, 0x01ED
    1242:	70 91 ee 01 	lds	r23, 0x01EE
    1246:	0e 94 1b 0b 	call	0x1636	; 0x1636 <fputc>
    124a:	08 95       	ret

0000124c <vfprintf>:
    124c:	ab e0       	ldi	r26, 0x0B	; 11
    124e:	b0 e0       	ldi	r27, 0x00	; 0
    1250:	ec e2       	ldi	r30, 0x2C	; 44
    1252:	f9 e0       	ldi	r31, 0x09	; 9
    1254:	0c 94 d4 0b 	jmp	0x17a8	; 0x17a8 <__prologue_saves__>
    1258:	3c 01       	movw	r6, r24
    125a:	2b 01       	movw	r4, r22
    125c:	5a 01       	movw	r10, r20
    125e:	fc 01       	movw	r30, r24
    1260:	17 82       	std	Z+7, r1	; 0x07
    1262:	16 82       	std	Z+6, r1	; 0x06
    1264:	83 81       	ldd	r24, Z+3	; 0x03
    1266:	81 fd       	sbrc	r24, 1
    1268:	03 c0       	rjmp	.+6      	; 0x1270 <vfprintf+0x24>
    126a:	6f ef       	ldi	r22, 0xFF	; 255
    126c:	7f ef       	ldi	r23, 0xFF	; 255
    126e:	c8 c1       	rjmp	.+912    	; 0x1600 <vfprintf+0x3b4>
    1270:	9a e0       	ldi	r25, 0x0A	; 10
    1272:	89 2e       	mov	r8, r25
    1274:	1e 01       	movw	r2, r28
    1276:	08 94       	sec
    1278:	21 1c       	adc	r2, r1
    127a:	31 1c       	adc	r3, r1
    127c:	f3 01       	movw	r30, r6
    127e:	23 81       	ldd	r18, Z+3	; 0x03
    1280:	f2 01       	movw	r30, r4
    1282:	23 fd       	sbrc	r18, 3
    1284:	85 91       	lpm	r24, Z+
    1286:	23 ff       	sbrs	r18, 3
    1288:	81 91       	ld	r24, Z+
    128a:	2f 01       	movw	r4, r30
    128c:	88 23       	and	r24, r24
    128e:	09 f4       	brne	.+2      	; 0x1292 <vfprintf+0x46>
    1290:	b4 c1       	rjmp	.+872    	; 0x15fa <vfprintf+0x3ae>
    1292:	85 32       	cpi	r24, 0x25	; 37
    1294:	39 f4       	brne	.+14     	; 0x12a4 <vfprintf+0x58>
    1296:	23 fd       	sbrc	r18, 3
    1298:	85 91       	lpm	r24, Z+
    129a:	23 ff       	sbrs	r18, 3
    129c:	81 91       	ld	r24, Z+
    129e:	2f 01       	movw	r4, r30
    12a0:	85 32       	cpi	r24, 0x25	; 37
    12a2:	29 f4       	brne	.+10     	; 0x12ae <vfprintf+0x62>
    12a4:	b3 01       	movw	r22, r6
    12a6:	90 e0       	ldi	r25, 0x00	; 0
    12a8:	0e 94 1b 0b 	call	0x1636	; 0x1636 <fputc>
    12ac:	e7 cf       	rjmp	.-50     	; 0x127c <vfprintf+0x30>
    12ae:	98 2f       	mov	r25, r24
    12b0:	dd 24       	eor	r13, r13
    12b2:	cc 24       	eor	r12, r12
    12b4:	99 24       	eor	r9, r9
    12b6:	ff e1       	ldi	r31, 0x1F	; 31
    12b8:	fd 15       	cp	r31, r13
    12ba:	d0 f0       	brcs	.+52     	; 0x12f0 <vfprintf+0xa4>
    12bc:	9b 32       	cpi	r25, 0x2B	; 43
    12be:	69 f0       	breq	.+26     	; 0x12da <vfprintf+0x8e>
    12c0:	9c 32       	cpi	r25, 0x2C	; 44
    12c2:	28 f4       	brcc	.+10     	; 0x12ce <vfprintf+0x82>
    12c4:	90 32       	cpi	r25, 0x20	; 32
    12c6:	59 f0       	breq	.+22     	; 0x12de <vfprintf+0x92>
    12c8:	93 32       	cpi	r25, 0x23	; 35
    12ca:	91 f4       	brne	.+36     	; 0x12f0 <vfprintf+0xa4>
    12cc:	0e c0       	rjmp	.+28     	; 0x12ea <vfprintf+0x9e>
    12ce:	9d 32       	cpi	r25, 0x2D	; 45
    12d0:	49 f0       	breq	.+18     	; 0x12e4 <vfprintf+0x98>
    12d2:	90 33       	cpi	r25, 0x30	; 48
    12d4:	69 f4       	brne	.+26     	; 0x12f0 <vfprintf+0xa4>
    12d6:	41 e0       	ldi	r20, 0x01	; 1
    12d8:	24 c0       	rjmp	.+72     	; 0x1322 <vfprintf+0xd6>
    12da:	52 e0       	ldi	r21, 0x02	; 2
    12dc:	d5 2a       	or	r13, r21
    12de:	84 e0       	ldi	r24, 0x04	; 4
    12e0:	d8 2a       	or	r13, r24
    12e2:	28 c0       	rjmp	.+80     	; 0x1334 <vfprintf+0xe8>
    12e4:	98 e0       	ldi	r25, 0x08	; 8
    12e6:	d9 2a       	or	r13, r25
    12e8:	25 c0       	rjmp	.+74     	; 0x1334 <vfprintf+0xe8>
    12ea:	e0 e1       	ldi	r30, 0x10	; 16
    12ec:	de 2a       	or	r13, r30
    12ee:	22 c0       	rjmp	.+68     	; 0x1334 <vfprintf+0xe8>
    12f0:	d7 fc       	sbrc	r13, 7
    12f2:	29 c0       	rjmp	.+82     	; 0x1346 <vfprintf+0xfa>
    12f4:	89 2f       	mov	r24, r25
    12f6:	80 53       	subi	r24, 0x30	; 48
    12f8:	8a 30       	cpi	r24, 0x0A	; 10
    12fa:	70 f4       	brcc	.+28     	; 0x1318 <vfprintf+0xcc>
    12fc:	d6 fe       	sbrs	r13, 6
    12fe:	05 c0       	rjmp	.+10     	; 0x130a <vfprintf+0xbe>
    1300:	98 9c       	mul	r9, r8
    1302:	90 2c       	mov	r9, r0
    1304:	11 24       	eor	r1, r1
    1306:	98 0e       	add	r9, r24
    1308:	15 c0       	rjmp	.+42     	; 0x1334 <vfprintf+0xe8>
    130a:	c8 9c       	mul	r12, r8
    130c:	c0 2c       	mov	r12, r0
    130e:	11 24       	eor	r1, r1
    1310:	c8 0e       	add	r12, r24
    1312:	f0 e2       	ldi	r31, 0x20	; 32
    1314:	df 2a       	or	r13, r31
    1316:	0e c0       	rjmp	.+28     	; 0x1334 <vfprintf+0xe8>
    1318:	9e 32       	cpi	r25, 0x2E	; 46
    131a:	29 f4       	brne	.+10     	; 0x1326 <vfprintf+0xda>
    131c:	d6 fc       	sbrc	r13, 6
    131e:	6d c1       	rjmp	.+730    	; 0x15fa <vfprintf+0x3ae>
    1320:	40 e4       	ldi	r20, 0x40	; 64
    1322:	d4 2a       	or	r13, r20
    1324:	07 c0       	rjmp	.+14     	; 0x1334 <vfprintf+0xe8>
    1326:	9c 36       	cpi	r25, 0x6C	; 108
    1328:	19 f4       	brne	.+6      	; 0x1330 <vfprintf+0xe4>
    132a:	50 e8       	ldi	r21, 0x80	; 128
    132c:	d5 2a       	or	r13, r21
    132e:	02 c0       	rjmp	.+4      	; 0x1334 <vfprintf+0xe8>
    1330:	98 36       	cpi	r25, 0x68	; 104
    1332:	49 f4       	brne	.+18     	; 0x1346 <vfprintf+0xfa>
    1334:	f2 01       	movw	r30, r4
    1336:	23 fd       	sbrc	r18, 3
    1338:	95 91       	lpm	r25, Z+
    133a:	23 ff       	sbrs	r18, 3
    133c:	91 91       	ld	r25, Z+
    133e:	2f 01       	movw	r4, r30
    1340:	99 23       	and	r25, r25
    1342:	09 f0       	breq	.+2      	; 0x1346 <vfprintf+0xfa>
    1344:	b8 cf       	rjmp	.-144    	; 0x12b6 <vfprintf+0x6a>
    1346:	89 2f       	mov	r24, r25
    1348:	85 54       	subi	r24, 0x45	; 69
    134a:	83 30       	cpi	r24, 0x03	; 3
    134c:	18 f0       	brcs	.+6      	; 0x1354 <vfprintf+0x108>
    134e:	80 52       	subi	r24, 0x20	; 32
    1350:	83 30       	cpi	r24, 0x03	; 3
    1352:	38 f4       	brcc	.+14     	; 0x1362 <vfprintf+0x116>
    1354:	44 e0       	ldi	r20, 0x04	; 4
    1356:	50 e0       	ldi	r21, 0x00	; 0
    1358:	a4 0e       	add	r10, r20
    135a:	b5 1e       	adc	r11, r21
    135c:	5f e3       	ldi	r21, 0x3F	; 63
    135e:	59 83       	std	Y+1, r21	; 0x01
    1360:	0f c0       	rjmp	.+30     	; 0x1380 <vfprintf+0x134>
    1362:	93 36       	cpi	r25, 0x63	; 99
    1364:	31 f0       	breq	.+12     	; 0x1372 <vfprintf+0x126>
    1366:	93 37       	cpi	r25, 0x73	; 115
    1368:	79 f0       	breq	.+30     	; 0x1388 <vfprintf+0x13c>
    136a:	93 35       	cpi	r25, 0x53	; 83
    136c:	09 f0       	breq	.+2      	; 0x1370 <vfprintf+0x124>
    136e:	56 c0       	rjmp	.+172    	; 0x141c <vfprintf+0x1d0>
    1370:	20 c0       	rjmp	.+64     	; 0x13b2 <vfprintf+0x166>
    1372:	f5 01       	movw	r30, r10
    1374:	80 81       	ld	r24, Z
    1376:	89 83       	std	Y+1, r24	; 0x01
    1378:	42 e0       	ldi	r20, 0x02	; 2
    137a:	50 e0       	ldi	r21, 0x00	; 0
    137c:	a4 0e       	add	r10, r20
    137e:	b5 1e       	adc	r11, r21
    1380:	71 01       	movw	r14, r2
    1382:	01 e0       	ldi	r16, 0x01	; 1
    1384:	10 e0       	ldi	r17, 0x00	; 0
    1386:	12 c0       	rjmp	.+36     	; 0x13ac <vfprintf+0x160>
    1388:	f5 01       	movw	r30, r10
    138a:	e0 80       	ld	r14, Z
    138c:	f1 80       	ldd	r15, Z+1	; 0x01
    138e:	d6 fc       	sbrc	r13, 6
    1390:	03 c0       	rjmp	.+6      	; 0x1398 <vfprintf+0x14c>
    1392:	6f ef       	ldi	r22, 0xFF	; 255
    1394:	7f ef       	ldi	r23, 0xFF	; 255
    1396:	02 c0       	rjmp	.+4      	; 0x139c <vfprintf+0x150>
    1398:	69 2d       	mov	r22, r9
    139a:	70 e0       	ldi	r23, 0x00	; 0
    139c:	42 e0       	ldi	r20, 0x02	; 2
    139e:	50 e0       	ldi	r21, 0x00	; 0
    13a0:	a4 0e       	add	r10, r20
    13a2:	b5 1e       	adc	r11, r21
    13a4:	c7 01       	movw	r24, r14
    13a6:	0e 94 10 0b 	call	0x1620	; 0x1620 <strnlen>
    13aa:	8c 01       	movw	r16, r24
    13ac:	5f e7       	ldi	r21, 0x7F	; 127
    13ae:	d5 22       	and	r13, r21
    13b0:	14 c0       	rjmp	.+40     	; 0x13da <vfprintf+0x18e>
    13b2:	f5 01       	movw	r30, r10
    13b4:	e0 80       	ld	r14, Z
    13b6:	f1 80       	ldd	r15, Z+1	; 0x01
    13b8:	d6 fc       	sbrc	r13, 6
    13ba:	03 c0       	rjmp	.+6      	; 0x13c2 <vfprintf+0x176>
    13bc:	6f ef       	ldi	r22, 0xFF	; 255
    13be:	7f ef       	ldi	r23, 0xFF	; 255
    13c0:	02 c0       	rjmp	.+4      	; 0x13c6 <vfprintf+0x17a>
    13c2:	69 2d       	mov	r22, r9
    13c4:	70 e0       	ldi	r23, 0x00	; 0
    13c6:	42 e0       	ldi	r20, 0x02	; 2
    13c8:	50 e0       	ldi	r21, 0x00	; 0
    13ca:	a4 0e       	add	r10, r20
    13cc:	b5 1e       	adc	r11, r21
    13ce:	c7 01       	movw	r24, r14
    13d0:	0e 94 05 0b 	call	0x160a	; 0x160a <strnlen_P>
    13d4:	8c 01       	movw	r16, r24
    13d6:	50 e8       	ldi	r21, 0x80	; 128
    13d8:	d5 2a       	or	r13, r21
    13da:	d3 fe       	sbrs	r13, 3
    13dc:	07 c0       	rjmp	.+14     	; 0x13ec <vfprintf+0x1a0>
    13de:	1a c0       	rjmp	.+52     	; 0x1414 <vfprintf+0x1c8>
    13e0:	b3 01       	movw	r22, r6
    13e2:	80 e2       	ldi	r24, 0x20	; 32
    13e4:	90 e0       	ldi	r25, 0x00	; 0
    13e6:	0e 94 1b 0b 	call	0x1636	; 0x1636 <fputc>
    13ea:	ca 94       	dec	r12
    13ec:	8c 2d       	mov	r24, r12
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	08 17       	cp	r16, r24
    13f2:	19 07       	cpc	r17, r25
    13f4:	a8 f3       	brcs	.-22     	; 0x13e0 <vfprintf+0x194>
    13f6:	0e c0       	rjmp	.+28     	; 0x1414 <vfprintf+0x1c8>
    13f8:	f7 01       	movw	r30, r14
    13fa:	d7 fc       	sbrc	r13, 7
    13fc:	85 91       	lpm	r24, Z+
    13fe:	d7 fe       	sbrs	r13, 7
    1400:	81 91       	ld	r24, Z+
    1402:	7f 01       	movw	r14, r30
    1404:	b3 01       	movw	r22, r6
    1406:	90 e0       	ldi	r25, 0x00	; 0
    1408:	0e 94 1b 0b 	call	0x1636	; 0x1636 <fputc>
    140c:	c1 10       	cpse	r12, r1
    140e:	ca 94       	dec	r12
    1410:	01 50       	subi	r16, 0x01	; 1
    1412:	10 40       	sbci	r17, 0x00	; 0
    1414:	01 15       	cp	r16, r1
    1416:	11 05       	cpc	r17, r1
    1418:	79 f7       	brne	.-34     	; 0x13f8 <vfprintf+0x1ac>
    141a:	ec c0       	rjmp	.+472    	; 0x15f4 <vfprintf+0x3a8>
    141c:	94 36       	cpi	r25, 0x64	; 100
    141e:	11 f0       	breq	.+4      	; 0x1424 <vfprintf+0x1d8>
    1420:	99 36       	cpi	r25, 0x69	; 105
    1422:	71 f5       	brne	.+92     	; 0x1480 <vfprintf+0x234>
    1424:	d7 fe       	sbrs	r13, 7
    1426:	08 c0       	rjmp	.+16     	; 0x1438 <vfprintf+0x1ec>
    1428:	f5 01       	movw	r30, r10
    142a:	e0 80       	ld	r14, Z
    142c:	f1 80       	ldd	r15, Z+1	; 0x01
    142e:	02 81       	ldd	r16, Z+2	; 0x02
    1430:	13 81       	ldd	r17, Z+3	; 0x03
    1432:	44 e0       	ldi	r20, 0x04	; 4
    1434:	50 e0       	ldi	r21, 0x00	; 0
    1436:	0a c0       	rjmp	.+20     	; 0x144c <vfprintf+0x200>
    1438:	f5 01       	movw	r30, r10
    143a:	80 81       	ld	r24, Z
    143c:	91 81       	ldd	r25, Z+1	; 0x01
    143e:	7c 01       	movw	r14, r24
    1440:	00 27       	eor	r16, r16
    1442:	f7 fc       	sbrc	r15, 7
    1444:	00 95       	com	r16
    1446:	10 2f       	mov	r17, r16
    1448:	42 e0       	ldi	r20, 0x02	; 2
    144a:	50 e0       	ldi	r21, 0x00	; 0
    144c:	a4 0e       	add	r10, r20
    144e:	b5 1e       	adc	r11, r21
    1450:	5f e6       	ldi	r21, 0x6F	; 111
    1452:	d5 22       	and	r13, r21
    1454:	17 ff       	sbrs	r17, 7
    1456:	0a c0       	rjmp	.+20     	; 0x146c <vfprintf+0x220>
    1458:	10 95       	com	r17
    145a:	00 95       	com	r16
    145c:	f0 94       	com	r15
    145e:	e0 94       	com	r14
    1460:	e1 1c       	adc	r14, r1
    1462:	f1 1c       	adc	r15, r1
    1464:	01 1d       	adc	r16, r1
    1466:	11 1d       	adc	r17, r1
    1468:	80 e8       	ldi	r24, 0x80	; 128
    146a:	d8 2a       	or	r13, r24
    146c:	2a e0       	ldi	r18, 0x0A	; 10
    146e:	30 e0       	ldi	r19, 0x00	; 0
    1470:	a1 01       	movw	r20, r2
    1472:	c8 01       	movw	r24, r16
    1474:	b7 01       	movw	r22, r14
    1476:	0e 94 47 0b 	call	0x168e	; 0x168e <__ultoa_invert>
    147a:	f8 2e       	mov	r15, r24
    147c:	f2 18       	sub	r15, r2
    147e:	40 c0       	rjmp	.+128    	; 0x1500 <vfprintf+0x2b4>
    1480:	95 37       	cpi	r25, 0x75	; 117
    1482:	29 f4       	brne	.+10     	; 0x148e <vfprintf+0x242>
    1484:	1d 2d       	mov	r17, r13
    1486:	1f 7e       	andi	r17, 0xEF	; 239
    1488:	2a e0       	ldi	r18, 0x0A	; 10
    148a:	30 e0       	ldi	r19, 0x00	; 0
    148c:	1d c0       	rjmp	.+58     	; 0x14c8 <vfprintf+0x27c>
    148e:	1d 2d       	mov	r17, r13
    1490:	19 7f       	andi	r17, 0xF9	; 249
    1492:	9f 36       	cpi	r25, 0x6F	; 111
    1494:	61 f0       	breq	.+24     	; 0x14ae <vfprintf+0x262>
    1496:	90 37       	cpi	r25, 0x70	; 112
    1498:	20 f4       	brcc	.+8      	; 0x14a2 <vfprintf+0x256>
    149a:	98 35       	cpi	r25, 0x58	; 88
    149c:	09 f0       	breq	.+2      	; 0x14a0 <vfprintf+0x254>
    149e:	ad c0       	rjmp	.+346    	; 0x15fa <vfprintf+0x3ae>
    14a0:	0f c0       	rjmp	.+30     	; 0x14c0 <vfprintf+0x274>
    14a2:	90 37       	cpi	r25, 0x70	; 112
    14a4:	39 f0       	breq	.+14     	; 0x14b4 <vfprintf+0x268>
    14a6:	98 37       	cpi	r25, 0x78	; 120
    14a8:	09 f0       	breq	.+2      	; 0x14ac <vfprintf+0x260>
    14aa:	a7 c0       	rjmp	.+334    	; 0x15fa <vfprintf+0x3ae>
    14ac:	04 c0       	rjmp	.+8      	; 0x14b6 <vfprintf+0x26a>
    14ae:	28 e0       	ldi	r18, 0x08	; 8
    14b0:	30 e0       	ldi	r19, 0x00	; 0
    14b2:	0a c0       	rjmp	.+20     	; 0x14c8 <vfprintf+0x27c>
    14b4:	10 61       	ori	r17, 0x10	; 16
    14b6:	14 fd       	sbrc	r17, 4
    14b8:	14 60       	ori	r17, 0x04	; 4
    14ba:	20 e1       	ldi	r18, 0x10	; 16
    14bc:	30 e0       	ldi	r19, 0x00	; 0
    14be:	04 c0       	rjmp	.+8      	; 0x14c8 <vfprintf+0x27c>
    14c0:	14 fd       	sbrc	r17, 4
    14c2:	16 60       	ori	r17, 0x06	; 6
    14c4:	20 e1       	ldi	r18, 0x10	; 16
    14c6:	32 e0       	ldi	r19, 0x02	; 2
    14c8:	17 ff       	sbrs	r17, 7
    14ca:	08 c0       	rjmp	.+16     	; 0x14dc <vfprintf+0x290>
    14cc:	f5 01       	movw	r30, r10
    14ce:	60 81       	ld	r22, Z
    14d0:	71 81       	ldd	r23, Z+1	; 0x01
    14d2:	82 81       	ldd	r24, Z+2	; 0x02
    14d4:	93 81       	ldd	r25, Z+3	; 0x03
    14d6:	44 e0       	ldi	r20, 0x04	; 4
    14d8:	50 e0       	ldi	r21, 0x00	; 0
    14da:	08 c0       	rjmp	.+16     	; 0x14ec <vfprintf+0x2a0>
    14dc:	f5 01       	movw	r30, r10
    14de:	80 81       	ld	r24, Z
    14e0:	91 81       	ldd	r25, Z+1	; 0x01
    14e2:	bc 01       	movw	r22, r24
    14e4:	80 e0       	ldi	r24, 0x00	; 0
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	42 e0       	ldi	r20, 0x02	; 2
    14ea:	50 e0       	ldi	r21, 0x00	; 0
    14ec:	a4 0e       	add	r10, r20
    14ee:	b5 1e       	adc	r11, r21
    14f0:	a1 01       	movw	r20, r2
    14f2:	0e 94 47 0b 	call	0x168e	; 0x168e <__ultoa_invert>
    14f6:	f8 2e       	mov	r15, r24
    14f8:	f2 18       	sub	r15, r2
    14fa:	8f e7       	ldi	r24, 0x7F	; 127
    14fc:	d8 2e       	mov	r13, r24
    14fe:	d1 22       	and	r13, r17
    1500:	d6 fe       	sbrs	r13, 6
    1502:	0b c0       	rjmp	.+22     	; 0x151a <vfprintf+0x2ce>
    1504:	5e ef       	ldi	r21, 0xFE	; 254
    1506:	d5 22       	and	r13, r21
    1508:	f9 14       	cp	r15, r9
    150a:	38 f4       	brcc	.+14     	; 0x151a <vfprintf+0x2ce>
    150c:	d4 fe       	sbrs	r13, 4
    150e:	07 c0       	rjmp	.+14     	; 0x151e <vfprintf+0x2d2>
    1510:	d2 fc       	sbrc	r13, 2
    1512:	05 c0       	rjmp	.+10     	; 0x151e <vfprintf+0x2d2>
    1514:	8f ee       	ldi	r24, 0xEF	; 239
    1516:	d8 22       	and	r13, r24
    1518:	02 c0       	rjmp	.+4      	; 0x151e <vfprintf+0x2d2>
    151a:	1f 2d       	mov	r17, r15
    151c:	01 c0       	rjmp	.+2      	; 0x1520 <vfprintf+0x2d4>
    151e:	19 2d       	mov	r17, r9
    1520:	d4 fe       	sbrs	r13, 4
    1522:	0d c0       	rjmp	.+26     	; 0x153e <vfprintf+0x2f2>
    1524:	fe 01       	movw	r30, r28
    1526:	ef 0d       	add	r30, r15
    1528:	f1 1d       	adc	r31, r1
    152a:	80 81       	ld	r24, Z
    152c:	80 33       	cpi	r24, 0x30	; 48
    152e:	19 f4       	brne	.+6      	; 0x1536 <vfprintf+0x2ea>
    1530:	99 ee       	ldi	r25, 0xE9	; 233
    1532:	d9 22       	and	r13, r25
    1534:	08 c0       	rjmp	.+16     	; 0x1546 <vfprintf+0x2fa>
    1536:	1f 5f       	subi	r17, 0xFF	; 255
    1538:	d2 fe       	sbrs	r13, 2
    153a:	05 c0       	rjmp	.+10     	; 0x1546 <vfprintf+0x2fa>
    153c:	03 c0       	rjmp	.+6      	; 0x1544 <vfprintf+0x2f8>
    153e:	8d 2d       	mov	r24, r13
    1540:	86 78       	andi	r24, 0x86	; 134
    1542:	09 f0       	breq	.+2      	; 0x1546 <vfprintf+0x2fa>
    1544:	1f 5f       	subi	r17, 0xFF	; 255
    1546:	0d 2d       	mov	r16, r13
    1548:	d3 fc       	sbrc	r13, 3
    154a:	14 c0       	rjmp	.+40     	; 0x1574 <vfprintf+0x328>
    154c:	d0 fe       	sbrs	r13, 0
    154e:	0f c0       	rjmp	.+30     	; 0x156e <vfprintf+0x322>
    1550:	1c 15       	cp	r17, r12
    1552:	10 f0       	brcs	.+4      	; 0x1558 <vfprintf+0x30c>
    1554:	9f 2c       	mov	r9, r15
    1556:	0b c0       	rjmp	.+22     	; 0x156e <vfprintf+0x322>
    1558:	9f 2c       	mov	r9, r15
    155a:	9c 0c       	add	r9, r12
    155c:	91 1a       	sub	r9, r17
    155e:	1c 2d       	mov	r17, r12
    1560:	06 c0       	rjmp	.+12     	; 0x156e <vfprintf+0x322>
    1562:	b3 01       	movw	r22, r6
    1564:	80 e2       	ldi	r24, 0x20	; 32
    1566:	90 e0       	ldi	r25, 0x00	; 0
    1568:	0e 94 1b 0b 	call	0x1636	; 0x1636 <fputc>
    156c:	1f 5f       	subi	r17, 0xFF	; 255
    156e:	1c 15       	cp	r17, r12
    1570:	c0 f3       	brcs	.-16     	; 0x1562 <vfprintf+0x316>
    1572:	04 c0       	rjmp	.+8      	; 0x157c <vfprintf+0x330>
    1574:	1c 15       	cp	r17, r12
    1576:	10 f4       	brcc	.+4      	; 0x157c <vfprintf+0x330>
    1578:	c1 1a       	sub	r12, r17
    157a:	01 c0       	rjmp	.+2      	; 0x157e <vfprintf+0x332>
    157c:	cc 24       	eor	r12, r12
    157e:	04 ff       	sbrs	r16, 4
    1580:	10 c0       	rjmp	.+32     	; 0x15a2 <vfprintf+0x356>
    1582:	b3 01       	movw	r22, r6
    1584:	80 e3       	ldi	r24, 0x30	; 48
    1586:	90 e0       	ldi	r25, 0x00	; 0
    1588:	0e 94 1b 0b 	call	0x1636	; 0x1636 <fputc>
    158c:	02 ff       	sbrs	r16, 2
    158e:	1e c0       	rjmp	.+60     	; 0x15cc <vfprintf+0x380>
    1590:	01 fd       	sbrc	r16, 1
    1592:	03 c0       	rjmp	.+6      	; 0x159a <vfprintf+0x34e>
    1594:	88 e7       	ldi	r24, 0x78	; 120
    1596:	90 e0       	ldi	r25, 0x00	; 0
    1598:	02 c0       	rjmp	.+4      	; 0x159e <vfprintf+0x352>
    159a:	88 e5       	ldi	r24, 0x58	; 88
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	b3 01       	movw	r22, r6
    15a0:	0c c0       	rjmp	.+24     	; 0x15ba <vfprintf+0x36e>
    15a2:	80 2f       	mov	r24, r16
    15a4:	86 78       	andi	r24, 0x86	; 134
    15a6:	91 f0       	breq	.+36     	; 0x15cc <vfprintf+0x380>
    15a8:	01 ff       	sbrs	r16, 1
    15aa:	02 c0       	rjmp	.+4      	; 0x15b0 <vfprintf+0x364>
    15ac:	8b e2       	ldi	r24, 0x2B	; 43
    15ae:	01 c0       	rjmp	.+2      	; 0x15b2 <vfprintf+0x366>
    15b0:	80 e2       	ldi	r24, 0x20	; 32
    15b2:	d7 fc       	sbrc	r13, 7
    15b4:	8d e2       	ldi	r24, 0x2D	; 45
    15b6:	b3 01       	movw	r22, r6
    15b8:	90 e0       	ldi	r25, 0x00	; 0
    15ba:	0e 94 1b 0b 	call	0x1636	; 0x1636 <fputc>
    15be:	06 c0       	rjmp	.+12     	; 0x15cc <vfprintf+0x380>
    15c0:	b3 01       	movw	r22, r6
    15c2:	80 e3       	ldi	r24, 0x30	; 48
    15c4:	90 e0       	ldi	r25, 0x00	; 0
    15c6:	0e 94 1b 0b 	call	0x1636	; 0x1636 <fputc>
    15ca:	9a 94       	dec	r9
    15cc:	f9 14       	cp	r15, r9
    15ce:	c0 f3       	brcs	.-16     	; 0x15c0 <vfprintf+0x374>
    15d0:	fa 94       	dec	r15
    15d2:	f1 01       	movw	r30, r2
    15d4:	ef 0d       	add	r30, r15
    15d6:	f1 1d       	adc	r31, r1
    15d8:	b3 01       	movw	r22, r6
    15da:	80 81       	ld	r24, Z
    15dc:	90 e0       	ldi	r25, 0x00	; 0
    15de:	0e 94 1b 0b 	call	0x1636	; 0x1636 <fputc>
    15e2:	ff 20       	and	r15, r15
    15e4:	a9 f7       	brne	.-22     	; 0x15d0 <vfprintf+0x384>
    15e6:	06 c0       	rjmp	.+12     	; 0x15f4 <vfprintf+0x3a8>
    15e8:	b3 01       	movw	r22, r6
    15ea:	80 e2       	ldi	r24, 0x20	; 32
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	0e 94 1b 0b 	call	0x1636	; 0x1636 <fputc>
    15f2:	ca 94       	dec	r12
    15f4:	cc 20       	and	r12, r12
    15f6:	c1 f7       	brne	.-16     	; 0x15e8 <vfprintf+0x39c>
    15f8:	41 ce       	rjmp	.-894    	; 0x127c <vfprintf+0x30>
    15fa:	f3 01       	movw	r30, r6
    15fc:	66 81       	ldd	r22, Z+6	; 0x06
    15fe:	77 81       	ldd	r23, Z+7	; 0x07
    1600:	cb 01       	movw	r24, r22
    1602:	2b 96       	adiw	r28, 0x0b	; 11
    1604:	e2 e1       	ldi	r30, 0x12	; 18
    1606:	0c 94 f0 0b 	jmp	0x17e0	; 0x17e0 <__epilogue_restores__>

0000160a <strnlen_P>:
    160a:	fc 01       	movw	r30, r24
    160c:	05 90       	lpm	r0, Z+
    160e:	61 50       	subi	r22, 0x01	; 1
    1610:	70 40       	sbci	r23, 0x00	; 0
    1612:	01 10       	cpse	r0, r1
    1614:	d8 f7       	brcc	.-10     	; 0x160c <strnlen_P+0x2>
    1616:	80 95       	com	r24
    1618:	90 95       	com	r25
    161a:	8e 0f       	add	r24, r30
    161c:	9f 1f       	adc	r25, r31
    161e:	08 95       	ret

00001620 <strnlen>:
    1620:	fc 01       	movw	r30, r24
    1622:	61 50       	subi	r22, 0x01	; 1
    1624:	70 40       	sbci	r23, 0x00	; 0
    1626:	01 90       	ld	r0, Z+
    1628:	01 10       	cpse	r0, r1
    162a:	d8 f7       	brcc	.-10     	; 0x1622 <strnlen+0x2>
    162c:	80 95       	com	r24
    162e:	90 95       	com	r25
    1630:	8e 0f       	add	r24, r30
    1632:	9f 1f       	adc	r25, r31
    1634:	08 95       	ret

00001636 <fputc>:
    1636:	0f 93       	push	r16
    1638:	1f 93       	push	r17
    163a:	cf 93       	push	r28
    163c:	df 93       	push	r29
    163e:	8c 01       	movw	r16, r24
    1640:	eb 01       	movw	r28, r22
    1642:	8b 81       	ldd	r24, Y+3	; 0x03
    1644:	81 ff       	sbrs	r24, 1
    1646:	1b c0       	rjmp	.+54     	; 0x167e <fputc+0x48>
    1648:	82 ff       	sbrs	r24, 2
    164a:	0d c0       	rjmp	.+26     	; 0x1666 <fputc+0x30>
    164c:	2e 81       	ldd	r18, Y+6	; 0x06
    164e:	3f 81       	ldd	r19, Y+7	; 0x07
    1650:	8c 81       	ldd	r24, Y+4	; 0x04
    1652:	9d 81       	ldd	r25, Y+5	; 0x05
    1654:	28 17       	cp	r18, r24
    1656:	39 07       	cpc	r19, r25
    1658:	64 f4       	brge	.+24     	; 0x1672 <fputc+0x3c>
    165a:	e8 81       	ld	r30, Y
    165c:	f9 81       	ldd	r31, Y+1	; 0x01
    165e:	01 93       	st	Z+, r16
    1660:	f9 83       	std	Y+1, r31	; 0x01
    1662:	e8 83       	st	Y, r30
    1664:	06 c0       	rjmp	.+12     	; 0x1672 <fputc+0x3c>
    1666:	e8 85       	ldd	r30, Y+8	; 0x08
    1668:	f9 85       	ldd	r31, Y+9	; 0x09
    166a:	80 2f       	mov	r24, r16
    166c:	09 95       	icall
    166e:	89 2b       	or	r24, r25
    1670:	31 f4       	brne	.+12     	; 0x167e <fputc+0x48>
    1672:	8e 81       	ldd	r24, Y+6	; 0x06
    1674:	9f 81       	ldd	r25, Y+7	; 0x07
    1676:	01 96       	adiw	r24, 0x01	; 1
    1678:	9f 83       	std	Y+7, r25	; 0x07
    167a:	8e 83       	std	Y+6, r24	; 0x06
    167c:	02 c0       	rjmp	.+4      	; 0x1682 <fputc+0x4c>
    167e:	0f ef       	ldi	r16, 0xFF	; 255
    1680:	1f ef       	ldi	r17, 0xFF	; 255
    1682:	c8 01       	movw	r24, r16
    1684:	df 91       	pop	r29
    1686:	cf 91       	pop	r28
    1688:	1f 91       	pop	r17
    168a:	0f 91       	pop	r16
    168c:	08 95       	ret

0000168e <__ultoa_invert>:
    168e:	fa 01       	movw	r30, r20
    1690:	aa 27       	eor	r26, r26
    1692:	28 30       	cpi	r18, 0x08	; 8
    1694:	51 f1       	breq	.+84     	; 0x16ea <__ultoa_invert+0x5c>
    1696:	20 31       	cpi	r18, 0x10	; 16
    1698:	81 f1       	breq	.+96     	; 0x16fa <__ultoa_invert+0x6c>
    169a:	e8 94       	clt
    169c:	6f 93       	push	r22
    169e:	6e 7f       	andi	r22, 0xFE	; 254
    16a0:	6e 5f       	subi	r22, 0xFE	; 254
    16a2:	7f 4f       	sbci	r23, 0xFF	; 255
    16a4:	8f 4f       	sbci	r24, 0xFF	; 255
    16a6:	9f 4f       	sbci	r25, 0xFF	; 255
    16a8:	af 4f       	sbci	r26, 0xFF	; 255
    16aa:	b1 e0       	ldi	r27, 0x01	; 1
    16ac:	3e d0       	rcall	.+124    	; 0x172a <__ultoa_invert+0x9c>
    16ae:	b4 e0       	ldi	r27, 0x04	; 4
    16b0:	3c d0       	rcall	.+120    	; 0x172a <__ultoa_invert+0x9c>
    16b2:	67 0f       	add	r22, r23
    16b4:	78 1f       	adc	r23, r24
    16b6:	89 1f       	adc	r24, r25
    16b8:	9a 1f       	adc	r25, r26
    16ba:	a1 1d       	adc	r26, r1
    16bc:	68 0f       	add	r22, r24
    16be:	79 1f       	adc	r23, r25
    16c0:	8a 1f       	adc	r24, r26
    16c2:	91 1d       	adc	r25, r1
    16c4:	a1 1d       	adc	r26, r1
    16c6:	6a 0f       	add	r22, r26
    16c8:	71 1d       	adc	r23, r1
    16ca:	81 1d       	adc	r24, r1
    16cc:	91 1d       	adc	r25, r1
    16ce:	a1 1d       	adc	r26, r1
    16d0:	20 d0       	rcall	.+64     	; 0x1712 <__ultoa_invert+0x84>
    16d2:	09 f4       	brne	.+2      	; 0x16d6 <__ultoa_invert+0x48>
    16d4:	68 94       	set
    16d6:	3f 91       	pop	r19
    16d8:	2a e0       	ldi	r18, 0x0A	; 10
    16da:	26 9f       	mul	r18, r22
    16dc:	11 24       	eor	r1, r1
    16de:	30 19       	sub	r19, r0
    16e0:	30 5d       	subi	r19, 0xD0	; 208
    16e2:	31 93       	st	Z+, r19
    16e4:	de f6       	brtc	.-74     	; 0x169c <__ultoa_invert+0xe>
    16e6:	cf 01       	movw	r24, r30
    16e8:	08 95       	ret
    16ea:	46 2f       	mov	r20, r22
    16ec:	47 70       	andi	r20, 0x07	; 7
    16ee:	40 5d       	subi	r20, 0xD0	; 208
    16f0:	41 93       	st	Z+, r20
    16f2:	b3 e0       	ldi	r27, 0x03	; 3
    16f4:	0f d0       	rcall	.+30     	; 0x1714 <__ultoa_invert+0x86>
    16f6:	c9 f7       	brne	.-14     	; 0x16ea <__ultoa_invert+0x5c>
    16f8:	f6 cf       	rjmp	.-20     	; 0x16e6 <__ultoa_invert+0x58>
    16fa:	46 2f       	mov	r20, r22
    16fc:	4f 70       	andi	r20, 0x0F	; 15
    16fe:	40 5d       	subi	r20, 0xD0	; 208
    1700:	4a 33       	cpi	r20, 0x3A	; 58
    1702:	18 f0       	brcs	.+6      	; 0x170a <__ultoa_invert+0x7c>
    1704:	49 5d       	subi	r20, 0xD9	; 217
    1706:	31 fd       	sbrc	r19, 1
    1708:	40 52       	subi	r20, 0x20	; 32
    170a:	41 93       	st	Z+, r20
    170c:	02 d0       	rcall	.+4      	; 0x1712 <__ultoa_invert+0x84>
    170e:	a9 f7       	brne	.-22     	; 0x16fa <__ultoa_invert+0x6c>
    1710:	ea cf       	rjmp	.-44     	; 0x16e6 <__ultoa_invert+0x58>
    1712:	b4 e0       	ldi	r27, 0x04	; 4
    1714:	a6 95       	lsr	r26
    1716:	97 95       	ror	r25
    1718:	87 95       	ror	r24
    171a:	77 95       	ror	r23
    171c:	67 95       	ror	r22
    171e:	ba 95       	dec	r27
    1720:	c9 f7       	brne	.-14     	; 0x1714 <__ultoa_invert+0x86>
    1722:	00 97       	sbiw	r24, 0x00	; 0
    1724:	61 05       	cpc	r22, r1
    1726:	71 05       	cpc	r23, r1
    1728:	08 95       	ret
    172a:	9b 01       	movw	r18, r22
    172c:	ac 01       	movw	r20, r24
    172e:	0a 2e       	mov	r0, r26
    1730:	06 94       	lsr	r0
    1732:	57 95       	ror	r21
    1734:	47 95       	ror	r20
    1736:	37 95       	ror	r19
    1738:	27 95       	ror	r18
    173a:	ba 95       	dec	r27
    173c:	c9 f7       	brne	.-14     	; 0x1730 <__ultoa_invert+0xa2>
    173e:	62 0f       	add	r22, r18
    1740:	73 1f       	adc	r23, r19
    1742:	84 1f       	adc	r24, r20
    1744:	95 1f       	adc	r25, r21
    1746:	a0 1d       	adc	r26, r0
    1748:	08 95       	ret

0000174a <__divmodhi4>:
    174a:	97 fb       	bst	r25, 7
    174c:	09 2e       	mov	r0, r25
    174e:	07 26       	eor	r0, r23
    1750:	0a d0       	rcall	.+20     	; 0x1766 <__divmodhi4_neg1>
    1752:	77 fd       	sbrc	r23, 7
    1754:	04 d0       	rcall	.+8      	; 0x175e <__divmodhi4_neg2>
    1756:	0c d0       	rcall	.+24     	; 0x1770 <__udivmodhi4>
    1758:	06 d0       	rcall	.+12     	; 0x1766 <__divmodhi4_neg1>
    175a:	00 20       	and	r0, r0
    175c:	1a f4       	brpl	.+6      	; 0x1764 <__divmodhi4_exit>

0000175e <__divmodhi4_neg2>:
    175e:	70 95       	com	r23
    1760:	61 95       	neg	r22
    1762:	7f 4f       	sbci	r23, 0xFF	; 255

00001764 <__divmodhi4_exit>:
    1764:	08 95       	ret

00001766 <__divmodhi4_neg1>:
    1766:	f6 f7       	brtc	.-4      	; 0x1764 <__divmodhi4_exit>
    1768:	90 95       	com	r25
    176a:	81 95       	neg	r24
    176c:	9f 4f       	sbci	r25, 0xFF	; 255
    176e:	08 95       	ret

00001770 <__udivmodhi4>:
    1770:	aa 1b       	sub	r26, r26
    1772:	bb 1b       	sub	r27, r27
    1774:	51 e1       	ldi	r21, 0x11	; 17
    1776:	07 c0       	rjmp	.+14     	; 0x1786 <__udivmodhi4_ep>

00001778 <__udivmodhi4_loop>:
    1778:	aa 1f       	adc	r26, r26
    177a:	bb 1f       	adc	r27, r27
    177c:	a6 17       	cp	r26, r22
    177e:	b7 07       	cpc	r27, r23
    1780:	10 f0       	brcs	.+4      	; 0x1786 <__udivmodhi4_ep>
    1782:	a6 1b       	sub	r26, r22
    1784:	b7 0b       	sbc	r27, r23

00001786 <__udivmodhi4_ep>:
    1786:	88 1f       	adc	r24, r24
    1788:	99 1f       	adc	r25, r25
    178a:	5a 95       	dec	r21
    178c:	a9 f7       	brne	.-22     	; 0x1778 <__udivmodhi4_loop>
    178e:	80 95       	com	r24
    1790:	90 95       	com	r25
    1792:	bc 01       	movw	r22, r24
    1794:	cd 01       	movw	r24, r26
    1796:	08 95       	ret

00001798 <toupper>:
    1798:	91 11       	cpse	r25, r1
    179a:	08 95       	ret
    179c:	81 56       	subi	r24, 0x61	; 97
    179e:	8a 51       	subi	r24, 0x1A	; 26
    17a0:	08 f4       	brcc	.+2      	; 0x17a4 <toupper+0xc>
    17a2:	80 52       	subi	r24, 0x20	; 32
    17a4:	85 58       	subi	r24, 0x85	; 133
    17a6:	08 95       	ret

000017a8 <__prologue_saves__>:
    17a8:	2f 92       	push	r2
    17aa:	3f 92       	push	r3
    17ac:	4f 92       	push	r4
    17ae:	5f 92       	push	r5
    17b0:	6f 92       	push	r6
    17b2:	7f 92       	push	r7
    17b4:	8f 92       	push	r8
    17b6:	9f 92       	push	r9
    17b8:	af 92       	push	r10
    17ba:	bf 92       	push	r11
    17bc:	cf 92       	push	r12
    17be:	df 92       	push	r13
    17c0:	ef 92       	push	r14
    17c2:	ff 92       	push	r15
    17c4:	0f 93       	push	r16
    17c6:	1f 93       	push	r17
    17c8:	cf 93       	push	r28
    17ca:	df 93       	push	r29
    17cc:	cd b7       	in	r28, 0x3d	; 61
    17ce:	de b7       	in	r29, 0x3e	; 62
    17d0:	ca 1b       	sub	r28, r26
    17d2:	db 0b       	sbc	r29, r27
    17d4:	0f b6       	in	r0, 0x3f	; 63
    17d6:	f8 94       	cli
    17d8:	de bf       	out	0x3e, r29	; 62
    17da:	0f be       	out	0x3f, r0	; 63
    17dc:	cd bf       	out	0x3d, r28	; 61
    17de:	09 94       	ijmp

000017e0 <__epilogue_restores__>:
    17e0:	2a 88       	ldd	r2, Y+18	; 0x12
    17e2:	39 88       	ldd	r3, Y+17	; 0x11
    17e4:	48 88       	ldd	r4, Y+16	; 0x10
    17e6:	5f 84       	ldd	r5, Y+15	; 0x0f
    17e8:	6e 84       	ldd	r6, Y+14	; 0x0e
    17ea:	7d 84       	ldd	r7, Y+13	; 0x0d
    17ec:	8c 84       	ldd	r8, Y+12	; 0x0c
    17ee:	9b 84       	ldd	r9, Y+11	; 0x0b
    17f0:	aa 84       	ldd	r10, Y+10	; 0x0a
    17f2:	b9 84       	ldd	r11, Y+9	; 0x09
    17f4:	c8 84       	ldd	r12, Y+8	; 0x08
    17f6:	df 80       	ldd	r13, Y+7	; 0x07
    17f8:	ee 80       	ldd	r14, Y+6	; 0x06
    17fa:	fd 80       	ldd	r15, Y+5	; 0x05
    17fc:	0c 81       	ldd	r16, Y+4	; 0x04
    17fe:	1b 81       	ldd	r17, Y+3	; 0x03
    1800:	aa 81       	ldd	r26, Y+2	; 0x02
    1802:	b9 81       	ldd	r27, Y+1	; 0x01
    1804:	ce 0f       	add	r28, r30
    1806:	d1 1d       	adc	r29, r1
    1808:	0f b6       	in	r0, 0x3f	; 63
    180a:	f8 94       	cli
    180c:	de bf       	out	0x3e, r29	; 62
    180e:	0f be       	out	0x3f, r0	; 63
    1810:	cd bf       	out	0x3d, r28	; 61
    1812:	ed 01       	movw	r28, r26
    1814:	08 95       	ret

00001816 <_exit>:
    1816:	f8 94       	cli

00001818 <__stop_program>:
    1818:	ff cf       	rjmp	.-2      	; 0x1818 <__stop_program>
