Determining compilation order of HDL files
Analyzing Verilog file mux2_1b.vf
Analyzing Verilog file mux2_2b.vf
Analyzing Verilog file mux2_4b.vf
Analyzing Verilog file mux2_8b.vf
Analyzing Verilog file mux2_16b.vf
Analyzing Verilog file mux2_32b.vf
Analyzing Verilog file mux2_32b_tb.v
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.mux2_1b into c:/documents and settings/student/my
documents/mux/isim/work/mux2_1b.sdb
Saving Verilog parse-tree work.mux2_2b into c:/documents and settings/student/my
documents/mux/isim/work/mux2_2b.sdb
Saving Verilog parse-tree work.mux2_4b into c:/documents and settings/student/my
documents/mux/isim/work/mux2_4b.sdb
Saving Verilog parse-tree work.mux2_8b into c:/documents and settings/student/my
documents/mux/isim/work/mux2_8b.sdb
Saving Verilog parse-tree work.mux2_16b into c:/documents and
settings/student/my documents/mux/isim/work/mux2_16b.sdb
Saving Verilog parse-tree work.mux2_32b into c:/documents and
settings/student/my documents/mux/isim/work/mux2_32b.sdb
Saving Verilog parse-tree work.mux2_32b_tb into c:/documents and
settings/student/my documents/mux/isim/work/mux2_32b_tb.sdb
Saving Verilog parse-tree work.glbl into c:/documents and settings/student/my
documents/mux/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree unisims_ver.NAND2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Completed static elaboration
Fuse Memory Usage: 54152 Kb
Fuse CPU Usage: 156 ms
Compiling module glbl
Compiling module NAND2
Compiling module mux2_1b
Compiling module mux2_2b
Compiling module mux2_4b
Compiling module mux2_8b
Compiling module mux2_16b
Compiling module mux2_32b
Compiling module mux2_32b_tb
Compiled 9 Verilog Units
Built simulation executable mux2_32b_tb_isim_beh.exe
Fuse Memory Usage: 55436 Kb
Fuse CPU Usage: 249 ms
