--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf GPIO.ucf -ucf
Cmod_S6_master.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47933 paths analyzed, 7042 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.279ns.
--------------------------------------------------------------------------------

Paths for end point U2/U2/pg1_phase_accumulator_s_0 (SLICE_X6Y7.CE), 131 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/sync_time_s_24 (FF)
  Destination:          U2/U2/pg1_phase_accumulator_s_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.596ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.741 - 0.783)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/sync_time_s_24 to U2/U2/pg1_phase_accumulator_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.525   U1/sync_time_s<27>
                                                       U1/sync_time_s_24
    SLICE_X8Y42.A1       net (fanout=3)        1.858   U1/sync_time_s<24>
    SLICE_X8Y42.COUT     Topcya                0.482   U2/U2/Mcompar_n0040_cy<15>
                                                       U2/U2/Mcompar_n0040_lutdi12
                                                       U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C6       net (fanout=6)        3.029   U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C        Tilo                  0.259   U2/U2/PG_FIFO/mem_array_0<47>
                                                       U2/U2/_n2655_inv1
    SLICE_X6Y7.CE        net (fanout=14)       2.130   U2/U2/_n2655_inv
    SLICE_X6Y7.CLK       Tceck                 0.313   U2/U2/pg1_phase_accumulator_s<3>
                                                       U2/U2/pg1_phase_accumulator_s_0
    -------------------------------------------------  ---------------------------
    Total                                      8.596ns (1.579ns logic, 7.017ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/sync_time_s_24 (FF)
  Destination:          U2/U2/pg1_phase_accumulator_s_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.588ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.741 - 0.783)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/sync_time_s_24 to U2/U2/pg1_phase_accumulator_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.525   U1/sync_time_s<27>
                                                       U1/sync_time_s_24
    SLICE_X8Y42.A1       net (fanout=3)        1.858   U1/sync_time_s<24>
    SLICE_X8Y42.COUT     Topcya                0.474   U2/U2/Mcompar_n0040_cy<15>
                                                       U2/U2/Mcompar_n0040_lut<12>
                                                       U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C6       net (fanout=6)        3.029   U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C        Tilo                  0.259   U2/U2/PG_FIFO/mem_array_0<47>
                                                       U2/U2/_n2655_inv1
    SLICE_X6Y7.CE        net (fanout=14)       2.130   U2/U2/_n2655_inv
    SLICE_X6Y7.CLK       Tceck                 0.313   U2/U2/pg1_phase_accumulator_s<3>
                                                       U2/U2/pg1_phase_accumulator_s_0
    -------------------------------------------------  ---------------------------
    Total                                      8.588ns (1.571ns logic, 7.017ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/PG_FIFO/data_out_90 (FF)
  Destination:          U2/U2/pg1_phase_accumulator_s_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.741 - 0.776)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/PG_FIFO/data_out_90 to U2/U2/pg1_phase_accumulator_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y55.AQ       Tcko                  0.430   U2/U2/PG_FIFO/data_out<91>
                                                       U2/U2/PG_FIFO/data_out_90
    SLICE_X8Y42.B2       net (fanout=1)        1.923   U2/U2/PG_FIFO/data_out<90>
    SLICE_X8Y42.COUT     Topcyb                0.483   U2/U2/Mcompar_n0040_cy<15>
                                                       U2/U2/Mcompar_n0040_lut<13>
                                                       U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C6       net (fanout=6)        3.029   U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C        Tilo                  0.259   U2/U2/PG_FIFO/mem_array_0<47>
                                                       U2/U2/_n2655_inv1
    SLICE_X6Y7.CE        net (fanout=14)       2.130   U2/U2/_n2655_inv
    SLICE_X6Y7.CLK       Tceck                 0.313   U2/U2/pg1_phase_accumulator_s<3>
                                                       U2/U2/pg1_phase_accumulator_s_0
    -------------------------------------------------  ---------------------------
    Total                                      8.567ns (1.485ns logic, 7.082ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/pg1_phase_accumulator_s_2 (SLICE_X6Y7.CE), 131 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/sync_time_s_24 (FF)
  Destination:          U2/U2/pg1_phase_accumulator_s_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.741 - 0.783)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/sync_time_s_24 to U2/U2/pg1_phase_accumulator_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.525   U1/sync_time_s<27>
                                                       U1/sync_time_s_24
    SLICE_X8Y42.A1       net (fanout=3)        1.858   U1/sync_time_s<24>
    SLICE_X8Y42.COUT     Topcya                0.482   U2/U2/Mcompar_n0040_cy<15>
                                                       U2/U2/Mcompar_n0040_lutdi12
                                                       U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C6       net (fanout=6)        3.029   U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C        Tilo                  0.259   U2/U2/PG_FIFO/mem_array_0<47>
                                                       U2/U2/_n2655_inv1
    SLICE_X6Y7.CE        net (fanout=14)       2.130   U2/U2/_n2655_inv
    SLICE_X6Y7.CLK       Tceck                 0.269   U2/U2/pg1_phase_accumulator_s<3>
                                                       U2/U2/pg1_phase_accumulator_s_2
    -------------------------------------------------  ---------------------------
    Total                                      8.552ns (1.535ns logic, 7.017ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/sync_time_s_24 (FF)
  Destination:          U2/U2/pg1_phase_accumulator_s_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.544ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.741 - 0.783)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/sync_time_s_24 to U2/U2/pg1_phase_accumulator_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.525   U1/sync_time_s<27>
                                                       U1/sync_time_s_24
    SLICE_X8Y42.A1       net (fanout=3)        1.858   U1/sync_time_s<24>
    SLICE_X8Y42.COUT     Topcya                0.474   U2/U2/Mcompar_n0040_cy<15>
                                                       U2/U2/Mcompar_n0040_lut<12>
                                                       U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C6       net (fanout=6)        3.029   U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C        Tilo                  0.259   U2/U2/PG_FIFO/mem_array_0<47>
                                                       U2/U2/_n2655_inv1
    SLICE_X6Y7.CE        net (fanout=14)       2.130   U2/U2/_n2655_inv
    SLICE_X6Y7.CLK       Tceck                 0.269   U2/U2/pg1_phase_accumulator_s<3>
                                                       U2/U2/pg1_phase_accumulator_s_2
    -------------------------------------------------  ---------------------------
    Total                                      8.544ns (1.527ns logic, 7.017ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/PG_FIFO/data_out_90 (FF)
  Destination:          U2/U2/pg1_phase_accumulator_s_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.741 - 0.776)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/PG_FIFO/data_out_90 to U2/U2/pg1_phase_accumulator_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y55.AQ       Tcko                  0.430   U2/U2/PG_FIFO/data_out<91>
                                                       U2/U2/PG_FIFO/data_out_90
    SLICE_X8Y42.B2       net (fanout=1)        1.923   U2/U2/PG_FIFO/data_out<90>
    SLICE_X8Y42.COUT     Topcyb                0.483   U2/U2/Mcompar_n0040_cy<15>
                                                       U2/U2/Mcompar_n0040_lut<13>
                                                       U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C6       net (fanout=6)        3.029   U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C        Tilo                  0.259   U2/U2/PG_FIFO/mem_array_0<47>
                                                       U2/U2/_n2655_inv1
    SLICE_X6Y7.CE        net (fanout=14)       2.130   U2/U2/_n2655_inv
    SLICE_X6Y7.CLK       Tceck                 0.269   U2/U2/pg1_phase_accumulator_s<3>
                                                       U2/U2/pg1_phase_accumulator_s_2
    -------------------------------------------------  ---------------------------
    Total                                      8.523ns (1.441ns logic, 7.082ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/pg1_phase_accumulator_s_3 (SLICE_X6Y7.CE), 131 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/sync_time_s_24 (FF)
  Destination:          U2/U2/pg1_phase_accumulator_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.549ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.741 - 0.783)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/sync_time_s_24 to U2/U2/pg1_phase_accumulator_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.525   U1/sync_time_s<27>
                                                       U1/sync_time_s_24
    SLICE_X8Y42.A1       net (fanout=3)        1.858   U1/sync_time_s<24>
    SLICE_X8Y42.COUT     Topcya                0.482   U2/U2/Mcompar_n0040_cy<15>
                                                       U2/U2/Mcompar_n0040_lutdi12
                                                       U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C6       net (fanout=6)        3.029   U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C        Tilo                  0.259   U2/U2/PG_FIFO/mem_array_0<47>
                                                       U2/U2/_n2655_inv1
    SLICE_X6Y7.CE        net (fanout=14)       2.130   U2/U2/_n2655_inv
    SLICE_X6Y7.CLK       Tceck                 0.266   U2/U2/pg1_phase_accumulator_s<3>
                                                       U2/U2/pg1_phase_accumulator_s_3
    -------------------------------------------------  ---------------------------
    Total                                      8.549ns (1.532ns logic, 7.017ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/sync_time_s_24 (FF)
  Destination:          U2/U2/pg1_phase_accumulator_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.541ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.741 - 0.783)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1/sync_time_s_24 to U2/U2/pg1_phase_accumulator_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.525   U1/sync_time_s<27>
                                                       U1/sync_time_s_24
    SLICE_X8Y42.A1       net (fanout=3)        1.858   U1/sync_time_s<24>
    SLICE_X8Y42.COUT     Topcya                0.474   U2/U2/Mcompar_n0040_cy<15>
                                                       U2/U2/Mcompar_n0040_lut<12>
                                                       U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C6       net (fanout=6)        3.029   U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C        Tilo                  0.259   U2/U2/PG_FIFO/mem_array_0<47>
                                                       U2/U2/_n2655_inv1
    SLICE_X6Y7.CE        net (fanout=14)       2.130   U2/U2/_n2655_inv
    SLICE_X6Y7.CLK       Tceck                 0.266   U2/U2/pg1_phase_accumulator_s<3>
                                                       U2/U2/pg1_phase_accumulator_s_3
    -------------------------------------------------  ---------------------------
    Total                                      8.541ns (1.524ns logic, 7.017ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U2/PG_FIFO/data_out_90 (FF)
  Destination:          U2/U2/pg1_phase_accumulator_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.520ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.741 - 0.776)
  Source Clock:         clk_100mhz_s rising at 0.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U2/PG_FIFO/data_out_90 to U2/U2/pg1_phase_accumulator_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y55.AQ       Tcko                  0.430   U2/U2/PG_FIFO/data_out<91>
                                                       U2/U2/PG_FIFO/data_out_90
    SLICE_X8Y42.B2       net (fanout=1)        1.923   U2/U2/PG_FIFO/data_out<90>
    SLICE_X8Y42.COUT     Topcyb                0.483   U2/U2/Mcompar_n0040_cy<15>
                                                       U2/U2/Mcompar_n0040_lut<13>
                                                       U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C6       net (fanout=6)        3.029   U2/U2/Mcompar_n0040_cy<15>
    SLICE_X5Y16.C        Tilo                  0.259   U2/U2/PG_FIFO/mem_array_0<47>
                                                       U2/U2/_n2655_inv1
    SLICE_X6Y7.CE        net (fanout=14)       2.130   U2/U2/_n2655_inv
    SLICE_X6Y7.CLK       Tceck                 0.266   U2/U2/pg1_phase_accumulator_s<3>
                                                       U2/U2/pg1_phase_accumulator_s_3
    -------------------------------------------------  ---------------------------
    Total                                      8.520ns (1.438ns logic, 7.082ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/U2/U1/PG2/offset_pattern_s_6 (SLICE_X0Y57.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U2/pg2_pattern_s_6 (FF)
  Destination:          U2/U2/U1/PG2/offset_pattern_s_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_100mhz_s rising at 10.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U2/pg2_pattern_s_6 to U2/U2/U1/PG2/offset_pattern_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.DQ       Tcko                  0.198   U2/U2/pg2_pattern_s<6>
                                                       U2/U2/pg2_pattern_s_6
    SLICE_X0Y57.C6       net (fanout=3)        0.033   U2/U2/pg2_pattern_s<6>
    SLICE_X0Y57.CLK      Tah         (-Th)    -0.197   U2/U2/U1/PG2/offset_pattern_s<7>
                                                       U2/U2/U1/PG2/Mmux_offset_pattern_s[7]_offset_pattern_s[7]_mux_11_OUT71
                                                       U2/U2/U1/PG2/offset_pattern_s_6
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.395ns logic, 0.033ns route)
                                                       (92.3% logic, 7.7% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/U1/OUTPUT_6 (SLICE_X1Y38.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U2/digital_output_data_s_6 (FF)
  Destination:          U2/U2/U1/OUTPUT_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_100mhz_s rising at 10.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U2/digital_output_data_s_6 to U2/U2/U1/OUTPUT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.CQ       Tcko                  0.234   U2/U2/digital_output_data_s<7>
                                                       U2/U2/digital_output_data_s_6
    SLICE_X1Y38.CX       net (fanout=1)        0.144   U2/U2/digital_output_data_s<6>
    SLICE_X1Y38.CLK      Tckdi       (-Th)    -0.059   U2/U2/U1/OUTPUT<7>
                                                       U2/U2/U1/OUTPUT_6
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.293ns logic, 0.144ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point U2/U2/U1/PG1/offset_s_6 (SLICE_X5Y8.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U2/pg1_offset_s_6 (FF)
  Destination:          U2/U2/U1/PG1/offset_s_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         clk_100mhz_s rising at 10.000ns
  Destination Clock:    clk_100mhz_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/U2/pg1_offset_s_6 to U2/U2/U1/PG1/offset_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.CQ        Tcko                  0.234   U2/U2/pg1_offset_s<7>
                                                       U2/U2/pg1_offset_s_6
    SLICE_X5Y8.CX        net (fanout=1)        0.144   U2/U2/pg1_offset_s<6>
    SLICE_X5Y8.CLK       Tckdi       (-Th)    -0.059   U2/U2/U1/PG1/offset_s<7>
                                                       U2/U2/U1/PG1/offset_s_6
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.293ns logic, 0.144ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: U2/U1/in_shift_reg_s<3>/CLK
  Logical resource: U2/U1/Mshreg_byte_tx_load_d_s_5/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_100mhz_s
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: U2/U1/in_shift_reg_s<3>/CLK
  Logical resource: U2/U1/Mshreg_mosi_d_s_3/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_100mhz_s
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: U2/U2/U1/PG1/offset_pattern_clock_s/CLK
  Logical resource: U2/U2/U1/PG2/Mshreg_offset_pattern_clock_s/CLK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_100mhz_s
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_8MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_8MHZ       |    9.279|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 47933 paths, 0 nets, and 9662 connections

Design statistics:
   Minimum period:   9.279ns{1}   (Maximum frequency: 107.770MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 10 15:54:55 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 247 MB



