Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "C:/Users/User/Desktop/Politechnika/PUR projekt/FrequencyDetector/ipcore_dir/fft.vhd. Ignore this file from project file "C:/Users/User/Desktop/Politechnika/PUR projekt/FrequencyDetector/top_vhdl.prj".
Compiling vhdl file "C:/Users/User/Desktop/Politechnika/PUR projekt/FrequencyDetector/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/User/Desktop/Politechnika/PUR projekt/FrequencyDetector/top.vhd" line 54: Instantiating black box module <fft>.
Entity <top> analyzed. Unit <top> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <top>.
    Related source file is "C:/Users/User/Desktop/Politechnika/PUR projekt/FrequencyDetector/top.vhd".
WARNING:Xst:646 - Signal <xn_index> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <xk_re> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <xk_index> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <xk_im> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rfd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edone> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fft.ngc>.
Reading Secure Unit <blk00000038>.
Loading core <fft> for timing and area information for instance <your_instance_name>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit blk00000039 : the following signal(s) form a combinatorial loop: clk.
WARNING:Xst:2170 - Unit blk00000038 : the following signal(s) form a combinatorial loop: clk.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clk:clk'
Last warning will be issued only once.

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 1092
#      GND                         : 3
#      INV                         : 39
#      LUT1                        : 50
#      LUT2                        : 104
#      LUT2_D                      : 2
#      LUT3                        : 257
#      LUT4                        : 166
#      MUXCY                       : 220
#      MUXF5                       : 57
#      VCC                         : 3
#      XORCY                       : 191
# FlipFlops/Latches                : 851
#      FD                          : 51
#      FDE                         : 342
#      FDR                         : 11
#      FDRE                        : 446
#      FDS                         : 1
# Shift Registers                  : 3
#      SRL16                       : 2
#      SRL16E                      : 1
# IO Buffers                       : 8
#      IBUF                        : 4
#      OBUF                        : 4
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      704  out of   4656    15%  
 Number of Slice Flip Flops:            851  out of   9312     9%  
 Number of 4 input LUTs:                621  out of   9312     6%  
    Number used as logic:               618
    Number used as Shift registers:       3
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                  | Load  |
-----------------------------------+----------------------------------------+-------+
clk(clk_INV_0:O)                   | NONE(*)(your_instance_name/blk0000000a)| 1366  |
-----------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.152ns (Maximum Frequency: 162.549MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 4.910ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.152ns (frequency: 162.549MHz)
  Total number of paths / destination ports: 11055 / 1499
-------------------------------------------------------------------------
Delay:               6.152ns (Levels of Logic = 19)
  Source:            your_instance_name/blk000004e4/blk000004eb (FF)
  Destination:       your_instance_name/blk000006e1 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: your_instance_name/blk000004e4/blk000004eb to your_instance_name/blk000006e1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.591   1.252  blk000004eb (COSINE<1>)
     end scope: 'blk000004e4'
     INV:I->O              1   0.704   0.000  blk00000b63 (sig000006a3)
     MUXCY:S->O            1   0.464   0.000  blk000006e0 (sig000006a2)
     MUXCY:CI->O           1   0.059   0.000  blk000006de (sig000006a1)
     MUXCY:CI->O           1   0.059   0.000  blk000006dc (sig000006a0)
     MUXCY:CI->O           1   0.059   0.000  blk000006da (sig0000069f)
     MUXCY:CI->O           1   0.059   0.000  blk000006d8 (sig0000069e)
     MUXCY:CI->O           1   0.059   0.000  blk000006d6 (sig0000069d)
     MUXCY:CI->O           1   0.059   0.000  blk000006d4 (sig0000069b)
     MUXCY:CI->O           1   0.059   0.000  blk000006d2 (sig0000069a)
     MUXCY:CI->O           1   0.059   0.000  blk000006d0 (sig00000698)
     MUXCY:CI->O           1   0.059   0.000  blk000006ce (sig00000697)
     MUXCY:CI->O           1   0.059   0.000  blk000006cc (sig00000695)
     MUXCY:CI->O           1   0.059   0.000  blk000006ca (sig00000693)
     MUXCY:CI->O           1   0.059   0.000  blk000006c8 (sig00000692)
     MUXCY:CI->O           1   0.059   0.000  blk000006c6 (sig00000690)
     MUXCY:CI->O           0   0.059   0.000  blk000006c4 (sig0000068e)
     XORCY:CI->O           1   0.804   0.499  blk000006c2 (sig000006e3)
     LUT2:I1->O            1   0.704   0.000  blk00000ac0 (sig000006d3)
     FDE:D                     0.308          blk000006e1
    ----------------------------------------
    Total                      6.152ns (4.401ns logic, 1.751ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.910ns (Levels of Logic = 2)
  Source:            switches<3> (PAD)
  Destination:       leds<3> (PAD)

  Data Path: switches<3> to leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  switches_3_IBUF (leds_3_OBUF)
     OBUF:I->O                 3.272          leds_3_OBUF (leds<3>)
    ----------------------------------------
    Total                      4.910ns (4.490ns logic, 0.420ns route)
                                       (91.4% logic, 8.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.86 secs
 
--> 

Total memory usage is 283580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

