// alu.v
// 1-bit-opcode ALU: op=0 -> add, op=1 -> sub.
// 4-bit operands.

module alu (

  input      [3:0] a,
  input      [3:0] b,
  input            op,
  output reg [3:0] result

);

  reg [3:0] b_inv;
  reg [3:0] b_twos;

  // Include EVERY input that can affect the output.
  always @(*) begin

    case (op)

      1'b0: begin
        result = a + b;
      end

      1'b1: begin
        b_inv  = ~b;
        b_twos = b_inv + 1;
        result = a + b_twos;
      end

    endcase

  end

endmodule