TimeQuest Timing Analyzer report for RegisterFile
Sat Nov 28 01:55:53 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'
 12. Slow Model Setup: 'Clkaddsub'
 13. Slow Model Setup: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'
 14. Slow Model Setup: 'try:inst13|clock_generator:inst1|inst7'
 15. Slow Model Hold: 'Clkaddsub'
 16. Slow Model Hold: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'
 17. Slow Model Hold: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'
 18. Slow Model Hold: 'try:inst13|clock_generator:inst1|inst7'
 19. Slow Model Minimum Pulse Width: 'Clkaddsub'
 20. Slow Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'
 21. Slow Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'
 22. Slow Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|inst7'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'
 33. Fast Model Setup: 'Clkaddsub'
 34. Fast Model Setup: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'
 35. Fast Model Setup: 'try:inst13|clock_generator:inst1|inst7'
 36. Fast Model Hold: 'Clkaddsub'
 37. Fast Model Hold: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'
 38. Fast Model Hold: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'
 39. Fast Model Hold: 'try:inst13|clock_generator:inst1|inst7'
 40. Fast Model Minimum Pulse Width: 'Clkaddsub'
 41. Fast Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'
 42. Fast Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'
 43. Fast Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|inst7'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; RegisterFile                                                     ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                ;
+--------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------+
; Clkaddsub                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clkaddsub }                                                          ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 } ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 } ;
; try:inst13|clock_generator:inst1|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { try:inst13|clock_generator:inst1|inst7 }                             ;
+--------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                           ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; 570.13 MHz ; 500.0 MHz       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 573.39 MHz ; 420.17 MHz      ; Clkaddsub                                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 684.93 MHz ; 500.0 MHz       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 765.7 MHz  ; 500.0 MHz       ; try:inst13|clock_generator:inst1|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                    ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.754 ; -3.647        ;
; Clkaddsub                                                          ; -0.744 ; -3.828        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.460 ; -1.666        ;
; try:inst13|clock_generator:inst1|inst7                             ; -0.306 ; -0.818        ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                     ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clkaddsub                                                          ; -2.558 ; -2.558        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -2.386 ; -2.386        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -2.028 ; -2.028        ;
; try:inst13|clock_generator:inst1|inst7                             ; 0.391  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                      ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clkaddsub                                                          ; -1.380 ; -27.380       ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; try:inst13|clock_generator:inst1|inst7                             ; -0.500 ; -3.000        ;
+--------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.754 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.790      ;
; -0.735 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.771      ;
; -0.725 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.761      ;
; -0.602 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.638      ;
; -0.601 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.637      ;
; -0.598 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.634      ;
; -0.592 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.628      ;
; -0.579 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.615      ;
; -0.484 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.520      ;
; -0.484 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.520      ;
; -0.482 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.518      ;
; -0.479 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.515      ;
; -0.475 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.511      ;
; -0.472 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.508      ;
; -0.461 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.497      ;
; -0.455 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.455 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.453 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.489      ;
; -0.450 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.486      ;
; -0.446 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.482      ;
; -0.441 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.477      ;
; -0.331 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.367      ;
; -0.331 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.367      ;
; -0.329 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.365      ;
; -0.326 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.362      ;
; -0.322 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.358      ;
; -0.298 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.334      ;
; -0.246 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.282      ;
; -0.246 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.282      ;
; -0.219 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.255      ;
; -0.215 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.251      ;
; -0.202 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.238      ;
; -0.202 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.238      ;
; -0.200 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.236      ;
; -0.197 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.233      ;
; -0.193 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.229      ;
; -0.168 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.204      ;
; -0.089 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.125      ;
; -0.085 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.121      ;
; -0.075 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.111      ;
; -0.046 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.082      ;
; -0.042 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.078      ;
; 0.043  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.993      ;
; 0.043  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.993      ;
; 0.047  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.989      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.656  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.527      ; 0.657      ;
; 3.156  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.527      ; 0.657      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clkaddsub'                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.744 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.780      ;
; -0.729 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.765      ;
; -0.721 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.757      ;
; -0.568 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.604      ;
; -0.567 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.603      ;
; -0.562 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.598      ;
; -0.516 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.552      ;
; -0.515 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.551      ;
; -0.515 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.551      ;
; -0.513 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.549      ;
; -0.513 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.549      ;
; -0.510 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.546      ;
; -0.465 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.501      ;
; -0.464 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.500      ;
; -0.464 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.500      ;
; -0.462 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.498      ;
; -0.462 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.498      ;
; -0.459 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.495      ;
; -0.440 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.476      ;
; -0.438 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.474      ;
; -0.435 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.471      ;
; -0.341 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.377      ;
; -0.340 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.376      ;
; -0.340 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.376      ;
; -0.338 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.374      ;
; -0.338 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.374      ;
; -0.335 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.371      ;
; -0.265 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.301      ;
; -0.264 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.300      ;
; -0.241 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.277      ;
; -0.240 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.276      ;
; -0.217 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.253      ;
; -0.208 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.244      ;
; -0.207 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.243      ;
; -0.207 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.243      ;
; -0.206 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.242      ;
; -0.206 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.242      ;
; -0.204 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.240      ;
; -0.204 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.240      ;
; -0.201 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.237      ;
; -0.048 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.084      ;
; -0.042 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 1.078      ;
; 0.208  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.828      ;
; 0.210  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.826      ;
; 0.212  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.824      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.657      ;
; 2.828  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub   ; 0.500        ; 2.699      ; 0.657      ;
; 3.328  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub   ; 1.000        ; 2.699      ; 0.657      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                                                      ;
+--------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.460 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.496      ;
; -0.458 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.494      ;
; -0.453 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.489      ;
; -0.444 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.480      ;
; -0.442 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.478      ;
; -0.437 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.473      ;
; -0.302 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.338      ;
; -0.300 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.336      ;
; -0.295 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.331      ;
; -0.241 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.277      ;
; -0.178 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.214      ;
; -0.176 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.212      ;
; -0.171 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.207      ;
; -0.068 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.104      ;
; -0.068 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.104      ;
; -0.054 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.090      ;
; -0.041 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.077      ;
; -0.027 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.063      ;
; 0.041  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.041  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.046  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.990      ;
; 0.379  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.298  ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.169      ; 0.657      ;
; 2.798  ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.169      ; 0.657      ;
+--------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'try:inst13|clock_generator:inst1|inst7'                                                                                                                                          ;
+--------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.306 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.342      ;
; -0.285 ; try:inst13|addsub:inst|ins7t   ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.321      ;
; -0.285 ; try:inst13|addsub:inst|ins7t   ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.321      ;
; -0.255 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.291      ;
; -0.227 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|inst255 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.263      ;
; -0.141 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.177      ;
; 0.139  ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.897      ;
; 0.379  ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|inst255 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+--------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clkaddsub'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.558 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub   ; 0.000        ; 2.699      ; 0.657      ;
; -2.058 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub   ; -0.500       ; 2.699      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.657      ;
; 0.558  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.824      ;
; 0.560  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.826      ;
; 0.562  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.828      ;
; 0.812  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.078      ;
; 0.818  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.084      ;
; 0.971  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.237      ;
; 0.974  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.240      ;
; 0.974  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.240      ;
; 0.976  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.242      ;
; 0.976  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.242      ;
; 0.977  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.243      ;
; 0.977  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.243      ;
; 0.978  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.244      ;
; 0.987  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.253      ;
; 1.010  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.276      ;
; 1.011  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.277      ;
; 1.034  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.300      ;
; 1.035  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.301      ;
; 1.105  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.371      ;
; 1.108  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.374      ;
; 1.108  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.374      ;
; 1.110  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.376      ;
; 1.110  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.376      ;
; 1.111  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.377      ;
; 1.205  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.471      ;
; 1.208  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.474      ;
; 1.210  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.476      ;
; 1.229  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.495      ;
; 1.232  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.498      ;
; 1.234  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.500      ;
; 1.234  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.500      ;
; 1.235  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.501      ;
; 1.280  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.546      ;
; 1.283  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.549      ;
; 1.283  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.549      ;
; 1.285  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.551      ;
; 1.285  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.551      ;
; 1.286  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.552      ;
; 1.332  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.598      ;
; 1.337  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.603      ;
; 1.338  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.604      ;
; 1.491  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.757      ;
; 1.499  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.765      ;
; 1.514  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 1.780      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.386 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.527      ; 0.657      ;
; -1.886 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.527      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.723  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.989      ;
; 0.727  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.993      ;
; 0.727  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.993      ;
; 0.812  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.078      ;
; 0.816  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.082      ;
; 0.845  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.111      ;
; 0.855  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.121      ;
; 0.859  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.125      ;
; 0.938  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.204      ;
; 0.963  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.229      ;
; 0.967  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.233      ;
; 0.970  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.236      ;
; 0.972  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.238      ;
; 0.972  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.238      ;
; 0.985  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.251      ;
; 0.989  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.255      ;
; 1.016  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.282      ;
; 1.016  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.282      ;
; 1.068  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.334      ;
; 1.092  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.358      ;
; 1.096  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.362      ;
; 1.099  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.365      ;
; 1.101  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.367      ;
; 1.101  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.367      ;
; 1.211  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.477      ;
; 1.216  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.482      ;
; 1.220  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.486      ;
; 1.223  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.489      ;
; 1.225  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.231  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.497      ;
; 1.242  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.508      ;
; 1.245  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.511      ;
; 1.249  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.515      ;
; 1.252  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.518      ;
; 1.254  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.520      ;
; 1.254  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.520      ;
; 1.349  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.615      ;
; 1.362  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.628      ;
; 1.368  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.634      ;
; 1.371  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.637      ;
; 1.372  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.638      ;
; 1.495  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.761      ;
; 1.505  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.771      ;
; 1.524  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.790      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                                                       ;
+--------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.028 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.169      ; 0.657      ;
; -1.528 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.169      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.724  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.990      ;
; 0.729  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.729  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.797  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.063      ;
; 0.811  ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.077      ;
; 0.824  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.090      ;
; 0.838  ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.104      ;
; 0.941  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.207      ;
; 0.946  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.212      ;
; 0.948  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.214      ;
; 1.011  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.277      ;
; 1.065  ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.331      ;
; 1.070  ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.336      ;
; 1.072  ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.338      ;
; 1.207  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.473      ;
; 1.212  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.478      ;
; 1.214  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.480      ;
; 1.223  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.489      ;
; 1.228  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.494      ;
; 1.230  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.496      ;
+--------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'try:inst13|clock_generator:inst1|inst7'                                                                                                                                          ;
+-------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.391 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|inst255 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.631 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.897      ;
; 0.911 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.177      ;
; 0.997 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|inst255 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.263      ;
; 1.025 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.291      ;
; 1.055 ; try:inst13|addsub:inst|ins7t   ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.321      ;
; 1.055 ; try:inst13|addsub:inst|ins7t   ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.321      ;
; 1.076 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.342      ;
+-------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clkaddsub'                                                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clkaddsub ; Rise       ; Clkaddsub                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst1|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst1|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst2|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst2|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst3|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst3|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst|inst                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst|inst                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; Clkaddsub|combout                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; Clkaddsub|combout                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; Clkaddsub~clkctrl|inclk[0]                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; Clkaddsub~clkctrl|inclk[0]                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; Clkaddsub~clkctrl|outclk                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; Clkaddsub~clkctrl|outclk                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst10|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst10|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst1|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst1|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst2|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst2|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst3|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst3|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst4|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst4|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst5|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst5|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst6|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst6|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst7|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst7|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst8|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst8|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst9|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst9|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst1|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst1|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst1|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst1|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst1|inst3|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst1|inst3|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst1|inst|inst|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst1|inst|inst|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst2|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst2|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst2|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst2|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst2|inst3|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst2|inst3|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst2|inst|inst|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst2|inst|inst|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst3|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst3|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst3|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst3|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst3|inst3|inst|clk                                               ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10|regout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10|regout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10~clkctrl|inclk[0]                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10~clkctrl|inclk[0]                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10~clkctrl|outclk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10~clkctrl|outclk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst10|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst10|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst1|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst1|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst2|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst2|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst3|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst3|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst4|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst4|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst5|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst5|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst6|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst6|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst7|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst7|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst8|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst8|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst9|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst9|clk                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst1       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst1       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst2       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst2       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst3       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst3       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst4       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst4       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst5       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst5       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst6       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst6       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst7       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst7       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst7|clk                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|inst7'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|ins7t        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|ins7t        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|inst1        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|inst1        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|inst255      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|inst255      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|ins7t|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|ins7t|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|inst255|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|inst255|clk             ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; D[*]      ; Clkaddsub                              ; 5.074 ; 5.074 ; Rise       ; Clkaddsub                              ;
;  D[0]     ; Clkaddsub                              ; 4.992 ; 4.992 ; Rise       ; Clkaddsub                              ;
;  D[1]     ; Clkaddsub                              ; 4.893 ; 4.893 ; Rise       ; Clkaddsub                              ;
;  D[2]     ; Clkaddsub                              ; 5.074 ; 5.074 ; Rise       ; Clkaddsub                              ;
;  D[3]     ; Clkaddsub                              ; 1.144 ; 1.144 ; Rise       ; Clkaddsub                              ;
; W[*]      ; Clkaddsub                              ; 4.865 ; 4.865 ; Rise       ; Clkaddsub                              ;
;  W[0]     ; Clkaddsub                              ; 4.865 ; 4.865 ; Rise       ; Clkaddsub                              ;
;  W[1]     ; Clkaddsub                              ; 4.744 ; 4.744 ; Rise       ; Clkaddsub                              ;
; W11       ; try:inst13|clock_generator:inst1|inst7 ; 4.991 ; 4.991 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; W22       ; try:inst13|clock_generator:inst1|inst7 ; 5.105 ; 5.105 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; D[*]      ; Clkaddsub                              ; -0.855 ; -0.855 ; Rise       ; Clkaddsub                              ;
;  D[0]     ; Clkaddsub                              ; -4.416 ; -4.416 ; Rise       ; Clkaddsub                              ;
;  D[1]     ; Clkaddsub                              ; -4.628 ; -4.628 ; Rise       ; Clkaddsub                              ;
;  D[2]     ; Clkaddsub                              ; -4.668 ; -4.668 ; Rise       ; Clkaddsub                              ;
;  D[3]     ; Clkaddsub                              ; -0.855 ; -0.855 ; Rise       ; Clkaddsub                              ;
; W[*]      ; Clkaddsub                              ; -4.047 ; -4.047 ; Rise       ; Clkaddsub                              ;
;  W[0]     ; Clkaddsub                              ; -4.171 ; -4.171 ; Rise       ; Clkaddsub                              ;
;  W[1]     ; Clkaddsub                              ; -4.047 ; -4.047 ; Rise       ; Clkaddsub                              ;
; W11       ; try:inst13|clock_generator:inst1|inst7 ; -4.100 ; -4.100 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; W22       ; try:inst13|clock_generator:inst1|inst7 ; -4.092 ; -4.092 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; F07n1     ; Clkaddsub                              ; 7.236 ; 7.236 ; Rise       ; Clkaddsub                              ;
; F07n2     ; Clkaddsub                              ; 7.244 ; 7.244 ; Rise       ; Clkaddsub                              ;
; F07n3     ; Clkaddsub                              ; 7.245 ; 7.245 ; Rise       ; Clkaddsub                              ;
; F07n4     ; Clkaddsub                              ; 7.258 ; 7.258 ; Rise       ; Clkaddsub                              ;
; F07n5     ; Clkaddsub                              ; 7.208 ; 7.208 ; Rise       ; Clkaddsub                              ;
; F07n6     ; Clkaddsub                              ; 7.536 ; 7.536 ; Rise       ; Clkaddsub                              ;
; F07n7     ; Clkaddsub                              ; 7.506 ; 7.506 ; Rise       ; Clkaddsub                              ;
; F17n1     ; Clkaddsub                              ; 7.131 ; 7.131 ; Rise       ; Clkaddsub                              ;
; F17n2     ; Clkaddsub                              ; 7.075 ; 7.075 ; Rise       ; Clkaddsub                              ;
; F17n3     ; Clkaddsub                              ; 7.033 ; 7.033 ; Rise       ; Clkaddsub                              ;
; F17n4     ; Clkaddsub                              ; 7.258 ; 7.258 ; Rise       ; Clkaddsub                              ;
; F17n5     ; Clkaddsub                              ; 6.883 ; 6.883 ; Rise       ; Clkaddsub                              ;
; F17n6     ; Clkaddsub                              ; 6.842 ; 6.842 ; Rise       ; Clkaddsub                              ;
; F17n7     ; Clkaddsub                              ; 6.868 ; 6.868 ; Rise       ; Clkaddsub                              ;
; F27n1     ; Clkaddsub                              ; 7.272 ; 7.272 ; Rise       ; Clkaddsub                              ;
; F27n2     ; Clkaddsub                              ; 7.281 ; 7.281 ; Rise       ; Clkaddsub                              ;
; F27n3     ; Clkaddsub                              ; 7.136 ; 7.136 ; Rise       ; Clkaddsub                              ;
; F27n4     ; Clkaddsub                              ; 7.157 ; 7.157 ; Rise       ; Clkaddsub                              ;
; F27n5     ; Clkaddsub                              ; 7.135 ; 7.135 ; Rise       ; Clkaddsub                              ;
; F27n6     ; Clkaddsub                              ; 7.070 ; 7.070 ; Rise       ; Clkaddsub                              ;
; F27n7     ; Clkaddsub                              ; 7.136 ; 7.136 ; Rise       ; Clkaddsub                              ;
; F37n1     ; Clkaddsub                              ; 8.699 ; 8.699 ; Rise       ; Clkaddsub                              ;
; F37n2     ; Clkaddsub                              ; 8.582 ; 8.582 ; Rise       ; Clkaddsub                              ;
; F37n3     ; Clkaddsub                              ; 9.925 ; 9.925 ; Rise       ; Clkaddsub                              ;
; F37n4     ; Clkaddsub                              ; 9.144 ; 9.144 ; Rise       ; Clkaddsub                              ;
; F37n5     ; Clkaddsub                              ; 9.412 ; 9.412 ; Rise       ; Clkaddsub                              ;
; F37n6     ; Clkaddsub                              ; 8.482 ; 8.482 ; Rise       ; Clkaddsub                              ;
; F37n7     ; Clkaddsub                              ; 8.684 ; 8.684 ; Rise       ; Clkaddsub                              ;
; y00       ; try:inst13|clock_generator:inst1|inst7 ; 6.088 ; 6.088 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y11       ; try:inst13|clock_generator:inst1|inst7 ; 6.137 ; 6.137 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y22       ; try:inst13|clock_generator:inst1|inst7 ; 6.059 ; 6.059 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; F07n1     ; Clkaddsub                              ; 6.945 ; 6.945 ; Rise       ; Clkaddsub                              ;
; F07n2     ; Clkaddsub                              ; 6.931 ; 6.931 ; Rise       ; Clkaddsub                              ;
; F07n3     ; Clkaddsub                              ; 6.745 ; 6.745 ; Rise       ; Clkaddsub                              ;
; F07n4     ; Clkaddsub                              ; 6.757 ; 6.757 ; Rise       ; Clkaddsub                              ;
; F07n5     ; Clkaddsub                              ; 6.934 ; 6.934 ; Rise       ; Clkaddsub                              ;
; F07n6     ; Clkaddsub                              ; 7.233 ; 7.233 ; Rise       ; Clkaddsub                              ;
; F07n7     ; Clkaddsub                              ; 7.192 ; 7.192 ; Rise       ; Clkaddsub                              ;
; F17n1     ; Clkaddsub                              ; 6.794 ; 6.794 ; Rise       ; Clkaddsub                              ;
; F17n2     ; Clkaddsub                              ; 6.760 ; 6.760 ; Rise       ; Clkaddsub                              ;
; F17n3     ; Clkaddsub                              ; 6.539 ; 6.539 ; Rise       ; Clkaddsub                              ;
; F17n4     ; Clkaddsub                              ; 6.675 ; 6.675 ; Rise       ; Clkaddsub                              ;
; F17n5     ; Clkaddsub                              ; 6.542 ; 6.542 ; Rise       ; Clkaddsub                              ;
; F17n6     ; Clkaddsub                              ; 6.511 ; 6.511 ; Rise       ; Clkaddsub                              ;
; F17n7     ; Clkaddsub                              ; 6.545 ; 6.545 ; Rise       ; Clkaddsub                              ;
; F27n1     ; Clkaddsub                              ; 6.773 ; 6.773 ; Rise       ; Clkaddsub                              ;
; F27n2     ; Clkaddsub                              ; 6.952 ; 6.952 ; Rise       ; Clkaddsub                              ;
; F27n3     ; Clkaddsub                              ; 6.638 ; 6.638 ; Rise       ; Clkaddsub                              ;
; F27n4     ; Clkaddsub                              ; 6.635 ; 6.635 ; Rise       ; Clkaddsub                              ;
; F27n5     ; Clkaddsub                              ; 6.612 ; 6.612 ; Rise       ; Clkaddsub                              ;
; F27n6     ; Clkaddsub                              ; 6.781 ; 6.781 ; Rise       ; Clkaddsub                              ;
; F27n7     ; Clkaddsub                              ; 6.801 ; 6.801 ; Rise       ; Clkaddsub                              ;
; F37n1     ; Clkaddsub                              ; 8.198 ; 8.198 ; Rise       ; Clkaddsub                              ;
; F37n2     ; Clkaddsub                              ; 7.962 ; 7.962 ; Rise       ; Clkaddsub                              ;
; F37n3     ; Clkaddsub                              ; 9.426 ; 9.426 ; Rise       ; Clkaddsub                              ;
; F37n4     ; Clkaddsub                              ; 8.646 ; 8.646 ; Rise       ; Clkaddsub                              ;
; F37n5     ; Clkaddsub                              ; 9.106 ; 9.106 ; Rise       ; Clkaddsub                              ;
; F37n6     ; Clkaddsub                              ; 8.137 ; 8.137 ; Rise       ; Clkaddsub                              ;
; F37n7     ; Clkaddsub                              ; 8.342 ; 8.342 ; Rise       ; Clkaddsub                              ;
; y00       ; try:inst13|clock_generator:inst1|inst7 ; 6.088 ; 6.088 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y11       ; try:inst13|clock_generator:inst1|inst7 ; 6.137 ; 6.137 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y22       ; try:inst13|clock_generator:inst1|inst7 ; 6.059 ; 6.059 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                   ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.191 ; 0.000         ;
; Clkaddsub                                                          ; 0.220 ; 0.000         ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.321 ; 0.000         ;
; try:inst13|clock_generator:inst1|inst7                             ; 0.399 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                     ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clkaddsub                                                          ; -1.598 ; -1.598        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -1.427 ; -1.427        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -1.283 ; -1.283        ;
; try:inst13|clock_generator:inst1|inst7                             ; 0.215  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                      ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clkaddsub                                                          ; -1.380 ; -27.380       ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; try:inst13|clock_generator:inst1|inst7                             ; -0.500 ; -3.000        ;
+--------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.191 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.841      ;
; 0.200 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.832      ;
; 0.220 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.812      ;
; 0.252 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.780      ;
; 0.262 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.770      ;
; 0.275 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.757      ;
; 0.280 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.752      ;
; 0.289 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.743      ;
; 0.306 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.726      ;
; 0.306 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.726      ;
; 0.307 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.725      ;
; 0.311 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.721      ;
; 0.314 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.718      ;
; 0.315 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.717      ;
; 0.315 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.717      ;
; 0.316 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.716      ;
; 0.316 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.716      ;
; 0.320 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.712      ;
; 0.323 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.709      ;
; 0.325 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.707      ;
; 0.348 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.684      ;
; 0.367 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.665      ;
; 0.367 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.665      ;
; 0.368 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.664      ;
; 0.372 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.660      ;
; 0.375 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.414 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.618      ;
; 0.426 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.606      ;
; 0.427 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.605      ;
; 0.435 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.438 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.594      ;
; 0.440 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.592      ;
; 0.440 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.592      ;
; 0.441 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.591      ;
; 0.444 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.588      ;
; 0.445 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.587      ;
; 0.448 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.584      ;
; 0.490 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.542      ;
; 0.496 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.536      ;
; 0.501 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.531      ;
; 0.510 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.522      ;
; 0.514 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.518      ;
; 0.545 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.546 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.486      ;
; 0.549 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.483      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.807 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.501      ; 0.367      ;
; 2.307 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.501      ; 0.367      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clkaddsub'                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.220 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.812      ;
; 0.224 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.808      ;
; 0.229 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.803      ;
; 0.285 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.747      ;
; 0.286 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.746      ;
; 0.286 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.746      ;
; 0.287 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.745      ;
; 0.287 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.745      ;
; 0.290 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.742      ;
; 0.296 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.736      ;
; 0.299 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.733      ;
; 0.304 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.728      ;
; 0.313 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.719      ;
; 0.314 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.718      ;
; 0.315 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.717      ;
; 0.315 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.717      ;
; 0.318 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.714      ;
; 0.326 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.706      ;
; 0.328 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.704      ;
; 0.329 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.703      ;
; 0.363 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.669      ;
; 0.364 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.668      ;
; 0.364 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.668      ;
; 0.365 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.667      ;
; 0.365 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.667      ;
; 0.368 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.664      ;
; 0.419 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.613      ;
; 0.421 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.611      ;
; 0.429 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.603      ;
; 0.429 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.603      ;
; 0.439 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.593      ;
; 0.440 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.592      ;
; 0.441 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.591      ;
; 0.442 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.590      ;
; 0.442 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.590      ;
; 0.442 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.590      ;
; 0.443 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.589      ;
; 0.443 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.589      ;
; 0.446 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.586      ;
; 0.511 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.521      ;
; 0.512 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.520      ;
; 0.616 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.416      ;
; 0.618 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.414      ;
; 0.619 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.413      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; Clkaddsub                                                          ; Clkaddsub   ; 1.000        ; 0.000      ; 0.367      ;
; 1.978 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub   ; 0.500        ; 1.672      ; 0.367      ;
; 2.478 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub   ; 1.000        ; 1.672      ; 0.367      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.321 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.711      ;
; 0.322 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.710      ;
; 0.326 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.706      ;
; 0.327 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.332 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.700      ;
; 0.384 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.648      ;
; 0.385 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.647      ;
; 0.390 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.642      ;
; 0.430 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.602      ;
; 0.454 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.578      ;
; 0.455 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.577      ;
; 0.460 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.572      ;
; 0.505 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.527      ;
; 0.506 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.526      ;
; 0.506 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.526      ;
; 0.513 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.519      ;
; 0.522 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.510      ;
; 0.544 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.488      ;
; 0.545 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.549 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.483      ;
; 0.665 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.663 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.357      ; 0.367      ;
; 2.163 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.357      ; 0.367      ;
+-------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'try:inst13|clock_generator:inst1|inst7'                                                                                                                                         ;
+-------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.399 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.633      ;
; 0.419 ; try:inst13|addsub:inst|ins7t   ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.613      ;
; 0.423 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.609      ;
; 0.424 ; try:inst13|addsub:inst|ins7t   ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.608      ;
; 0.428 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|inst255 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.604      ;
; 0.480 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.552      ;
; 0.586 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.446      ;
; 0.665 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|inst255 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clkaddsub'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.598 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub   ; 0.000        ; 1.672      ; 0.367      ;
; -1.098 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub   ; -0.500       ; 1.672      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.367      ;
; 0.261  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.413      ;
; 0.262  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.414      ;
; 0.264  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.416      ;
; 0.368  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.521      ;
; 0.434  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.586      ;
; 0.437  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.590      ;
; 0.439  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.591      ;
; 0.440  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.592      ;
; 0.441  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.593      ;
; 0.451  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.603      ;
; 0.451  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.603      ;
; 0.459  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.611      ;
; 0.461  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.613      ;
; 0.512  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.664      ;
; 0.515  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.669      ;
; 0.551  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.704      ;
; 0.554  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.706      ;
; 0.562  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.714      ;
; 0.565  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.717      ;
; 0.565  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.717      ;
; 0.566  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.719      ;
; 0.576  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.728      ;
; 0.581  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.736      ;
; 0.590  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.742      ;
; 0.593  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.745      ;
; 0.593  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.745      ;
; 0.594  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.746      ;
; 0.594  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.746      ;
; 0.595  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.747      ;
; 0.651  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.803      ;
; 0.656  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.808      ;
; 0.660  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; Clkaddsub   ; 0.000        ; 0.000      ; 0.812      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.427 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.501      ; 0.367      ;
; -0.927 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.501      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.331  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.483      ;
; 0.334  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.486      ;
; 0.335  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.366  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.518      ;
; 0.370  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.522      ;
; 0.379  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.531      ;
; 0.384  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.536      ;
; 0.390  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.542      ;
; 0.432  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.584      ;
; 0.435  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.587      ;
; 0.436  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.588      ;
; 0.439  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.591      ;
; 0.440  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.592      ;
; 0.442  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.594      ;
; 0.445  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.453  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.605      ;
; 0.454  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.606      ;
; 0.466  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.618      ;
; 0.505  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.508  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.660      ;
; 0.512  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.665      ;
; 0.513  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.665      ;
; 0.532  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.684      ;
; 0.555  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.707      ;
; 0.557  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.709      ;
; 0.560  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.712      ;
; 0.564  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.716      ;
; 0.565  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.717      ;
; 0.565  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.717      ;
; 0.566  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.718      ;
; 0.569  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.721      ;
; 0.573  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.725      ;
; 0.574  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.726      ;
; 0.591  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.743      ;
; 0.600  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.752      ;
; 0.605  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.757      ;
; 0.618  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.770      ;
; 0.628  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.780      ;
; 0.660  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.812      ;
; 0.680  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.832      ;
; 0.689  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.841      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                                                       ;
+--------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.283 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.357      ; 0.367      ;
; -0.783 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.357      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.331  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.483      ;
; 0.335  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.336  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.488      ;
; 0.358  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.510      ;
; 0.367  ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.519      ;
; 0.374  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.527      ;
; 0.420  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.572      ;
; 0.425  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.577      ;
; 0.426  ; try:inst13|clock_generator:inst1|inst3 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.578      ;
; 0.450  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.602      ;
; 0.490  ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.642      ;
; 0.495  ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; try:inst13|clock_generator:inst1|inst4 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.648      ;
; 0.548  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.700      ;
; 0.553  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst5 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; try:inst13|clock_generator:inst1|inst2 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.706      ;
; 0.558  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.710      ;
; 0.559  ; try:inst13|clock_generator:inst1|inst1 ; try:inst13|clock_generator:inst1|inst6 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.711      ;
+--------+----------------------------------------+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'try:inst13|clock_generator:inst1|inst7'                                                                                                                                          ;
+-------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.215 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|inst255 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.294 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.446      ;
; 0.400 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.552      ;
; 0.452 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|inst255 ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.604      ;
; 0.456 ; try:inst13|addsub:inst|ins7t   ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.608      ;
; 0.457 ; try:inst13|addsub:inst|inst255 ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.609      ;
; 0.461 ; try:inst13|addsub:inst|ins7t   ; try:inst13|addsub:inst|ins7t   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.613      ;
; 0.481 ; try:inst13|addsub:inst|inst1   ; try:inst13|addsub:inst|inst1   ; try:inst13|clock_generator:inst1|inst7 ; try:inst13|clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.633      ;
+-------+--------------------------------+--------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clkaddsub'                                                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clkaddsub ; Rise       ; Clkaddsub                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst1|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst2|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst1|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst2|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst3|inst                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst3|onebit:inst|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst1|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst1|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst2|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst2|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst3|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst3|inst                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst|inst                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; 4bitregister:inst|onebit:inst|inst                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; Clkaddsub|combout                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; Clkaddsub|combout                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; Clkaddsub~clkctrl|inclk[0]                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; Clkaddsub~clkctrl|inclk[0]                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; Clkaddsub~clkctrl|outclk                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; Clkaddsub~clkctrl|outclk                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst10|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst10|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst1|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst1|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst2|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst2|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst3|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst3|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst4|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst4|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst5|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst5|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst6|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst6|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst7|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst7|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst8|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst8|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst9|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst13|inst1|inst101|inst9|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst1|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst1|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst1|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst1|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst1|inst3|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst1|inst3|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst1|inst|inst|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst1|inst|inst|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst2|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst2|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst2|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst2|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst2|inst3|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst2|inst3|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst2|inst|inst|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst2|inst|inst|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst3|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst3|inst1|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst3|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clkaddsub ; Rise       ; inst3|inst2|inst|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clkaddsub ; Rise       ; inst3|inst3|inst|clk                                               ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10|regout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10|regout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10~clkctrl|inclk[0]                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10~clkctrl|inclk[0]                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10~clkctrl|outclk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst101|inst10~clkctrl|outclk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst10|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst10|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst1|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst1|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst2|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst2|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst3|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst3|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst4|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst4|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst5|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst5|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst6|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst6|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst7|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst7|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst8|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst8|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst9|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst1|inst102|inst9|clk                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst1       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst1       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst2       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst2       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst3       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst3       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst4       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst4       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst5       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst5       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst6       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst6       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst7       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; try:inst13|clock_generator:inst1|inst7       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst1|inst7|clk                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'try:inst13|clock_generator:inst1|inst7'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|ins7t        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|ins7t        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|inst1        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|inst1        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|inst255      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; try:inst13|addsub:inst|inst255      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|ins7t|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|ins7t|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|inst255|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; try:inst13|clock_generator:inst1|inst7 ; Rise       ; inst13|inst|inst255|clk             ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; D[*]      ; Clkaddsub                              ; 2.772 ; 2.772 ; Rise       ; Clkaddsub                              ;
;  D[0]     ; Clkaddsub                              ; 2.716 ; 2.716 ; Rise       ; Clkaddsub                              ;
;  D[1]     ; Clkaddsub                              ; 2.665 ; 2.665 ; Rise       ; Clkaddsub                              ;
;  D[2]     ; Clkaddsub                              ; 2.772 ; 2.772 ; Rise       ; Clkaddsub                              ;
;  D[3]     ; Clkaddsub                              ; 0.356 ; 0.356 ; Rise       ; Clkaddsub                              ;
; W[*]      ; Clkaddsub                              ; 2.571 ; 2.571 ; Rise       ; Clkaddsub                              ;
;  W[0]     ; Clkaddsub                              ; 2.571 ; 2.571 ; Rise       ; Clkaddsub                              ;
;  W[1]     ; Clkaddsub                              ; 2.543 ; 2.543 ; Rise       ; Clkaddsub                              ;
; W11       ; try:inst13|clock_generator:inst1|inst7 ; 2.700 ; 2.700 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; W22       ; try:inst13|clock_generator:inst1|inst7 ; 2.701 ; 2.701 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; D[*]      ; Clkaddsub                              ; -0.207 ; -0.207 ; Rise       ; Clkaddsub                              ;
;  D[0]     ; Clkaddsub                              ; -2.443 ; -2.443 ; Rise       ; Clkaddsub                              ;
;  D[1]     ; Clkaddsub                              ; -2.516 ; -2.516 ; Rise       ; Clkaddsub                              ;
;  D[2]     ; Clkaddsub                              ; -2.544 ; -2.544 ; Rise       ; Clkaddsub                              ;
;  D[3]     ; Clkaddsub                              ; -0.207 ; -0.207 ; Rise       ; Clkaddsub                              ;
; W[*]      ; Clkaddsub                              ; -2.179 ; -2.179 ; Rise       ; Clkaddsub                              ;
;  W[0]     ; Clkaddsub                              ; -2.236 ; -2.236 ; Rise       ; Clkaddsub                              ;
;  W[1]     ; Clkaddsub                              ; -2.179 ; -2.179 ; Rise       ; Clkaddsub                              ;
; W11       ; try:inst13|clock_generator:inst1|inst7 ; -2.298 ; -2.298 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; W22       ; try:inst13|clock_generator:inst1|inst7 ; -2.252 ; -2.252 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; F07n1     ; Clkaddsub                              ; 3.980 ; 3.980 ; Rise       ; Clkaddsub                              ;
; F07n2     ; Clkaddsub                              ; 3.980 ; 3.980 ; Rise       ; Clkaddsub                              ;
; F07n3     ; Clkaddsub                              ; 3.980 ; 3.980 ; Rise       ; Clkaddsub                              ;
; F07n4     ; Clkaddsub                              ; 3.981 ; 3.981 ; Rise       ; Clkaddsub                              ;
; F07n5     ; Clkaddsub                              ; 3.972 ; 3.972 ; Rise       ; Clkaddsub                              ;
; F07n6     ; Clkaddsub                              ; 4.094 ; 4.094 ; Rise       ; Clkaddsub                              ;
; F07n7     ; Clkaddsub                              ; 4.081 ; 4.081 ; Rise       ; Clkaddsub                              ;
; F17n1     ; Clkaddsub                              ; 3.943 ; 3.943 ; Rise       ; Clkaddsub                              ;
; F17n2     ; Clkaddsub                              ; 3.888 ; 3.888 ; Rise       ; Clkaddsub                              ;
; F17n3     ; Clkaddsub                              ; 3.909 ; 3.909 ; Rise       ; Clkaddsub                              ;
; F17n4     ; Clkaddsub                              ; 3.997 ; 3.997 ; Rise       ; Clkaddsub                              ;
; F17n5     ; Clkaddsub                              ; 3.832 ; 3.832 ; Rise       ; Clkaddsub                              ;
; F17n6     ; Clkaddsub                              ; 3.808 ; 3.808 ; Rise       ; Clkaddsub                              ;
; F17n7     ; Clkaddsub                              ; 3.815 ; 3.815 ; Rise       ; Clkaddsub                              ;
; F27n1     ; Clkaddsub                              ; 4.047 ; 4.047 ; Rise       ; Clkaddsub                              ;
; F27n2     ; Clkaddsub                              ; 4.052 ; 4.052 ; Rise       ; Clkaddsub                              ;
; F27n3     ; Clkaddsub                              ; 3.955 ; 3.955 ; Rise       ; Clkaddsub                              ;
; F27n4     ; Clkaddsub                              ; 3.945 ; 3.945 ; Rise       ; Clkaddsub                              ;
; F27n5     ; Clkaddsub                              ; 3.943 ; 3.943 ; Rise       ; Clkaddsub                              ;
; F27n6     ; Clkaddsub                              ; 3.911 ; 3.911 ; Rise       ; Clkaddsub                              ;
; F27n7     ; Clkaddsub                              ; 3.943 ; 3.943 ; Rise       ; Clkaddsub                              ;
; F37n1     ; Clkaddsub                              ; 4.757 ; 4.757 ; Rise       ; Clkaddsub                              ;
; F37n2     ; Clkaddsub                              ; 4.680 ; 4.680 ; Rise       ; Clkaddsub                              ;
; F37n3     ; Clkaddsub                              ; 5.409 ; 5.409 ; Rise       ; Clkaddsub                              ;
; F37n4     ; Clkaddsub                              ; 4.947 ; 4.947 ; Rise       ; Clkaddsub                              ;
; F37n5     ; Clkaddsub                              ; 5.053 ; 5.053 ; Rise       ; Clkaddsub                              ;
; F37n6     ; Clkaddsub                              ; 4.648 ; 4.648 ; Rise       ; Clkaddsub                              ;
; F37n7     ; Clkaddsub                              ; 4.739 ; 4.739 ; Rise       ; Clkaddsub                              ;
; y00       ; try:inst13|clock_generator:inst1|inst7 ; 3.463 ; 3.463 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y11       ; try:inst13|clock_generator:inst1|inst7 ; 3.477 ; 3.477 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y22       ; try:inst13|clock_generator:inst1|inst7 ; 3.417 ; 3.417 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; F07n1     ; Clkaddsub                              ; 3.847 ; 3.847 ; Rise       ; Clkaddsub                              ;
; F07n2     ; Clkaddsub                              ; 3.843 ; 3.843 ; Rise       ; Clkaddsub                              ;
; F07n3     ; Clkaddsub                              ; 3.785 ; 3.785 ; Rise       ; Clkaddsub                              ;
; F07n4     ; Clkaddsub                              ; 3.792 ; 3.792 ; Rise       ; Clkaddsub                              ;
; F07n5     ; Clkaddsub                              ; 3.849 ; 3.849 ; Rise       ; Clkaddsub                              ;
; F07n6     ; Clkaddsub                              ; 3.971 ; 3.971 ; Rise       ; Clkaddsub                              ;
; F07n7     ; Clkaddsub                              ; 3.948 ; 3.948 ; Rise       ; Clkaddsub                              ;
; F17n1     ; Clkaddsub                              ; 3.794 ; 3.794 ; Rise       ; Clkaddsub                              ;
; F17n2     ; Clkaddsub                              ; 3.760 ; 3.760 ; Rise       ; Clkaddsub                              ;
; F17n3     ; Clkaddsub                              ; 3.708 ; 3.708 ; Rise       ; Clkaddsub                              ;
; F17n4     ; Clkaddsub                              ; 3.775 ; 3.775 ; Rise       ; Clkaddsub                              ;
; F17n5     ; Clkaddsub                              ; 3.680 ; 3.680 ; Rise       ; Clkaddsub                              ;
; F17n6     ; Clkaddsub                              ; 3.663 ; 3.663 ; Rise       ; Clkaddsub                              ;
; F17n7     ; Clkaddsub                              ; 3.679 ; 3.679 ; Rise       ; Clkaddsub                              ;
; F27n1     ; Clkaddsub                              ; 3.856 ; 3.856 ; Rise       ; Clkaddsub                              ;
; F27n2     ; Clkaddsub                              ; 3.910 ; 3.910 ; Rise       ; Clkaddsub                              ;
; F27n3     ; Clkaddsub                              ; 3.740 ; 3.740 ; Rise       ; Clkaddsub                              ;
; F27n4     ; Clkaddsub                              ; 3.739 ; 3.739 ; Rise       ; Clkaddsub                              ;
; F27n5     ; Clkaddsub                              ; 3.736 ; 3.736 ; Rise       ; Clkaddsub                              ;
; F27n6     ; Clkaddsub                              ; 3.777 ; 3.777 ; Rise       ; Clkaddsub                              ;
; F27n7     ; Clkaddsub                              ; 3.796 ; 3.796 ; Rise       ; Clkaddsub                              ;
; F37n1     ; Clkaddsub                              ; 4.563 ; 4.563 ; Rise       ; Clkaddsub                              ;
; F37n2     ; Clkaddsub                              ; 4.446 ; 4.446 ; Rise       ; Clkaddsub                              ;
; F37n3     ; Clkaddsub                              ; 5.214 ; 5.214 ; Rise       ; Clkaddsub                              ;
; F37n4     ; Clkaddsub                              ; 4.760 ; 4.760 ; Rise       ; Clkaddsub                              ;
; F37n5     ; Clkaddsub                              ; 4.913 ; 4.913 ; Rise       ; Clkaddsub                              ;
; F37n6     ; Clkaddsub                              ; 4.498 ; 4.498 ; Rise       ; Clkaddsub                              ;
; F37n7     ; Clkaddsub                              ; 4.593 ; 4.593 ; Rise       ; Clkaddsub                              ;
; y00       ; try:inst13|clock_generator:inst1|inst7 ; 3.463 ; 3.463 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y11       ; try:inst13|clock_generator:inst1|inst7 ; 3.477 ; 3.477 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y22       ; try:inst13|clock_generator:inst1|inst7 ; 3.417 ; 3.417 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                              ;
+---------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                               ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                    ; -0.754 ; -2.558 ; N/A      ; N/A     ; -1.380              ;
;  Clkaddsub                                                          ; -0.744 ; -2.558 ; N/A      ; N/A     ; -1.380              ;
;  try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.754 ; -2.386 ; N/A      ; N/A     ; -0.500              ;
;  try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.460 ; -2.028 ; N/A      ; N/A     ; -0.500              ;
;  try:inst13|clock_generator:inst1|inst7                             ; -0.306 ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                     ; -9.959 ; -6.972 ; 0.0      ; 0.0     ; -47.38              ;
;  Clkaddsub                                                          ; -3.828 ; -2.558 ; N/A      ; N/A     ; -27.380             ;
;  try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -3.647 ; -2.386 ; N/A      ; N/A     ; -10.000             ;
;  try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -1.666 ; -2.028 ; N/A      ; N/A     ; -7.000              ;
;  try:inst13|clock_generator:inst1|inst7                             ; -0.818 ; 0.000  ; N/A      ; N/A     ; -3.000              ;
+---------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; D[*]      ; Clkaddsub                              ; 5.074 ; 5.074 ; Rise       ; Clkaddsub                              ;
;  D[0]     ; Clkaddsub                              ; 4.992 ; 4.992 ; Rise       ; Clkaddsub                              ;
;  D[1]     ; Clkaddsub                              ; 4.893 ; 4.893 ; Rise       ; Clkaddsub                              ;
;  D[2]     ; Clkaddsub                              ; 5.074 ; 5.074 ; Rise       ; Clkaddsub                              ;
;  D[3]     ; Clkaddsub                              ; 1.144 ; 1.144 ; Rise       ; Clkaddsub                              ;
; W[*]      ; Clkaddsub                              ; 4.865 ; 4.865 ; Rise       ; Clkaddsub                              ;
;  W[0]     ; Clkaddsub                              ; 4.865 ; 4.865 ; Rise       ; Clkaddsub                              ;
;  W[1]     ; Clkaddsub                              ; 4.744 ; 4.744 ; Rise       ; Clkaddsub                              ;
; W11       ; try:inst13|clock_generator:inst1|inst7 ; 4.991 ; 4.991 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; W22       ; try:inst13|clock_generator:inst1|inst7 ; 5.105 ; 5.105 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; D[*]      ; Clkaddsub                              ; -0.207 ; -0.207 ; Rise       ; Clkaddsub                              ;
;  D[0]     ; Clkaddsub                              ; -2.443 ; -2.443 ; Rise       ; Clkaddsub                              ;
;  D[1]     ; Clkaddsub                              ; -2.516 ; -2.516 ; Rise       ; Clkaddsub                              ;
;  D[2]     ; Clkaddsub                              ; -2.544 ; -2.544 ; Rise       ; Clkaddsub                              ;
;  D[3]     ; Clkaddsub                              ; -0.207 ; -0.207 ; Rise       ; Clkaddsub                              ;
; W[*]      ; Clkaddsub                              ; -2.179 ; -2.179 ; Rise       ; Clkaddsub                              ;
;  W[0]     ; Clkaddsub                              ; -2.236 ; -2.236 ; Rise       ; Clkaddsub                              ;
;  W[1]     ; Clkaddsub                              ; -2.179 ; -2.179 ; Rise       ; Clkaddsub                              ;
; W11       ; try:inst13|clock_generator:inst1|inst7 ; -2.298 ; -2.298 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; W22       ; try:inst13|clock_generator:inst1|inst7 ; -2.252 ; -2.252 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; F07n1     ; Clkaddsub                              ; 7.236 ; 7.236 ; Rise       ; Clkaddsub                              ;
; F07n2     ; Clkaddsub                              ; 7.244 ; 7.244 ; Rise       ; Clkaddsub                              ;
; F07n3     ; Clkaddsub                              ; 7.245 ; 7.245 ; Rise       ; Clkaddsub                              ;
; F07n4     ; Clkaddsub                              ; 7.258 ; 7.258 ; Rise       ; Clkaddsub                              ;
; F07n5     ; Clkaddsub                              ; 7.208 ; 7.208 ; Rise       ; Clkaddsub                              ;
; F07n6     ; Clkaddsub                              ; 7.536 ; 7.536 ; Rise       ; Clkaddsub                              ;
; F07n7     ; Clkaddsub                              ; 7.506 ; 7.506 ; Rise       ; Clkaddsub                              ;
; F17n1     ; Clkaddsub                              ; 7.131 ; 7.131 ; Rise       ; Clkaddsub                              ;
; F17n2     ; Clkaddsub                              ; 7.075 ; 7.075 ; Rise       ; Clkaddsub                              ;
; F17n3     ; Clkaddsub                              ; 7.033 ; 7.033 ; Rise       ; Clkaddsub                              ;
; F17n4     ; Clkaddsub                              ; 7.258 ; 7.258 ; Rise       ; Clkaddsub                              ;
; F17n5     ; Clkaddsub                              ; 6.883 ; 6.883 ; Rise       ; Clkaddsub                              ;
; F17n6     ; Clkaddsub                              ; 6.842 ; 6.842 ; Rise       ; Clkaddsub                              ;
; F17n7     ; Clkaddsub                              ; 6.868 ; 6.868 ; Rise       ; Clkaddsub                              ;
; F27n1     ; Clkaddsub                              ; 7.272 ; 7.272 ; Rise       ; Clkaddsub                              ;
; F27n2     ; Clkaddsub                              ; 7.281 ; 7.281 ; Rise       ; Clkaddsub                              ;
; F27n3     ; Clkaddsub                              ; 7.136 ; 7.136 ; Rise       ; Clkaddsub                              ;
; F27n4     ; Clkaddsub                              ; 7.157 ; 7.157 ; Rise       ; Clkaddsub                              ;
; F27n5     ; Clkaddsub                              ; 7.135 ; 7.135 ; Rise       ; Clkaddsub                              ;
; F27n6     ; Clkaddsub                              ; 7.070 ; 7.070 ; Rise       ; Clkaddsub                              ;
; F27n7     ; Clkaddsub                              ; 7.136 ; 7.136 ; Rise       ; Clkaddsub                              ;
; F37n1     ; Clkaddsub                              ; 8.699 ; 8.699 ; Rise       ; Clkaddsub                              ;
; F37n2     ; Clkaddsub                              ; 8.582 ; 8.582 ; Rise       ; Clkaddsub                              ;
; F37n3     ; Clkaddsub                              ; 9.925 ; 9.925 ; Rise       ; Clkaddsub                              ;
; F37n4     ; Clkaddsub                              ; 9.144 ; 9.144 ; Rise       ; Clkaddsub                              ;
; F37n5     ; Clkaddsub                              ; 9.412 ; 9.412 ; Rise       ; Clkaddsub                              ;
; F37n6     ; Clkaddsub                              ; 8.482 ; 8.482 ; Rise       ; Clkaddsub                              ;
; F37n7     ; Clkaddsub                              ; 8.684 ; 8.684 ; Rise       ; Clkaddsub                              ;
; y00       ; try:inst13|clock_generator:inst1|inst7 ; 6.088 ; 6.088 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y11       ; try:inst13|clock_generator:inst1|inst7 ; 6.137 ; 6.137 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y22       ; try:inst13|clock_generator:inst1|inst7 ; 6.059 ; 6.059 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+
; F07n1     ; Clkaddsub                              ; 3.847 ; 3.847 ; Rise       ; Clkaddsub                              ;
; F07n2     ; Clkaddsub                              ; 3.843 ; 3.843 ; Rise       ; Clkaddsub                              ;
; F07n3     ; Clkaddsub                              ; 3.785 ; 3.785 ; Rise       ; Clkaddsub                              ;
; F07n4     ; Clkaddsub                              ; 3.792 ; 3.792 ; Rise       ; Clkaddsub                              ;
; F07n5     ; Clkaddsub                              ; 3.849 ; 3.849 ; Rise       ; Clkaddsub                              ;
; F07n6     ; Clkaddsub                              ; 3.971 ; 3.971 ; Rise       ; Clkaddsub                              ;
; F07n7     ; Clkaddsub                              ; 3.948 ; 3.948 ; Rise       ; Clkaddsub                              ;
; F17n1     ; Clkaddsub                              ; 3.794 ; 3.794 ; Rise       ; Clkaddsub                              ;
; F17n2     ; Clkaddsub                              ; 3.760 ; 3.760 ; Rise       ; Clkaddsub                              ;
; F17n3     ; Clkaddsub                              ; 3.708 ; 3.708 ; Rise       ; Clkaddsub                              ;
; F17n4     ; Clkaddsub                              ; 3.775 ; 3.775 ; Rise       ; Clkaddsub                              ;
; F17n5     ; Clkaddsub                              ; 3.680 ; 3.680 ; Rise       ; Clkaddsub                              ;
; F17n6     ; Clkaddsub                              ; 3.663 ; 3.663 ; Rise       ; Clkaddsub                              ;
; F17n7     ; Clkaddsub                              ; 3.679 ; 3.679 ; Rise       ; Clkaddsub                              ;
; F27n1     ; Clkaddsub                              ; 3.856 ; 3.856 ; Rise       ; Clkaddsub                              ;
; F27n2     ; Clkaddsub                              ; 3.910 ; 3.910 ; Rise       ; Clkaddsub                              ;
; F27n3     ; Clkaddsub                              ; 3.740 ; 3.740 ; Rise       ; Clkaddsub                              ;
; F27n4     ; Clkaddsub                              ; 3.739 ; 3.739 ; Rise       ; Clkaddsub                              ;
; F27n5     ; Clkaddsub                              ; 3.736 ; 3.736 ; Rise       ; Clkaddsub                              ;
; F27n6     ; Clkaddsub                              ; 3.777 ; 3.777 ; Rise       ; Clkaddsub                              ;
; F27n7     ; Clkaddsub                              ; 3.796 ; 3.796 ; Rise       ; Clkaddsub                              ;
; F37n1     ; Clkaddsub                              ; 4.563 ; 4.563 ; Rise       ; Clkaddsub                              ;
; F37n2     ; Clkaddsub                              ; 4.446 ; 4.446 ; Rise       ; Clkaddsub                              ;
; F37n3     ; Clkaddsub                              ; 5.214 ; 5.214 ; Rise       ; Clkaddsub                              ;
; F37n4     ; Clkaddsub                              ; 4.760 ; 4.760 ; Rise       ; Clkaddsub                              ;
; F37n5     ; Clkaddsub                              ; 4.913 ; 4.913 ; Rise       ; Clkaddsub                              ;
; F37n6     ; Clkaddsub                              ; 4.498 ; 4.498 ; Rise       ; Clkaddsub                              ;
; F37n7     ; Clkaddsub                              ; 4.593 ; 4.593 ; Rise       ; Clkaddsub                              ;
; y00       ; try:inst13|clock_generator:inst1|inst7 ; 3.463 ; 3.463 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y11       ; try:inst13|clock_generator:inst1|inst7 ; 3.477 ; 3.477 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
; y22       ; try:inst13|clock_generator:inst1|inst7 ; 3.417 ; 3.417 ; Rise       ; try:inst13|clock_generator:inst1|inst7 ;
+-----------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; Clkaddsub                                                          ; Clkaddsub                                                          ; 54       ; 0        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; 1        ; 1        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|inst7                             ; 8        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; Clkaddsub                                                          ; Clkaddsub                                                          ; 54       ; 0        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Clkaddsub                                                          ; 1        ; 1        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; try:inst13|clock_generator:inst1|inst7                             ; try:inst13|clock_generator:inst1|inst7                             ; 8        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 57    ; 57   ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 115   ; 115  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Nov 28 01:55:51 2015
Info: Command: quartus_sta RegisterFile -c RegisterFile
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RegisterFile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clkaddsub Clkaddsub
    Info (332105): create_clock -period 1.000 -name try:inst13|clock_generator:inst1|inst7 try:inst13|clock_generator:inst1|inst7
    Info (332105): create_clock -period 1.000 -name try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.754
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.754        -3.647 try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.744        -3.828 Clkaddsub 
    Info (332119):    -0.460        -1.666 try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.306        -0.818 try:inst13|clock_generator:inst1|inst7 
Info (332146): Worst-case hold slack is -2.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.558        -2.558 Clkaddsub 
    Info (332119):    -2.386        -2.386 try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -2.028        -2.028 try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):     0.391         0.000 try:inst13|clock_generator:inst1|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 Clkaddsub 
    Info (332119):    -0.500       -10.000 try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 try:inst13|clock_generator:inst1|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.191         0.000 try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):     0.220         0.000 Clkaddsub 
    Info (332119):     0.321         0.000 try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):     0.399         0.000 try:inst13|clock_generator:inst1|inst7 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.598        -1.598 Clkaddsub 
    Info (332119):    -1.427        -1.427 try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -1.283        -1.283 try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):     0.215         0.000 try:inst13|clock_generator:inst1|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 Clkaddsub 
    Info (332119):    -0.500       -10.000 try:inst13|clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 try:inst13|clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 try:inst13|clock_generator:inst1|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 601 megabytes
    Info: Processing ended: Sat Nov 28 01:55:53 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


