{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1701571376735 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701571376747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701571376820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701571376826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701571376826 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701571377624 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701571377657 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701571378683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701571378683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701571378683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701571378683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701571378683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701571378683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701571378683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701571378683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701571378683 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701571378683 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701571378697 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701571378697 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701571378697 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 794 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701571378697 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701571378697 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701571378697 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701571378703 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 78 " "No exact pin location assignment(s) for 26 pins of 78 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCLkx8 " "Pin BCLkx8 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BCLkx8 } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 944 1696 1872 960 "BCLkx8" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLkx8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_SetBaudRate " "Pin U_SetBaudRate not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { U_SetBaudRate } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 256 1408 1584 272 "U_SetBaudRate" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U_SetBaudRate } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_rnotW " "Pin U_rnotW not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { U_rnotW } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 304 1408 1584 320 "U_rnotW" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U_rnotW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "startTX " "Pin startTX not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { startTX } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 640 2192 2368 656 "startTX" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { startTX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[7\] " "Pin BusOutput\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BusOutput[7] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOutput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[6\] " "Pin BusOutput\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BusOutput[6] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOutput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[5\] " "Pin BusOutput\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BusOutput[5] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[4\] " "Pin BusOutput\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BusOutput[4] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[3\] " "Pin BusOutput\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BusOutput[3] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[2\] " "Pin BusOutput\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BusOutput[2] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[1\] " "Pin BusOutput\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BusOutput[1] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusOutput\[0\] " "Pin BusOutput\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BusOutput[0] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 320 1064 1240 336 "BusOutput" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTS\[2\] " "Pin MSTS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MSTS[2] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 152 696 872 168 "MSTS" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSTS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTS\[1\] " "Pin MSTS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MSTS[1] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 152 696 872 168 "MSTS" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSTS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSTS\[0\] " "Pin MSTS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MSTS[0] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 152 696 872 168 "MSTS" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSTS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTS\[2\] " "Pin SSTS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SSTS[2] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 168 696 872 184 "SSTS" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSTS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTS\[1\] " "Pin SSTS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SSTS[1] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 168 696 872 184 "SSTS" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSTS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSTS\[0\] " "Pin SSTS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SSTS[0] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 168 696 872 184 "SSTS" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSTS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_AddressBus\[1\] " "Pin U_AddressBus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { U_AddressBus[1] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 272 1408 1603 288 "U_AddressBus" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U_AddressBus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_AddressBus\[0\] " "Pin U_AddressBus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { U_AddressBus[0] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 272 1408 1603 288 "U_AddressBus" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U_AddressBus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_o_counter\[3\] " "Pin U_o_counter\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { U_o_counter[3] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 344 880 1064 360 "U_o_counter" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U_o_counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_o_counter\[2\] " "Pin U_o_counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { U_o_counter[2] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 344 880 1064 360 "U_o_counter" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U_o_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_o_counter\[1\] " "Pin U_o_counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { U_o_counter[1] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 344 880 1064 360 "U_o_counter" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U_o_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_o_counter\[0\] " "Pin U_o_counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { U_o_counter[0] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 344 880 1064 360 "U_o_counter" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U_o_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_SetTxRx\[1\] " "Pin U_SetTxRx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { U_SetTxRx[1] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 288 1408 1586 304 "U_SetTxRx" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U_SetTxRx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U_SetTxRx\[0\] " "Pin U_SetTxRx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { U_SetTxRx[0] } } } { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 288 1408 1586 304 "U_SetTxRx" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U_SetTxRx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701571381276 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1701571381276 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701571382019 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701571382021 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|combout " "Node \"inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382025 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F~8\|dataa " "Node \"inst5\|mux2x1_8_1\|F~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382025 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F~8\|combout " "Node \"inst5\|mux2x1_8_1\|F~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382025 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|datab " "Node \"inst8\|MUX\|mux0\|\\gen:7:uut\|dout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382025 ""}  } { { "mux_4to1.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_4to1.vhd" 7 -1 0 } } { "mux2x1_8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701571382025 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~10\|combout " "Node \"inst5\|mux2x1_8_1\|F\[6\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382025 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~9\|dataa " "Node \"inst5\|mux2x1_8_1\|F\[6\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382025 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~9\|combout " "Node \"inst5\|mux2x1_8_1\|F\[6\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382025 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[6\]~10\|datad " "Node \"inst5\|mux2x1_8_1\|F\[6\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382025 ""}  } { { "mux2x1_8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701571382025 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[5\]~14\|combout " "Node \"inst5\|mux2x1_8_1\|F\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[5\]~14\|datab " "Node \"inst5\|mux2x1_8_1\|F\[5\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""}  } { { "mux2x1_8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701571382026 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|combout " "Node \"inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[4\]~17\|datab " "Node \"inst5\|mux2x1_8_1\|F\[4\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[4\]~17\|combout " "Node \"inst5\|mux2x1_8_1\|F\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|datab " "Node \"inst8\|MUX\|mux0\|\\gen:4:uut\|dout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""}  } { { "mux_4to1.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_4to1.vhd" 7 -1 0 } } { "mux2x1_8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701571382026 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~0\|combout " "Node \"inst8\|MUX\|mux3\|F~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~20\|datab " "Node \"inst5\|mux2x1_8_1\|F\[3\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~20\|combout " "Node \"inst5\|mux2x1_8_1\|F\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~21\|datac " "Node \"inst5\|mux2x1_8_1\|F\[3\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[3\]~21\|combout " "Node \"inst5\|mux2x1_8_1\|F\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~0\|datac " "Node \"inst8\|MUX\|mux3\|F~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382026 ""}  } { { "mux2x1_8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701571382026 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~1\|combout " "Node \"inst8\|MUX\|mux3\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382027 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[2\]~23\|dataa " "Node \"inst5\|mux2x1_8_1\|F\[2\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382027 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[2\]~23\|combout " "Node \"inst5\|mux2x1_8_1\|F\[2\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382027 ""} { "Warning" "WSTA_SCC_NODE" "inst8\|MUX\|mux3\|F~1\|datac " "Node \"inst8\|MUX\|mux3\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382027 ""}  } { { "mux2x1_8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701571382027 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~27\|combout " "Node \"inst5\|mux2x1_8_1\|F\[1\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382027 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~24\|datab " "Node \"inst5\|mux2x1_8_1\|F\[1\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382027 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~24\|combout " "Node \"inst5\|mux2x1_8_1\|F\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382027 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[1\]~27\|datab " "Node \"inst5\|mux2x1_8_1\|F\[1\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382027 ""}  } { { "mux2x1_8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701571382027 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[0\]~30\|combout " "Node \"inst5\|mux2x1_8_1\|F\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382028 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|mux2x1_8_1\|F\[0\]~30\|datab " "Node \"inst5\|mux2x1_8_1\|F\[0\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571382028 ""}  } { { "mux2x1_8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701571382028 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|Mux0  from: datac  to: combout " "Cell: inst6\|Mux0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1701571382030 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701571382030 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701571382032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701571382033 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701571382035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GClock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701571382084 ""}  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 128 -272 -104 144 "GClock" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 774 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701571382084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baud_gen:inst6\|Mux0  " "Automatically promoted node baud_gen:inst6\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701571382084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCLkx8~output " "Destination node BCLkx8~output" {  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 944 1696 1872 960 "BCLkx8" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLkx8~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701571382084 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701571382084 ""}  } { { "baud_gen.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/baud_gen.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud_gen:inst6|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701571382084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baud_gen:inst6\|ctr3\[2\]  " "Automatically promoted node baud_gen:inst6\|ctr3\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701571382085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baud_gen:inst6\|ctr3\[2\]~0 " "Destination node baud_gen:inst6\|ctr3\[2\]~0" {  } { { "baud_gen.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/baud_gen.vhd" 49 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud_gen:inst6|ctr3[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701571382085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BClk~output " "Destination node BClk~output" {  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 960 1696 1872 976 "BClk" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BClk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701571382085 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701571382085 ""}  } { { "baud_gen.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/baud_gen.vhd" 49 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { baud_gen:inst6|ctr3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701571382085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_1Hz  " "Automatically promoted node clk_div_rami:inst1\|clock_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701571382085 ""}  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701571382085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_100hz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701571382086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_rami:inst1\|clock_100hz_int~0 " "Destination node clk_div_rami:inst1\|clock_100hz_int~0" {  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_100hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701571382086 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701571382086 ""}  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_100hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701571382086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_100Khz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701571382086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_rami:inst1\|clock_100Khz_int~0 " "Destination node clk_div_rami:inst1\|clock_100Khz_int~0" {  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_100Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701571382086 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701571382086 ""}  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_100Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701571382086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_10Hz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_10Hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701571382087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_rami:inst1\|clock_10Hz_int~0 " "Destination node clk_div_rami:inst1\|clock_10Hz_int~0" {  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_10Hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701571382087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701571382087 ""}  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_10Hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701571382087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_10Khz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701571382087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_rami:inst1\|clock_10Khz_int~0 " "Destination node clk_div_rami:inst1\|clock_10Khz_int~0" {  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_10Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701571382087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701571382087 ""}  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_10Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701571382087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_1Khz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701571382088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_rami:inst1\|clock_1Khz_int~0 " "Destination node clk_div_rami:inst1\|clock_1Khz_int~0" {  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_1Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701571382088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701571382088 ""}  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_1Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701571382088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_rami:inst1\|clock_1Mhz_int  " "Automatically promoted node clk_div_rami:inst1\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701571382089 ""}  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_rami:inst1|clock_1Mhz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701571382089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701571382965 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701571382966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701571382967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701571382969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701571382972 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701571382973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701571382973 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701571382975 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701571383013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1701571383014 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701571383014 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 2.5V 0 26 0 " "Number of I/O pins in group: 26 (unused VREF, 2.5V VCCIO, 0 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1701571383028 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1701571383028 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701571383028 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701571383030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701571383030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701571383030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 13 58 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701571383030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 13 52 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 13 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701571383030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701571383030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 22 50 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701571383030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 70 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701571383030 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1701571383030 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701571383030 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RxD " "Node \"RxD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RxD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1701571383083 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701571383083 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701571383084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701571394491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701571395009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701571395031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701571400633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701571400633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701571401370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1701571406842 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701571406842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701571410196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1701571410199 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701571410199 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1701571410229 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701571410323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701571410973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701571411083 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701571411651 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701571412320 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701571413644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/output_files/Project.fit.smsg " "Generated suppressed messages file C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701571413866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701571414481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 21:43:34 2023 " "Processing ended: Sat Dec 02 21:43:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701571414481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701571414481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701571414481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701571414481 ""}
