Analysis & Synthesis report for risk_v_multicycle
Sun Apr  2 19:35:35 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm|current_state
 12. State Machine - |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Rx_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart
 19. Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: multiplexor_param:mult_branch
 22. Parameter Settings for User Entity Instance: multiplexor_param:mult_pc
 23. Parameter Settings for User Entity Instance: ffd_param_pc_risk:ff_pc
 24. Parameter Settings for User Entity Instance: instr_memory:memory_rom
 25. Parameter Settings for User Entity Instance: imm_gen:immediate_gen
 26. Parameter Settings for User Entity Instance: ALU_control:alu_ctrl
 27. Parameter Settings for User Entity Instance: multiplexor_param:mult_alu_srcB
 28. Parameter Settings for User Entity Instance: multiplexor_param:mult_alu_srcA
 29. Parameter Settings for User Entity Instance: ALU:alu_block
 30. Parameter Settings for User Entity Instance: master_memory_map:memory_map
 31. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult
 32. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult1
 33. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult2
 34. Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult3
 35. Parameter Settings for User Entity Instance: data_memory:memory_ram
 36. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module
 37. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex
 38. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart
 39. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg
 40. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i
 41. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par
 42. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag
 43. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse
 44. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits
 45. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart
 46. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag
 47. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms
 48. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter
 49. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter
 50. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param:tx_reg
 51. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg
 52. Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux
 53. Parameter Settings for User Entity Instance: adder:adder_pc_4
 54. Parameter Settings for User Entity Instance: adder:adder_jump
 55. Parameter Settings for User Entity Instance: multiplexor_param:mult_jalr
 56. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param
 57. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult1
 58. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult2
 59. Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult3
 60. Parameter Settings for User Entity Instance: control_unit:cu
 61. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 62. Port Connectivity Checks: "adder:adder_pc_4"
 63. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux"
 64. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg"
 65. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter"
 66. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter"
 67. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms"
 68. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag"
 69. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse"
 70. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag"
 71. Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par"
 72. Port Connectivity Checks: "master_memory_map:memory_map|double_multiplexor_param:memory_map_mult"
 73. Port Connectivity Checks: "master_memory_map:memory_map"
 74. Port Connectivity Checks: "ffd_param_pc_risk:ff_pc"
 75. Signal Tap Logic Analyzer Settings
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Connections to In-System Debugging Instance "auto_signaltap_0"
 79. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr  2 19:35:35 2023       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; risk_v_multicycle                           ;
; Top-level Entity Name           ; risc_v_top                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3634                                        ;
; Total pins                      ; 4                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,769,472                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; risc_v_top         ; risk_v_multicycle  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../asm/factorial_hexa.txt                                          ; yes             ; User File                                             ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/asm/factorial_hexa.txt                                                          ;             ;
; ../src/risc_v_top.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v                                                                ;             ;
; ../src/instr_memory.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v                                                              ;             ;
; ../src/imm_gen.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/imm_gen.v                                                                   ;             ;
; ../src/data_memory.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/data_memory.v                                                               ;             ;
; ../src/ALU_control.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ALU_control.v                                                               ;             ;
; ../src/uart_IP.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_IP.v                                                                   ;             ;
; ../src/uart_tx_fsm.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v                                                               ;             ;
; ../src/uart_tx.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v                                                                   ;             ;
; ../src/UART_Rx.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v                                                                   ;             ;
; ../src/uart_full_duplex.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v                                                          ;             ;
; ../src/Shift_Register_R_Param.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Shift_Register_R_Param.v                                                    ;             ;
; ../src/parallel2serial.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/parallel2serial.v                                                           ;             ;
; ../src/FSM_UART_Rx.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/FSM_UART_Rx.v                                                               ;             ;
; ../src/Counter_Param.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Counter_Param.v                                                             ;             ;
; ../src/Counter_02Limit_ovf.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Counter_02Limit_ovf.v                                                       ;             ;
; ../src/Bit_Rate_Pulse.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Bit_Rate_Pulse.v                                                            ;             ;
; ../src/register_file.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/register_file.v                                                             ;             ;
; ../src/multiplexor_param.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/multiplexor_param.v                                                         ;             ;
; ../src/master_memory_map.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/master_memory_map.v                                                         ;             ;
; ../src/ffd_param_pc_risk.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param_pc_risk.v                                                         ;             ;
; ../src/ffd_param.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param.v                                                                 ;             ;
; ../src/double_multiplexor_param.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/double_multiplexor_param.v                                                  ;             ;
; ../src/control_unit.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/control_unit.v                                                              ;             ;
; ../src/ALU.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ALU.v                                                                       ;             ;
; ../src/Delayer.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Delayer.v                                                                   ;             ;
; ../src/ffd_param_clear.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param_clear.v                                                           ;             ;
; ../src/adder.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/adder.v                                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/dffeea.inc                                                          ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/aglobal211.inc                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_ll84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_ll84.tdf                                             ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/decode_dla.tdf                                                  ;             ;
; db/mux_fhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/mux_fhb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altdpram.tdf                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altsyncram.inc                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/muxlut.inc                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/bypassff.inc                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/altshift.inc                                                        ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/declut.inc                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/cmpconst.inc                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                             ;             ;
; db/cntr_59i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_59i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_24j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_24j.tdf                                                    ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sld9a67fb97/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/21.1.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
; db/altsyncram_uct1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_uct1.tdf                                             ;             ;
; db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif           ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3045      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2915      ;
;     -- 7 input functions                    ; 389       ;
;     -- 6 input functions                    ; 1264      ;
;     -- 5 input functions                    ; 454       ;
;     -- 4 input functions                    ; 196       ;
;     -- <=3 input functions                  ; 612       ;
;                                             ;           ;
; Dedicated logic registers                   ; 3634      ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1769472   ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3403      ;
; Total fan-out                               ; 33154     ;
; Average fan-out                             ; 4.89      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |risc_v_top                                                                                                                             ; 2915 (1)            ; 3634 (0)                  ; 1769472           ; 2          ; 4    ; 0            ; |risc_v_top                                                                                                                                                                                                                                                                                                                                            ; risc_v_top                        ; work         ;
;    |ALU:alu_block|                                                                                                                      ; 532 (532)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |risc_v_top|ALU:alu_block                                                                                                                                                                                                                                                                                                                              ; ALU                               ; work         ;
;    |ALU_control:alu_ctrl|                                                                                                               ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|ALU_control:alu_ctrl                                                                                                                                                                                                                                                                                                                       ; ALU_control                       ; work         ;
;    |adder:adder_jump|                                                                                                                   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|adder:adder_jump                                                                                                                                                                                                                                                                                                                           ; adder                             ; work         ;
;    |adder:adder_pc_4|                                                                                                                   ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|adder:adder_pc_4                                                                                                                                                                                                                                                                                                                           ; adder                             ; work         ;
;    |control_unit:cu|                                                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|control_unit:cu                                                                                                                                                                                                                                                                                                                            ; control_unit                      ; work         ;
;    |data_memory:memory_ram|                                                                                                             ; 643 (643)           ; 1568 (1568)               ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|data_memory:memory_ram                                                                                                                                                                                                                                                                                                                     ; data_memory                       ; work         ;
;    |double_multiplexor_param:mult_alu_param|                                                                                            ; 108 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|double_multiplexor_param:mult_alu_param                                                                                                                                                                                                                                                                                                    ; double_multiplexor_param          ; work         ;
;       |multiplexor_param:mult3|                                                                                                         ; 108 (108)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|double_multiplexor_param:mult_alu_param|multiplexor_param:mult3                                                                                                                                                                                                                                                                            ; multiplexor_param                 ; work         ;
;    |ffd_param_pc_risk:ff_pc|                                                                                                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|ffd_param_pc_risk:ff_pc                                                                                                                                                                                                                                                                                                                    ; ffd_param_pc_risk                 ; work         ;
;    |imm_gen:immediate_gen|                                                                                                              ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|imm_gen:immediate_gen                                                                                                                                                                                                                                                                                                                      ; imm_gen                           ; work         ;
;    |instr_memory:memory_rom|                                                                                                            ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|instr_memory:memory_rom                                                                                                                                                                                                                                                                                                                    ; instr_memory                      ; work         ;
;    |master_memory_map:memory_map|                                                                                                       ; 114 (113)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|master_memory_map:memory_map                                                                                                                                                                                                                                                                                                               ; master_memory_map                 ; work         ;
;       |double_multiplexor_param:memory_map_mult|                                                                                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|master_memory_map:memory_map|double_multiplexor_param:memory_map_mult                                                                                                                                                                                                                                                                      ; double_multiplexor_param          ; work         ;
;          |multiplexor_param:mult1|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult1                                                                                                                                                                                                                                              ; multiplexor_param                 ; work         ;
;    |multiplexor_param:mult_alu_srcA|                                                                                                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|multiplexor_param:mult_alu_srcA                                                                                                                                                                                                                                                                                                            ; multiplexor_param                 ; work         ;
;    |multiplexor_param:mult_alu_srcB|                                                                                                    ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|multiplexor_param:mult_alu_srcB                                                                                                                                                                                                                                                                                                            ; multiplexor_param                 ; work         ;
;    |multiplexor_param:mult_pc|                                                                                                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|multiplexor_param:mult_pc                                                                                                                                                                                                                                                                                                                  ; multiplexor_param                 ; work         ;
;    |register_file:reg_file|                                                                                                             ; 642 (642)           ; 928 (928)                 ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|register_file:reg_file                                                                                                                                                                                                                                                                                                                     ; register_file                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 388 (2)             ; 772 (54)                  ; 1769472           ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 386 (0)             ; 718 (0)                   ; 1769472           ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 386 (67)            ; 718 (200)                 ; 1769472           ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 10 (0)              ; 3 (0)                     ; 1769472           ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ll84:auto_generated|                                                                                         ; 10 (0)              ; 3 (3)                     ; 1769472           ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ll84:auto_generated                                                                                                                                                 ; altsyncram_ll84                   ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ll84:auto_generated|decode_dla:decode2                                                                                                                              ; decode_dla                        ; work         ;
;                   |mux_fhb:mux3|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ll84:auto_generated|mux_fhb:mux3                                                                                                                                    ; mux_fhb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 107 (107)           ; 89 (89)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 35 (1)              ; 151 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 27 (0)              ; 135 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 81 (81)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 27 (0)              ; 54 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 124 (10)            ; 121 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_59i:auto_generated                                                             ; cntr_59i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_24j:auto_generated|                                                                                             ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 79 (79)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_IP:uart_IP_module|                                                                                                             ; 142 (34)            ; 244 (139)                 ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module                                                                                                                                                                                                                                                                                                                     ; uart_IP                           ; work         ;
;       |uart_full_duplex:UART_full_duplex|                                                                                               ; 108 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex                                                                                                                                                                                                                                                                                   ; uart_full_duplex                  ; work         ;
;          |UART_Rx:rx_uart|                                                                                                              ; 45 (8)              ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart                                                                                                                                                                                                                                                                   ; UART_Rx                           ; work         ;
;             |Bit_Rate_Pulse:BR_pulse|                                                                                                   ; 20 (20)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse                                                                                                                                                                                                                                           ; Bit_Rate_Pulse                    ; work         ;
;             |Counter_Param:Counter_bits|                                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits                                                                                                                                                                                                                                        ; Counter_Param                     ; work         ;
;             |FSM_UART_Rx:FSM_Rx|                                                                                                        ; 12 (12)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx                                                                                                                                                                                                                                                ; FSM_UART_Rx                       ; work         ;
;             |Shift_Register_R_Param:shift_reg|                                                                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg                                                                                                                                                                                                                                  ; Shift_Register_R_Param            ; work         ;
;             |ffd_param:rx_Data_Reg_i|                                                                                                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i                                                                                                                                                                                                                                           ; ffd_param                         ; work         ;
;             |ffd_param_clear:ff_rx_flag|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag                                                                                                                                                                                                                                        ; ffd_param_clear                   ; work         ;
;          |uart_tx:tx_uart|                                                                                                              ; 63 (3)              ; 63 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart                                                                                                                                                                                                                                                                   ; uart_tx                           ; work         ;
;             |Bit_Rate_Pulse:baudrate_counter|                                                                                           ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter                                                                                                                                                                                                                                   ; Bit_Rate_Pulse                    ; work         ;
;             |Counter_02Limit_ovf:bit_counter|                                                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter                                                                                                                                                                                                                                   ; Counter_02Limit_ovf               ; work         ;
;             |Delayer:delay_5ms|                                                                                                         ; 22 (22)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms                                                                                                                                                                                                                                                 ; Delayer                           ; work         ;
;             |ffd_param:tx_reg|                                                                                                          ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param:tx_reg                                                                                                                                                                                                                                                  ; ffd_param                         ; work         ;
;             |ffd_param_clear:ff_tx_finish_flag|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag                                                                                                                                                                                                                                 ; ffd_param_clear                   ; work         ;
;             |multiplexor_param:tx_data_mux|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux                                                                                                                                                                                                                                     ; multiplexor_param                 ; work         ;
;             |parallel2serial:shift_right_reg|                                                                                           ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg                                                                                                                                                                                                                                   ; parallel2serial                   ; work         ;
;             |uart_tx_fsm:tx_fsm|                                                                                                        ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm                                                                                                                                                                                                                                                ; uart_tx_fsm                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ll84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 27           ; 65536        ; 27           ; 1769472 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm|current_state                                                                                                                                                 ;
+----------------------------------+---------------------------+----------------------------------+---------------------------------+-----------------------------+----------------------------------+-------------------------------+-----------------------------+--------------------+
; Name                             ; current_state.CLEAR_FLAGS ; current_state.DELAY_TRANSMISSION ; current_state.STOP_TRANSMISSION ; current_state.TRANSMIT_DATA ; current_state.START_TRANSMISSION ; current_state.LOAD_SERIALIZER ; current_state.REGISTER_DATA ; current_state.IDLE ;
+----------------------------------+---------------------------+----------------------------------+---------------------------------+-----------------------------+----------------------------------+-------------------------------+-----------------------------+--------------------+
; current_state.IDLE               ; 0                         ; 0                                ; 0                               ; 0                           ; 0                                ; 0                             ; 0                           ; 0                  ;
; current_state.REGISTER_DATA      ; 0                         ; 0                                ; 0                               ; 0                           ; 0                                ; 0                             ; 1                           ; 1                  ;
; current_state.LOAD_SERIALIZER    ; 0                         ; 0                                ; 0                               ; 0                           ; 0                                ; 1                             ; 0                           ; 1                  ;
; current_state.START_TRANSMISSION ; 0                         ; 0                                ; 0                               ; 0                           ; 1                                ; 0                             ; 0                           ; 1                  ;
; current_state.TRANSMIT_DATA      ; 0                         ; 0                                ; 0                               ; 1                           ; 0                                ; 0                             ; 0                           ; 1                  ;
; current_state.STOP_TRANSMISSION  ; 0                         ; 0                                ; 1                               ; 0                           ; 0                                ; 0                             ; 0                           ; 1                  ;
; current_state.DELAY_TRANSMISSION ; 0                         ; 1                                ; 0                               ; 0                           ; 0                                ; 0                             ; 0                           ; 1                  ;
; current_state.CLEAR_FLAGS        ; 1                         ; 0                                ; 0                               ; 0                           ; 0                                ; 0                             ; 0                           ; 1                  ;
+----------------------------------+---------------------------+----------------------------------+---------------------------------+-----------------------------+----------------------------------+-------------------------------+-----------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Rx_state                                      ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+
; Name                    ; Rx_state.SAVE_RX_DATA_S ; Rx_state.STOP_S ; Rx_state.RX_WAIT_S ; Rx_state.SAMPLE_S ; Rx_state.RX_BITS_S ; Rx_state.START_S ; Rx_state.INI_S ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+
; Rx_state.INI_S          ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 0              ;
; Rx_state.START_S        ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 1                ; 1              ;
; Rx_state.RX_BITS_S      ; 0                       ; 0               ; 0                  ; 0                 ; 1                  ; 0                ; 1              ;
; Rx_state.SAMPLE_S       ; 0                       ; 0               ; 0                  ; 1                 ; 0                  ; 0                ; 1              ;
; Rx_state.RX_WAIT_S      ; 0                       ; 0               ; 1                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.STOP_S         ; 0                       ; 1               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.SAVE_RX_DATA_S ; 1                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
+-------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                               ; Reason for Removal                          ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; uart_IP:uart_IP_module|uart_val[3][31]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][30]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][29]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][28]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][27]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][26]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][25]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][24]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][23]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][22]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][21]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][20]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][19]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][18]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][17]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][16]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][15]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][14]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][13]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][12]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][11]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][10]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][9]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][8]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][7]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][6]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][5]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][4]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][3]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][2]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[3][1]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][31]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][30]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][29]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][28]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][27]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][26]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][25]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][24]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][23]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][22]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][21]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][20]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][19]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][18]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][17]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][16]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][15]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][14]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][13]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][12]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][11]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][10]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][9]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[4][8]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][31]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][30]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][29]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][28]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][27]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][26]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][25]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][24]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][23]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][22]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][21]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][20]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][19]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][18]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][17]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][16]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][15]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][14]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][13]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][12]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][11]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][10]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][9]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][8]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][7]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][6]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][5]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][4]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][3]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][2]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[5][1]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][31]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][30]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][29]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][28]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][27]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][26]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][25]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][24]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][23]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][22]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][21]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][20]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][19]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][18]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][17]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][16]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][15]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][14]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][13]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][12]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][11]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][10]                                                                      ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][9]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][8]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][7]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][6]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][5]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][4]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][3]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][2]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_val[7][1]                                                                       ; Stuck at GND due to stuck port data_in      ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm|current_state~4 ; Lost fanout                                 ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm|current_state~5 ; Lost fanout                                 ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm|current_state~6 ; Lost fanout                                 ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Rx_state~8      ; Lost fanout                                 ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Rx_state~9      ; Lost fanout                                 ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Rx_state~10     ; Lost fanout                                 ;
; register_file:reg_file|registers~0                                                                          ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~4                                                                          ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~30                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~29                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~28                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~27                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~26                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~25                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~24                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~23                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~22                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~20                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~19                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~18                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~17                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~9                                                                          ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~10                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~11                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~12                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~13                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~14                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~15                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~21                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~5                                                                          ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~6                                                                          ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~7                                                                          ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~8                                                                          ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~31                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~16                                                                         ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~3                                                                          ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~2                                                                          ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~1                                                                          ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~544                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~512                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~551                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~519                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~567                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~535                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~549                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~517                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~550                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~518                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~559                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~527                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~560                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~528                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~557                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~525                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~558                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~526                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~565                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~533                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~571                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~539                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~575                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~543                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~566                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~534                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~564                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~532                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~555                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~523                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~568                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~536                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~561                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~529                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~556                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~524                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~563                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~531                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~562                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~530                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~570                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~538                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~569                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~537                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~572                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~540                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~574                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~542                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~573                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~541                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~552                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~520                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~553                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~521                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~554                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~522                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~548                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~516                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~547                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~515                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~546                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~514                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~545                                                                        ; Stuck at GND due to stuck port clock_enable ;
; register_file:reg_file|registers~513                                                                        ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 219                                                                     ;                                             ;
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+--------------------------------------+--------------------------------+----------------------------------------------------------------------------+
; Register name                        ; Reason for Removal             ; Registers Removed due to This Register                                     ;
+--------------------------------------+--------------------------------+----------------------------------------------------------------------------+
; register_file:reg_file|registers~2   ; Stuck at GND                   ; register_file:reg_file|registers~548, register_file:reg_file|registers~516 ;
;                                      ; due to stuck port clock_enable ;                                                                            ;
; register_file:reg_file|registers~549 ; Stuck at GND                   ; register_file:reg_file|registers~545, register_file:reg_file|registers~513 ;
;                                      ; due to stuck port clock_enable ;                                                                            ;
+--------------------------------------+--------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3634  ;
; Number of registers using Synchronous Clear  ; 189   ;
; Number of registers using Synchronous Load   ; 173   ;
; Number of registers using Asynchronous Clear ; 593   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3144  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ffd_param_pc_risk:ff_pc|q[22]                                                                                                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 20                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg|temp_data[4] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |risc_v_top|ffd_param_pc_risk:ff_pc|q[0]                                                                                          ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |risc_v_top|ffd_param_pc_risk:ff_pc|q[26]                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter|Q[2]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |risc_v_top|imm_gen:immediate_gen|Selector0                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |risc_v_top|imm_gen:immediate_gen|Selector8                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risc_v_top|ALU:alu_block|ShiftLeft1                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risc_v_top|ALU:alu_block|ShiftRight1                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risc_v_top|ALU:alu_block|ShiftRight1                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |risc_v_top|ALU:alu_block|ShiftLeft1                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |risc_v_top|ALU:alu_block|ShiftRight1                                                                                             ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |risc_v_top|ALU:alu_block|ShiftRight1                                                                                             ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |risc_v_top|master_memory_map:memory_map|Selector2                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |risc_v_top|imm_gen:immediate_gen|Selector3                                                                                       ;
; 12:1               ; 24 bits   ; 192 LEs       ; 168 LEs              ; 24 LEs                 ; No         ; |risc_v_top|double_multiplexor_param:mult_alu_param|multiplexor_param:mult3|out[21]                                               ;
; 12:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; No         ; |risc_v_top|double_multiplexor_param:mult_alu_param|multiplexor_param:mult3|out[2]                                                ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |risc_v_top|imm_gen:immediate_gen|Selector23                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |risc_v_top|imm_gen:immediate_gen|Selector13                                                                                      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm|Selector1                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Selector3                 ;
; 21:1               ; 12 bits   ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; No         ; |risc_v_top|ALU:alu_block|Mux26                                                                                                   ;
; 21:1               ; 12 bits   ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; No         ; |risc_v_top|ALU:alu_block|Mux11                                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Selector6                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |risc_v_top|uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx|Selector0                 ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; No         ; |risc_v_top|ALU:alu_block|Mux28                                                                                                   ;
; 24:1               ; 4 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |risc_v_top|ALU:alu_block|Mux1                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart ;
+------------------------------+-------+------+---------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                ;
+------------------------------+-------+------+---------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[8]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[8]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[7]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[7]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[6]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[6]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[5]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[5]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[4]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[4]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[3]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[3]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[2]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[2]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[1]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[1]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Q_SR_w[0]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Q_SR_w[0]                                         ;
+------------------------------+-------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm ;
+------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                   ;
+------------------------------+-------+------+----------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.IDLE                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.IDLE                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.REGISTER_DATA                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.REGISTER_DATA                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.LOAD_SERIALIZER                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.LOAD_SERIALIZER                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.START_TRANSMISSION                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.START_TRANSMISSION                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.TRANSMIT_DATA                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.TRANSMIT_DATA                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.STOP_TRANSMISSION                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.STOP_TRANSMISSION                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.DELAY_TRANSMISSION                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.DELAY_TRANSMISSION                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_state.CLEAR_FLAGS                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_state.CLEAR_FLAGS                                               ;
+------------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_branch ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_pc ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd_param_pc_risk:ff_pc ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_memory:memory_rom ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                              ;
; ADDR_WIDTH     ; 6     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imm_gen:immediate_gen ;
+----------------+---------+-----------------------------------------+
; Parameter Name ; Value   ; Type                                    ;
+----------------+---------+-----------------------------------------+
; I_TYPE         ; 0010011 ; Unsigned Binary                         ;
; S_TYPE         ; 0100011 ; Unsigned Binary                         ;
; B_TYPE         ; 1100011 ; Unsigned Binary                         ;
; LUI_INS        ; 0110111 ; Unsigned Binary                         ;
; AUIPC_INS      ; 0010111 ; Unsigned Binary                         ;
; JAL_INS        ; 1101111 ; Unsigned Binary                         ;
; JALR_INS       ; 1100111 ; Unsigned Binary                         ;
; LOAD_INS       ; 0000011 ; Unsigned Binary                         ;
+----------------+---------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_control:alu_ctrl ;
+----------------+---------+----------------------------------------+
; Parameter Name ; Value   ; Type                                   ;
+----------------+---------+----------------------------------------+
; R_TYPE         ; 0110011 ; Unsigned Binary                        ;
; I_TYPE         ; 0010011 ; Unsigned Binary                        ;
+----------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_alu_srcB ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_alu_srcA ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_block ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; LENGTH         ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_memory_map:memory_map|double_multiplexor_param:memory_map_mult|multiplexor_param:mult3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:memory_ram ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; baud_rate      ; 5210  ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; baud_rate      ; 5210  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; delay_counts   ; 5210  ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; baud_rate      ; 5210  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
; YY             ; 250000 ; Signed Integer                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                                               ;
; Limit          ; 10    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; delay_counts   ; 5210  ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param:tx_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 8     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 1     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:adder_pc_4 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; LENGTH         ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:adder_jump ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; LENGTH         ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexor_param:mult_jalr ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult2 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: double_multiplexor_param:mult_alu_param|multiplexor_param:mult3 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LENGTH         ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:cu ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; R_TYPE         ; 0110011 ; Unsigned Binary                   ;
; I_TYPE         ; 0010011 ; Unsigned Binary                   ;
; S_TYPE         ; 0100011 ; Unsigned Binary                   ;
; B_TYPE         ; 1100011 ; Unsigned Binary                   ;
; LUI_INS        ; 0110111 ; Unsigned Binary                   ;
; AUIPC_INS      ; 0010111 ; Unsigned Binary                   ;
; JAL_INS        ; 1101111 ; Unsigned Binary                   ;
; JALR_INS       ; 1100111 ; Unsigned Binary                   ;
; LOAD_INS       ; 0000011 ; Unsigned Binary                   ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 27                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 27                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 65536                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 65536                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 111                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 27                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------+
; Port Connectivity Checks: "adder:adder_pc_4" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; i_a[31..3] ; Input ; Info     ; Stuck at GND ;
; i_a[1..0]  ; Input ; Info     ; Stuck at GND ;
; i_a[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; i_a  ; Input ; Info     ; Stuck at VCC                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; i_data[0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+
; end_half_time ; Output ; Info     ; Explicitly unconnected                                                                           ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                    ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                               ;
+--------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par" ;
+------+--------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_memory_map:memory_map|double_multiplexor_param:memory_map_mult" ;
+---------------+-------+----------+----------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                        ;
+---------------+-------+----------+----------------------------------------------------------------+
; i_c           ; Input ; Info     ; Stuck at GND                                                   ;
; i_d           ; Input ; Info     ; Stuck at GND                                                   ;
; i_selector[1] ; Input ; Info     ; Stuck at GND                                                   ;
+---------------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_memory_map:memory_map"                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; HSel_2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; HRData3 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WSel_3  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; HSel_3  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ffd_param_pc_risk:ff_pc" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; i_en ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 27                  ; 27               ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2772                        ;
;     CLR               ; 64                          ;
;     CLR SCLR          ; 31                          ;
;     ENA               ; 2496                        ;
;     ENA CLR           ; 160                         ;
;     ENA CLR SCLR      ; 13                          ;
;     ENA CLR SLD       ; 8                           ;
; arriav_lcell_comb     ; 2435                        ;
;     arith             ; 257                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 98                          ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 49                          ;
;         5 data inputs ; 71                          ;
;     extend            ; 386                         ;
;         7 data inputs ; 386                         ;
;     normal            ; 1792                        ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 151                         ;
;         4 data inputs ; 99                          ;
;         5 data inputs ; 288                         ;
;         6 data inputs ; 1116                        ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 31                          ;
;                       ;                             ;
; Max LUT depth         ; 20.50                       ;
; Average LUT depth     ; 13.48                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                           ; Details ;
+-----------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; clk                                                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                                         ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_bit_time         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|Equal0~3                   ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_bit_time         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|Equal0~3                   ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_half_time        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|Equal1~2                   ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_half_time        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|Equal1~2                   ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[0]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[0]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[1]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[1]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[2]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[2]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[3]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[3]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[4]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[4]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[5]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[5]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[6]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[6]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[7]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[7]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8]              ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|d           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx                                                                                                                          ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|d           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx                                                                                                                          ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag|q[0]                    ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag|q[0]                    ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag_clr                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[6][0]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag_clr                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[6][0]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter|end_bit_time ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter|Equal0~2           ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter|end_bit_time ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter|Equal0~2           ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms|rst                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm|current_state.STOP_TRANSMISSION ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms|rst                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm|current_state.STOP_TRANSMISSION ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|transmit_data                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux|out[0]~0             ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|transmit_data                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|multiplexor_param:tx_data_mux|out[0]~0             ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][0]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][0]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][1]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][1]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][2]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][2]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][3]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][3]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][4]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][4]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][5]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][5]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][6]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][6]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][7]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[1][7]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_finish                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag|q[0]             ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_finish                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|ffd_param_clear:ff_tx_finish_flag|q[0]             ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_send                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[2][0]                                                                                       ; N/A     ;
; uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_send                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IP:uart_IP_module|uart_val[2][0]                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                         ; N/A     ;
+-----------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun Apr  2 19:34:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/risc_v_top.v
    Info (12023): Found entity 1: risc_v_top File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/instr_memory.v
    Info (12023): Found entity 1: instr_memory File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen.v
    Info (12023): Found entity 1: imm_gen File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/imm_gen.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/data_memory.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/alu_control.v
    Info (12023): Found entity 1: ALU_control File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ALU_control.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_ip.v
    Info (12023): Found entity 1: uart_IP File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_IP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx_fsm.v
    Info (12023): Found entity 1: uart_tx_fsm File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_rx.v
    Info (12023): Found entity 1: UART_Rx File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/uart_full_duplex.v
    Info (12023): Found entity 1: uart_full_duplex File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/shift_register_r_param.v
    Info (12023): Found entity 1: Shift_Register_R_Param File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Shift_Register_R_Param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/parallel2serial.v
    Info (12023): Found entity 1: parallel2serial File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/parallel2serial.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/fsm_uart_rx.v
    Info (12023): Found entity 1: FSM_UART_Rx File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/FSM_UART_Rx.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/counter_param.v
    Info (12023): Found entity 1: Counter_Param File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Counter_Param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v
    Info (12023): Found entity 1: Counter_02Limit_ovf File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Counter_02Limit_ovf.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/bit_rate_pulse.v
    Info (12023): Found entity 1: Bit_Rate_Pulse File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Bit_Rate_Pulse.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v
    Info (12023): Found entity 1: risk_v_multicycle_TB File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle_TB.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/register_file.v
    Info (12023): Found entity 1: register_file File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/register_file.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/multiplexor_param.v
    Info (12023): Found entity 1: multiplexor_param File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/multiplexor_param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/master_memory_map.v
    Info (12023): Found entity 1: master_memory_map File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/master_memory_map.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/imm_gen_module.v
    Info (12023): Found entity 1: imm_gen_module File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/imm_gen_module.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v
    Info (12023): Found entity 1: ffd_param_pc_risk File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param_pc_risk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param.v
    Info (12023): Found entity 1: ffd_param File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/double_multiplexor_param.v
    Info (12023): Found entity 1: double_multiplexor_param File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/double_multiplexor_param.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/control_unit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/alu.v
    Info (12023): Found entity 1: ALU File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ALU.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/delayer.v
    Info (12023): Found entity 1: Delayer File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/Delayer.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/ffd_param_clear.v
    Info (12023): Found entity 1: ffd_param_clear File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/ffd_param_clear.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /modulos_quartus/dm_michel_castillo_risc_v/src/adder.v
    Info (12023): Found entity 1: adder File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/adder.v Line: 8
Info (12127): Elaborating entity "risc_v_top" for the top level hierarchy
Info (12128): Elaborating entity "multiplexor_param" for hierarchy "multiplexor_param:mult_branch" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 48
Info (12128): Elaborating entity "multiplexor_param" for hierarchy "multiplexor_param:mult_pc" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 56
Info (12128): Elaborating entity "ffd_param_pc_risk" for hierarchy "ffd_param_pc_risk:ff_pc" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 65
Info (12128): Elaborating entity "instr_memory" for hierarchy "instr_memory:memory_rom" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 71
Warning (10030): Net "rom_memory.data_a" at instr_memory.v(16) has no driver or initial value, using a default initial value '0' File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v Line: 16
Warning (10030): Net "rom_memory.waddr_a" at instr_memory.v(16) has no driver or initial value, using a default initial value '0' File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v Line: 16
Warning (10030): Net "rom_memory.we_a" at instr_memory.v(16) has no driver or initial value, using a default initial value '0' File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v Line: 16
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:immediate_gen" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 77
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:reg_file" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 89
Info (12128): Elaborating entity "ALU_control" for hierarchy "ALU_control:alu_ctrl" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 99
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_block" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 121
Info (12128): Elaborating entity "master_memory_map" for hierarchy "master_memory_map:memory_map" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 143
Info (12128): Elaborating entity "double_multiplexor_param" for hierarchy "master_memory_map:memory_map|double_multiplexor_param:memory_map_mult" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/master_memory_map.v Line: 108
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:memory_ram" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 153
Info (12128): Elaborating entity "uart_IP" for hierarchy "uart_IP:uart_IP_module" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 165
Info (12128): Elaborating entity "uart_full_duplex" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_IP.v Line: 51
Info (12128): Elaborating entity "UART_Rx" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v Line: 37
Info (12128): Elaborating entity "Shift_Register_R_Param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 45
Info (12128): Elaborating entity "ffd_param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:rx_Data_Reg_i" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 54
Info (12128): Elaborating entity "ffd_param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param:ff_par" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 63
Info (12128): Elaborating entity "ffd_param_clear" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|ffd_param_clear:ff_rx_flag" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 73
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 83
Info (12128): Elaborating entity "FSM_UART_Rx" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|FSM_UART_Rx:FSM_Rx" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 97
Info (12128): Elaborating entity "Counter_Param" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Counter_Param:Counter_bits" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 104
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v Line: 48
Info (12128): Elaborating entity "uart_tx_fsm" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 55
Info (12128): Elaborating entity "Delayer" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 73
Info (12128): Elaborating entity "Counter_02Limit_ovf" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Counter_02Limit_ovf:bit_counter" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 84
Info (12128): Elaborating entity "parallel2serial" for hierarchy "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|parallel2serial:shift_right_reg" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx.v Line: 120
Info (12128): Elaborating entity "adder" for hierarchy "adder:adder_pc_4" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 171
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:cu" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/risc_v_top.v Line: 209
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ll84.tdf
    Info (12023): Found entity 1: altsyncram_ll84 File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_ll84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/decode_dla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf
    Info (12023): Found entity 1: mux_fhb File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/mux_fhb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.04.02.20:35:09 Progress: Loading sld9a67fb97/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/ip/sld9a67fb97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "data_memory:memory_ram|ram" is uninferred due to asynchronous read logic File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/data_memory.v Line: 17
    Info (276007): RAM logic "register_file:reg_file|registers" is uninferred due to asynchronous read logic File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/register_file.v Line: 18
    Info (276004): RAM logic "instr_memory:memory_rom|rom_memory" is uninferred due to inappropriate RAM size File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/instr_memory.v Line: 16
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_instr_memory_4a371b49.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (49) in the Memory Initialization File "C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/proj_quartus/db/risk_v_multicycle.ram0_data_memory_9cb3ce62.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|uart_tx_fsm:tx_fsm|next_state.LOAD_SERIALIZER" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v Line: 40
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[7]" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 22
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[5]" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 22
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[6]" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 22
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[4]" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 22
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[3]" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 22
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[2]" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 22
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[1]" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 22
    Info (17048): Logic cell "uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Q_SR_w[0]" File: C:/Modulos_quartus/DM_Michel_Castillo_RISC_V/src/UART_Rx.v Line: 22
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6398 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 6171 logic cells
    Info (21064): Implemented 216 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Sun Apr  2 19:35:35 2023
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:32


