// Seed: 3274003131
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = "" * id_8;
endmodule
module module_1;
  task id_1;
    {1} += id_1;
  endtask
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  assign id_1 = 1'b0;
  id_2(
      .id_0(1),
      .id_1(1'd0),
      .id_2(id_1),
      .id_3(1),
      .id_4((1 || 1 || 1 === id_1)),
      .id_5(1'b0),
      .id_6(id_3),
      .id_7(1'h0 == 1),
      .id_8(id_3)
  );
  wire id_4;
endmodule
