Information: Updating design information... (UID-85)
Warning: Design 'core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	reservation_station/pm_lsu/U10/A reservation_station/pm_lsu/U10/ZN reservation_station/pm_lsu/U11/A1 reservation_station/pm_lsu/U11/ZN reservation_station/pm_lsu/U72/A reservation_station/pm_lsu/U72/ZN 
Information: Timing loop detected. (OPT-150)
	reservation_station/pm_lsu/U61/B1 reservation_station/pm_lsu/U61/ZN 
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'reservation_station/pm_lsu/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'reservation_station/pm_lsu/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U74'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_lsu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_lsu/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_lsu/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_lsu/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_lsu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_lsu/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U72'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U72'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U72'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_alu/U74'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_alu/U74'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_alu/U74'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_alu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_alu/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_alu/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_alu/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_alu/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_alu/U72'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U72'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U72'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U72'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U70'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U69'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U61'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U67'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U66'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U65'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_mul/U74'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_mul/U74'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_mul/U74'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'reservation_station/pm_mul/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_mul/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_mul/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'ZN' on cell 'reservation_station/pm_mul/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U82'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'reservation_station/pm_mul/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U80'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U79'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C1' and 'ZN' on cell 'reservation_station/pm_mul/U72'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path end
        -delay max
        -nets
        -max_paths 200
        -capacitance
Design : core
Version: T-2022.03-SP3
Date   : Tue Jun  6 19:43:09 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
dmem_wmask_o[2] (out)               8.92 r            9.85         0.93
dmem_wmask_o[0] (out)               8.86 r            9.85         0.99
dmem_wmask_o[3] (out)               8.52 r            9.85         1.33
dmem_wmask_o[1] (out)               8.47 r            9.85         1.38
lsu0/lsu_fifo/mem_reg[0][2]/next_state (**SEQGEN**)     7.95 r     9.95     2.00
lsu0/lsu_fifo/mem_reg[0][1]/next_state (**SEQGEN**)     7.95 r     9.95     2.00
lsu0/lsu_fifo/mem_reg[1][2]/next_state (**SEQGEN**)     7.95 r     9.95     2.00
lsu0/lsu_fifo/mem_reg[1][1]/next_state (**SEQGEN**)     7.95 r     9.95     2.00
lsu0/lsu_fifo/mem_reg[2][2]/next_state (**SEQGEN**)     7.95 r     9.95     2.00
lsu0/lsu_fifo/mem_reg[2][1]/next_state (**SEQGEN**)     7.95 r     9.95     2.00
lsu0/lsu_fifo/mem_reg[3][2]/next_state (**SEQGEN**)     7.95 r     9.95     2.00
lsu0/lsu_fifo/mem_reg[3][1]/next_state (**SEQGEN**)     7.95 r     9.95     2.00
lsu0/lsu_fifo/mem_reg[0][3]/next_state (**SEQGEN**)     7.84 r     9.95     2.11
lsu0/lsu_fifo/mem_reg[1][3]/next_state (**SEQGEN**)     7.84 r     9.95     2.11
lsu0/lsu_fifo/mem_reg[2][3]/next_state (**SEQGEN**)     7.84 r     9.95     2.11
lsu0/lsu_fifo/mem_reg[3][3]/next_state (**SEQGEN**)     7.84 r     9.95     2.11
reorder_buf/cbuf_inst/mem_reg[15][11]/D (DFF_X1)     7.45 r     9.85     2.40
reorder_buf/cbuf_inst/mem_reg[15][12]/D (DFF_X1)     7.45 r     9.85     2.40
reorder_buf/cbuf_inst/mem_reg[31][11]/D (DFF_X1)     7.45 r     9.85     2.41
reorder_buf/cbuf_inst/mem_reg[31][12]/D (DFF_X1)     7.45 r     9.85     2.41
reorder_buf/cbuf_inst/mem_reg[24][30]/D (DFF_X1)     7.43 r     9.85     2.42
reorder_buf/cbuf_inst/mem_reg[26][30]/D (DFF_X1)     7.43 r     9.85     2.42
reorder_buf/cbuf_inst/mem_reg[27][30]/D (DFF_X1)     7.43 r     9.85     2.42
reorder_buf/cbuf_inst/mem_reg[28][30]/D (DFF_X1)     7.43 r     9.85     2.42
reorder_buf/cbuf_inst/mem_reg[29][30]/D (DFF_X1)     7.43 r     9.85     2.42
reorder_buf/cbuf_inst/mem_reg[30][30]/D (DFF_X1)     7.43 r     9.85     2.42
reorder_buf/cbuf_inst/mem_reg[0][30]/D (DFF_X1)     7.43 r     9.85     2.42
reorder_buf/cbuf_inst/mem_reg[16][30]/D (DFF_X1)     7.43 r     9.85     2.42
reorder_buf/cbuf_inst/mem_reg[24][11]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[26][11]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[27][11]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[28][11]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[29][11]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[30][11]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[24][12]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[26][12]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[27][12]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[28][12]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[29][12]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[30][12]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[0][12]/D (DFF_X1)     7.43 r     9.85     2.43
reorder_buf/cbuf_inst/mem_reg[19][11]/D (DFF_X1)     7.43 r     9.86     2.43
dmem_csb_write_o (out)              7.33 f            9.85         2.52
dmem_csb_read_o (out)               7.30 f            9.85         2.55
reorder_buf/cbuf_inst/mem_reg[15][30]/D (DFF_X1)     7.24 r     9.85     2.61
reorder_buf/cbuf_inst/mem_reg[31][30]/D (DFF_X1)     7.24 r     9.85     2.61
reorder_buf/cbuf_inst/mem_reg[1][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[2][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[3][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[4][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[5][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[6][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[7][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[8][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[9][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[10][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[11][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[12][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[13][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[14][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[17][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[18][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[19][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[20][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[21][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[22][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[23][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[25][30]/D (DFF_X1)     7.23 r     9.85     2.62
reorder_buf/cbuf_inst/mem_reg[0][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[1][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[2][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[3][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[4][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[5][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[6][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[7][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[8][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[9][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[10][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[11][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[12][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[13][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[14][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[16][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[17][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[18][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[20][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[21][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[22][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[23][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[25][11]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[1][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[2][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[3][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[4][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[5][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[6][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[7][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[8][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[9][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[10][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[11][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[12][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[13][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[14][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[16][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[17][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[18][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[19][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[20][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[21][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[22][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[23][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[25][12]/D (DFF_X1)     7.21 r     9.85     2.64
reorder_buf/cbuf_inst/mem_reg[15][21]/D (DFF_X1)     7.18 r     9.85     2.67
reorder_buf/cbuf_inst/mem_reg[31][21]/D (DFF_X1)     7.18 r     9.85     2.67
reorder_buf/cbuf_inst/mem_reg[15][19]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][18]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][17]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][16]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][15]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][13]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][22]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][22]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][19]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][18]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][17]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][16]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][15]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][25]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][23]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][23]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][13]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][31]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][29]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][28]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][27]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][26]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][24]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][31]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][29]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][28]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][27]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][26]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][25]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[31][24]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[0][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[1][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[2][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[3][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[4][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[5][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[6][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[7][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[8][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[9][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[10][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[11][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[12][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[13][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[14][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[16][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[17][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[18][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[19][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[20][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[21][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[22][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[23][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[24][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[25][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[26][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[27][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[28][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[29][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[30][21]/D (DFF_X1)     7.17 r     9.85     2.68
reorder_buf/cbuf_inst/mem_reg[15][10]/D (DFF_X1)     7.17 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[15][9]/D (DFF_X1)     7.17 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[15][20]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[15][14]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[15][7]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[15][0]/D (DFF_X1)     7.17 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[31][10]/D (DFF_X1)     7.17 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[31][9]/D (DFF_X1)     7.17 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[31][0]/D (DFF_X1)     7.17 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[15][3]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[15][1]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[31][7]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[31][3]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[31][1]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[31][20]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[31][14]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[0][23]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[0][13]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[1][23]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[1][13]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[2][23]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[2][13]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[3][23]/D (DFF_X1)     7.16 r     9.85     2.69
reorder_buf/cbuf_inst/mem_reg[3][13]/D (DFF_X1)     7.16 r     9.85     2.69

1
