<stg><name>backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> ></name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %o = alloca i32 1

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16">
<![CDATA[
entry:1 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load = load i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy

]]></Node>
<StgValue><ssdm name="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="16">
<![CDATA[
entry:2 %conv7_i = sext i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load

]]></Node>
<StgValue><ssdm name="conv7_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %store_ln101 = store i8 0, i8 %o

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln101 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body:0 %o_2 = load i8 %o

]]></Node>
<StgValue><ssdm name="o_2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:1 %icmp_ln101 = icmp_eq  i8 %o_2, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:2 %add_ln101 = add i8 %o_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln101 = br i1 %icmp_ln101, void %for.body.split_ifconv, void %for.end21

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="8">
<![CDATA[
for.body.split_ifconv:0 %zext_ln101 = zext i8 %o_2

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:4 %C_C0_z_addr = getelementptr i16 %C_C0_z, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="C_C0_z_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:5 %z = load i7 %C_C0_z_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:6 %dL_dy_addr = getelementptr i16 %dL_dy, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="dL_dy_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:7 %dL_dy_o = load i7 %dL_dy_addr

]]></Node>
<StgValue><ssdm name="dL_dy_o"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:51 %P_L0_b_addr = getelementptr i16 %P_L0_b, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="P_L0_b_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:52 %P_L0_b_load = load i7 %P_L0_b_addr

]]></Node>
<StgValue><ssdm name="P_L0_b_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
BWD_I_UPD_ifconv:2 %P_L0_W_0_addr = getelementptr i16 %P_L0_W_0, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="P_L0_W_0_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln101 = store i8 %add_ln101, i8 %o

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln101 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:5 %z = load i7 %C_C0_z_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:7 %dL_dy_o = load i7 %dL_dy_addr

]]></Node>
<StgValue><ssdm name="dL_dy_o"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:8 %icmp_ln15 = icmp_sgt  i16 %z, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.body.split_ifconv:9 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %dL_dy_o, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.body.split_ifconv:10 %select_ln109 = select i1 %icmp_ln15, i26 %shl_ln, i26 0

]]></Node>
<StgValue><ssdm name="select_ln109"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:11 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:12 %dL_dz_o = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %select_ln109, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="dL_dz_o"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:13 %tmp_2817 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2817"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:14 %tmp_2818 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2818"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:15 %and_ln109 = and i1 %tmp_2818, i1 %tmp_2817

]]></Node>
<StgValue><ssdm name="and_ln109"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="1">
<![CDATA[
for.body.split_ifconv:16 %zext_ln109 = zext i1 %and_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:17 %dL_dz_o_1 = add i16 %dL_dz_o, i16 %zext_ln109

]]></Node>
<StgValue><ssdm name="dL_dz_o_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:18 %tmp_2819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %dL_dz_o_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2819"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:19 %xor_ln109 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:20 %or_ln109 = or i1 %tmp_2819, i1 %xor_ln109

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:21 %xor_ln109_1 = xor i1 1, i1 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln109_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:22 %xor_ln109_2 = xor i1 %xor_ln109_1, i1 %or_ln109

]]></Node>
<StgValue><ssdm name="xor_ln109_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:23 %or_ln109_1 = or i1 %tmp_2819, i1 %xor_ln109_2

]]></Node>
<StgValue><ssdm name="or_ln109_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:24 %and_ln109_1 = and i1 %or_ln109_1, i1 %xor_ln109

]]></Node>
<StgValue><ssdm name="and_ln109_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.split_ifconv:25 %dL_dz_o_2 = select i1 %and_ln109_1, i16 32767, i16 %dL_dz_o_1

]]></Node>
<StgValue><ssdm name="dL_dz_o_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
for.body.split_ifconv:26 %tmp_2820 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %dL_dz_o_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2820"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="21" op_0_bw="19">
<![CDATA[
for.body.split_ifconv:27 %sext_ln112 = sext i19 %tmp_2820

]]></Node>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
for.body.split_ifconv:28 %tmp_2821 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %dL_dz_o_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2821"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="21" op_0_bw="17">
<![CDATA[
for.body.split_ifconv:29 %sext_ln112_1 = sext i17 %tmp_2821

]]></Node>
<StgValue><ssdm name="sext_ln112_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body.split_ifconv:30 %add_ln112 = add i21 %sext_ln112, i21 %sext_ln112_1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:31 %tmp_2822 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 20

]]></Node>
<StgValue><ssdm name="tmp_2822"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="21">
<![CDATA[
for.body.split_ifconv:35 %trunc_ln112 = trunc i21 %add_ln112

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:52 %P_L0_b_load = load i7 %P_L0_b_addr

]]></Node>
<StgValue><ssdm name="P_L0_b_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split_ifconv:1 %specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln102"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split_ifconv:2 %speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln101"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:3 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:32 %delta = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %add_ln112, i32 10, i32 20

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="11">
<![CDATA[
for.body.split_ifconv:33 %sext_ln112_2 = sext i11 %delta

]]></Node>
<StgValue><ssdm name="sext_ln112_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:34 %tmp_2823 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2823"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split_ifconv:36 %icmp_ln112 = icmp_ne  i9 %trunc_ln112, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:37 %tmp_2824 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2824"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:38 %or_ln112 = or i1 %tmp_2824, i1 %icmp_ln112

]]></Node>
<StgValue><ssdm name="or_ln112"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:39 %and_ln112 = and i1 %or_ln112, i1 %tmp_2823

]]></Node>
<StgValue><ssdm name="and_ln112"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="1">
<![CDATA[
for.body.split_ifconv:40 %zext_ln112 = zext i1 %and_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split_ifconv:41 %delta_3 = add i12 %sext_ln112_2, i12 %zext_ln112

]]></Node>
<StgValue><ssdm name="delta_3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="12">
<![CDATA[
for.body.split_ifconv:42 %sext_ln112_3 = sext i12 %delta_3

]]></Node>
<StgValue><ssdm name="sext_ln112_3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:43 %tmp_2825 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln112_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2825"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:44 %xor_ln112 = xor i1 %tmp_2822, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:45 %or_ln112_2 = or i1 %tmp_2825, i1 %xor_ln112

]]></Node>
<StgValue><ssdm name="or_ln112_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:46 %xor_ln112_1 = xor i1 1, i1 %tmp_2822

]]></Node>
<StgValue><ssdm name="xor_ln112_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:47 %xor_ln112_2 = xor i1 %xor_ln112_1, i1 %or_ln112_2

]]></Node>
<StgValue><ssdm name="xor_ln112_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:48 %or_ln112_1 = or i1 %tmp_2825, i1 %xor_ln112_2

]]></Node>
<StgValue><ssdm name="or_ln112_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:49 %and_ln112_1 = and i1 %or_ln112_1, i1 %xor_ln112

]]></Node>
<StgValue><ssdm name="and_ln112_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body.split_ifconv:50 %delta_4 = select i1 %and_ln112_1, i16 32767, i16 %sext_ln112_3

]]></Node>
<StgValue><ssdm name="delta_4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="16">
<![CDATA[
for.body.split_ifconv:53 %sext_ln116 = sext i16 %P_L0_b_load

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="16">
<![CDATA[
for.body.split_ifconv:54 %sext_ln116_1 = sext i16 %delta_4

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.split_ifconv:55 %sub_ln116 = sub i17 %sext_ln116, i17 %sext_ln116_1

]]></Node>
<StgValue><ssdm name="sub_ln116"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:56 %tmp_2826 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln116, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2826"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="17">
<![CDATA[
for.body.split_ifconv:57 %trunc_ln116 = trunc i17 %sub_ln116

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.body.split_ifconv:58 %store_ln116 = store i16 %trunc_ln116, i7 %P_L0_b_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:59 %tmp_2827 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln116, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2827"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:60 %xor_ln116 = xor i1 %tmp_2826, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:61 %and_ln116 = and i1 %tmp_2827, i1 %xor_ln116

]]></Node>
<StgValue><ssdm name="and_ln116"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:62 %xor_ln116_1 = xor i1 %tmp_2827, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln116_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:63 %and_ln116_1 = and i1 %tmp_2826, i1 %xor_ln116_1

]]></Node>
<StgValue><ssdm name="and_ln116_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:64 %xor_ln116_2 = xor i1 %tmp_2826, i1 %tmp_2827

]]></Node>
<StgValue><ssdm name="xor_ln116_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split_ifconv:65 %br_ln116 = br i1 %xor_ln116_2, void %BWD_I_UPD_ifconv, void %if.end.i.i.i67

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i67:0 %br_ln116 = br i1 %and_ln116, void %if.else.i.i.i75, void %if.then2.i.i.i74

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i75:0 %br_ln116 = br i1 %and_ln116_1, void %if.end15.i.i.i80, void %if.then9.i.i.i79

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i80:0 %br_ln116 = br void %BWD_I_UPD_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="16">
<![CDATA[
BWD_I_UPD_ifconv:0 %conv_i = sext i16 %delta_4

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:1 %mul_ln122 = mul i32 %conv_i, i32 %conv7_i

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="7">
<![CDATA[
BWD_I_UPD_ifconv:3 %P_L0_W_0_load = load i7 %P_L0_W_0_addr

]]></Node>
<StgValue><ssdm name="P_L0_W_0_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="0"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i79:0 %store_ln116 = store i16 32768, i7 %P_L0_b_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="0"/>
<literal name="and_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i79:1 %br_ln116 = br void %if.end15.i.i.i80

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i74:0 %store_ln116 = store i16 32767, i7 %P_L0_b_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln116_2" val="1"/>
<literal name="and_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i74:1 %br_ln116 = br void %BWD_I_UPD_ifconv

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:1 %mul_ln122 = mul i32 %conv_i, i32 %conv7_i

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="7">
<![CDATA[
BWD_I_UPD_ifconv:3 %P_L0_W_0_load = load i7 %P_L0_W_0_addr

]]></Node>
<StgValue><ssdm name="P_L0_W_0_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:1 %mul_ln122 = mul i32 %conv_i, i32 %conv7_i

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
BWD_I_UPD_ifconv:4 %shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_L0_W_0_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="26">
<![CDATA[
BWD_I_UPD_ifconv:5 %sext_ln122 = sext i26 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:6 %sub_ln122 = sub i32 %sext_ln122, i32 %mul_ln122

]]></Node>
<StgValue><ssdm name="sub_ln122"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:6 %sub_ln122 = sub i32 %sext_ln122, i32 %mul_ln122

]]></Node>
<StgValue><ssdm name="sub_ln122"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:7 %tmp_2828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2828"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:8 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln122, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:9 %tmp_2829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2829"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:10 %trunc_ln122 = trunc i32 %sub_ln122

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
BWD_I_UPD_ifconv:11 %icmp_ln122 = icmp_ne  i9 %trunc_ln122, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:12 %tmp_2830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2830"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:13 %tmp_2831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2831"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:14 %or_ln122 = or i1 %tmp_2831, i1 %icmp_ln122

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:15 %and_ln122 = and i1 %or_ln122, i1 %tmp_2829

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:16 %zext_ln122 = zext i1 %and_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
BWD_I_UPD_ifconv:17 %add_ln122 = add i16 %trunc_ln5, i16 %zext_ln122

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0">
<![CDATA[
BWD_I_UPD_ifconv:18 %store_ln122 = store i16 %add_ln122, i7 %P_L0_W_0_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:19 %tmp_2832 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln122, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2832"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:20 %xor_ln122 = xor i1 %tmp_2832, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:21 %and_ln122_1 = and i1 %tmp_2830, i1 %xor_ln122

]]></Node>
<StgValue><ssdm name="and_ln122_1"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:22 %tmp_2833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 26

]]></Node>
<StgValue><ssdm name="tmp_2833"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:23 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %sub_ln122, i32 27, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
BWD_I_UPD_ifconv:24 %icmp_ln122_1 = icmp_eq  i5 %tmp_s, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln122_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
BWD_I_UPD_ifconv:25 %tmp_2834 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %sub_ln122, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2834"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
BWD_I_UPD_ifconv:26 %icmp_ln122_2 = icmp_eq  i6 %tmp_2834, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln122_2"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
BWD_I_UPD_ifconv:27 %icmp_ln122_3 = icmp_eq  i6 %tmp_2834, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln122_3"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:28 %select_ln122 = select i1 %and_ln122_1, i1 %icmp_ln122_2, i1 %icmp_ln122_3

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:29 %xor_ln122_1 = xor i1 %tmp_2833, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:30 %and_ln122_2 = and i1 %icmp_ln122_1, i1 %xor_ln122_1

]]></Node>
<StgValue><ssdm name="and_ln122_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:31 %select_ln122_1 = select i1 %and_ln122_1, i1 %and_ln122_2, i1 %icmp_ln122_2

]]></Node>
<StgValue><ssdm name="select_ln122_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:32 %and_ln122_3 = and i1 %and_ln122_1, i1 %icmp_ln122_2

]]></Node>
<StgValue><ssdm name="and_ln122_3"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:33 %xor_ln122_2 = xor i1 %and_ln122_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_2"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:34 %xor_ln122_3 = xor i1 %select_ln122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_3"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:35 %or_ln122_1 = or i1 %tmp_2832, i1 %xor_ln122_3

]]></Node>
<StgValue><ssdm name="or_ln122_1"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:36 %xor_ln122_4 = xor i1 %tmp_2828, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_4"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:37 %and_ln122_4 = and i1 %or_ln122_1, i1 %xor_ln122_4

]]></Node>
<StgValue><ssdm name="and_ln122_4"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:38 %and_ln122_5 = and i1 %tmp_2832, i1 %select_ln122_1

]]></Node>
<StgValue><ssdm name="and_ln122_5"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:39 %xor_ln122_5 = xor i1 %and_ln122_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122_5"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:40 %empty = and i1 %xor_ln122_2, i1 %tmp_2828

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:41 %and_ln122_6 = and i1 %empty, i1 %xor_ln122_5

]]></Node>
<StgValue><ssdm name="and_ln122_6"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
BWD_I_UPD_ifconv:42 %or_ln122_2 = or i1 %and_ln122_6, i1 %and_ln122_4

]]></Node>
<StgValue><ssdm name="or_ln122_2"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BWD_I_UPD_ifconv:43 %br_ln122 = br i1 %or_ln122_2, void %for.inc, void %if.end.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i:0 %br_ln122 = br i1 %and_ln122_4, void %if.else.i.i.i, void %if.then2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i:0 %br_ln122 = br i1 %and_ln122_6, void %if.end15.i.i.i, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i:0 %br_ln122 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="148" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_6" val="1"/>
<literal name="and_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i:0 %store_ln122 = store i16 32768, i7 %P_L0_W_0_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_6" val="1"/>
<literal name="and_ln122_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i:1 %br_ln122 = br void %if.end15.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i:0 %store_ln122 = store i16 32767, i7 %P_L0_W_0_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln122_2" val="1"/>
<literal name="and_ln122_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i:1 %br_ln122 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0">
<![CDATA[
for.end21:0 %ret_ln125 = ret

]]></Node>
<StgValue><ssdm name="ret_ln125"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
