// Seed: 1999652904
module module_0;
  assign id_1 = id_1;
  tri id_2 = id_2;
  id_3(
      .id_0(-1 * id_1), .id_1('b0 < id_2), .id_2(-1'd0)
  );
  assign id_2#(
      .id_1((-1)),
      .id_3(1)
  ) = id_2;
endmodule
module module_1 (
    output logic   id_0,
    input  supply1 id_1,
    output logic   id_2
);
  always id_0 <= 1'h0 & id_1;
  always id_2 <= -1'b0;
  module_0 modCall_1 ();
endmodule
