/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.8.2. DO NOT MODIFY.
*/
`default_nettype none
`timescale 100fs/100fs
module topEntity
    ( // Inputs
      input wire  clk // clock
    , input wire  rst // reset
    , input wire  en // enable
    , input wire signed [63:0] inputs_0_0
    , input wire  inputs_0_1
    , input wire signed [63:0] inputs_1_0
    , input wire  inputs_1_1

      // Outputs
    , output wire signed [63:0] result_0_0_0
    , output wire  result_0_0_1
    , output wire signed [63:0] result_0_1_0
    , output wire  result_0_1_1
    , output wire signed [63:0] result_0_2_0
    , output wire  result_0_2_1
    , output wire signed [63:0] result_0_3_0
    , output wire  result_0_3_1
    , output wire signed [63:0] result_0_4_0
    , output wire  result_0_4_1
    , output wire signed [63:0] result_0_5_0
    , output wire  result_0_5_1
    , output wire signed [63:0] result_0_6_0
    , output wire  result_0_6_1
    , output wire signed [63:0] result_0_7_0
    , output wire  result_0_7_1
    , output wire signed [63:0] result_0_8_0
    , output wire  result_0_8_1
    , output wire signed [63:0] result_0_9_0
    , output wire  result_0_9_1
    , output wire signed [63:0] result_0_10_0
    , output wire  result_0_10_1
    , output wire signed [63:0] result_0_11_0
    , output wire  result_0_11_1
    , output wire  result_1_0
    , output wire  result_1_1
    , output wire  result_1_2
    , output wire  result_1_3
    , output wire  result_1_4_0
    , output wire  result_1_4_1
    , output wire  result_1_4_2
    , output wire  result_1_4_3
    , output wire  result_1_4_4
    , output wire  result_1_4_5
    , output wire  result_1_4_6
    , output wire  result_1_4_7
    , output wire  result_1_4_8
    , output wire  result_1_4_9
    , output wire  result_1_4_10
    , output wire  result_1_4_11
    , output wire  result_1_4_12
    , output wire  result_1_4_13
    );
  wire signed [63:0] result_2;
  wire signed [63:0] x;
  reg signed [63:0] result_3 = (64'sd0);
  wire [147:0] result_4;
  // spec.hs:(338,1)-(340,31)
  wire  pIn0;
  // spec.hs:(338,1)-(340,31)
  wire  pIn1;
  // spec.hs:(338,1)-(340,31)
  wire  timer0Over;
  wire [794:0] result_5;
  // spec.hs:147:35-43
  wire  x_0;
  // spec.hs:146:35-43
  wire  x_1;
  // spec.hs:145:34-42
  wire  x_2;
  // spec.hs:139:34-42
  wire  x1;
  // spec.hs:139:34-42
  wire  x0;
  // spec.hs:138:34-42
  wire  x1_0;
  // spec.hs:138:34-42
  wire  x0_0;
  // spec.hs:137:34-42
  wire  x1_1;
  // spec.hs:137:34-42
  wire  x0_1;
  // spec.hs:136:34-42
  wire  x_3;
  wire [7:0] c$app_arg;
  wire  result_6;
  // spec.hs:412:1-63
  wire [147:0] c$ws_app_arg;
  // spec.hs:412:1-63
  wire [3:0] c$ws_app_arg_0;
  wire [71:0] c$case_scrut;
  wire [1:0] c$case_scrut_0;
  wire signed [63:0] result_7;
  // spec.hs:412:1-63
  wire [0:0] i;
  // spec.hs:412:1-63
  wire [5:0] ws;
  wire [7:0] c$app_arg_0;
  wire  result_8;
  wire [7:0] c$app_arg_1;
  wire  result_9;
  wire [7:0] c$app_arg_2;
  wire  result_10;
  wire [7:0] c$app_arg_3;
  wire  result_11;
  wire [7:0] c$app_arg_4;
  wire  result_12;
  wire [7:0] c$app_arg_5;
  wire  result_13;
  wire [7:0] c$app_arg_6;
  wire  result_14;
  wire [7:0] c$app_arg_7;
  wire  result_15;
  wire [7:0] c$app_arg_8;
  wire  result_16;
  // spec.hs:412:1-63
  wire [147:0] c$ws_app_arg_1;
  // spec.hs:412:1-63
  wire [3:0] c$ws_app_arg_2;
  wire [71:0] c$case_scrut_1;
  wire [1:0] c$case_scrut_2;
  wire signed [63:0] result_17;
  // spec.hs:412:1-63
  wire [0:0] i_0;
  // spec.hs:412:1-63
  wire [5:0] ws_0;
  wire [7:0] c$app_arg_9;
  wire  result_18;
  wire [7:0] c$app_arg_10;
  wire  result_19;
  // spec.hs:412:1-63
  wire [147:0] c$ws_app_arg_3;
  // spec.hs:412:1-63
  wire [3:0] c$ws_app_arg_4;
  wire [71:0] c$case_scrut_3;
  wire [1:0] c$case_scrut_4;
  wire signed [63:0] result_20;
  // spec.hs:412:1-63
  wire [0:0] i_1;
  // spec.hs:412:1-63
  wire [5:0] ws_1;
  wire [143:0] result_21;
  // spec.hs:137:34-42
  wire  x0_2;
  // spec.hs:137:34-42
  wire  x1_2;
  // spec.hs:(844,1)-(850,36)
  reg [143:0] result_22 = {{8'd4,   64'sd0},   {8'd4,   64'sd0}};
  // spec.hs:(844,1)-(850,36)
  wire [143:0] t;
  wire signed [63:0] x_4;
  wire signed [63:0] y;
  wire signed [63:0] x_5;
  wire signed [63:0] y_0;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out1_case_alt;
  wire [71:0] result_23;
  // spec.hs:(927,1)-(932,28)
  reg [71:0] result_24 = {8'd4,   64'sd0};
  // spec.hs:(927,1)-(932,28)
  wire  b;
  // spec.hs:(927,1)-(932,28)
  wire [71:0] t_0;
  wire signed [63:0] x_6;
  wire signed [63:0] y_1;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out7_case_alt;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out7_case_alt_0;
  // spec.hs:425:1-53
  wire signed [63:0] dta;
  // spec.hs:425:1-53
  wire [7:0] tag;
  wire [71:0] result_25;
  // spec.hs:(887,1)-(892,28)
  reg [71:0] result_26 = {8'd4,   64'sd0};
  // spec.hs:(887,1)-(892,28)
  wire  b_0;
  // spec.hs:(887,1)-(892,28)
  wire [71:0] t_1;
  wire signed [63:0] x_7;
  wire signed [63:0] y_2;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out4_case_alt;
  // spec.hs:419:1-55
  wire signed [63:0] winData;
  // spec.hs:419:1-55
  wire [7:0] winTag;
  wire [71:0] result_27;
  // spec.hs:(941,1)-(945,28)
  reg [71:0] result_28 = {8'd4,   64'sd0};
  // spec.hs:(941,1)-(945,28)
  wire  b_1;
  // spec.hs:(941,1)-(945,28)
  wire [71:0] t_2;
  wire signed [63:0] x_8;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out8_case_alt;
  // spec.hs:425:1-53
  wire signed [63:0] dta_0;
  // spec.hs:425:1-53
  wire [7:0] tag_0;
  // spec.hs:425:1-53
  wire [7:0] tagToMatch;
  wire [7:0] result_29;
  wire [7:0] c$app_arg_11;
  // spec.hs:419:1-55
  wire [7:0] tag_1;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out4_case_alt_0;
  // spec.hs:419:1-55
  wire signed [63:0] winData_0;
  // spec.hs:419:1-55
  wire [7:0] winTag_0;
  wire [7:0] result_30;
  wire [7:0] c$app_arg_12;
  // spec.hs:419:1-55
  wire [7:0] tag_2;
  // spec.hs:425:1-53
  wire [7:0] tagToMatch_0;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out1_case_alt_0;
  // spec.hs:419:1-55
  wire signed [63:0] winData_1;
  // spec.hs:419:1-55
  wire [7:0] winTag_1;
  wire [71:0] result_31;
  // spec.hs:139:34-42
  wire  x0_3;
  // spec.hs:139:34-42
  wire  x1_3;
  // spec.hs:(874,1)-(878,28)
  reg [71:0] result_32 = {8'd4,   64'sd0};
  // spec.hs:(874,1)-(878,28)
  wire [71:0] t_3;
  wire signed [63:0] x_9;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out3_case_alt;
  // spec.hs:425:1-53
  wire signed [63:0] dta_1;
  // spec.hs:425:1-53
  wire [7:0] tag_3;
  wire [71:0] result_33;
  // spec.hs:138:34-42
  wire  x0_4;
  // spec.hs:138:34-42
  wire  x1_4;
  // spec.hs:(860,1)-(865,28)
  reg [71:0] result_34 = {8'd4,   64'sd0};
  // spec.hs:(860,1)-(865,28)
  wire [71:0] t_4;
  wire signed [63:0] x_10;
  wire signed [63:0] y_3;
  wire signed [63:0] x_11;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out2_case_alt;
  // spec.hs:425:1-53
  wire signed [63:0] dta_2;
  // spec.hs:425:1-53
  wire [7:0] tag_4;
  // spec.hs:425:1-53
  wire [7:0] tagToMatch_1;
  // spec.hs:425:1-53
  wire [7:0] tagToMatch_2;
  wire [7:0] result_35;
  wire [7:0] c$app_arg_13;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out1_case_alt_1;
  // spec.hs:419:1-55
  wire signed [63:0] winData_2;
  // spec.hs:419:1-55
  wire [7:0] winTag_2;
  wire [7:0] result_36;
  wire [7:0] c$app_arg_14;
  wire [71:0] result_37;
  // spec.hs:147:35-43
  wire  x_12;
  // spec.hs:(981,1)-(985,28)
  reg [71:0] result_38 = {8'd4,   64'sd0};
  // spec.hs:(981,1)-(985,28)
  wire [71:0] t_5;
  wire signed [63:0] x_13;
  // spec.hs:412:1-63
  wire [147:0] c$ws_app_arg_5;
  // spec.hs:412:1-63
  wire [3:0] c$ws_app_arg_6;
  wire [71:0] c$case_scrut_5;
  wire [1:0] c$case_scrut_6;
  wire signed [63:0] result_39;
  // spec.hs:412:1-63
  wire [0:0] i_2;
  // spec.hs:412:1-63
  wire [5:0] ws_2;
  wire [143:0] result_40;
  // spec.hs:146:35-43
  wire  x_14;
  // spec.hs:(967,1)-(971,36)
  reg [143:0] result_41 = {{8'd4,   64'sd0},   {8'd4,   64'sd0}};
  // spec.hs:(967,1)-(971,36)
  wire [143:0] t_6;
  wire signed [63:0] x_15;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out10_case_alt;
  // spec.hs:419:1-55
  wire signed [63:0] winData_3;
  // spec.hs:419:1-55
  wire [7:0] winTag_3;
  wire [7:0] result_42;
  wire [7:0] c$app_arg_15;
  wire [71:0] result_43;
  // spec.hs:145:34-42
  wire  x_16;
  // spec.hs:(954,1)-(958,28)
  reg [71:0] result_44 = {8'd4,   64'sd0};
  // spec.hs:(954,1)-(958,28)
  wire [71:0] t_7;
  wire signed [63:0] x_17;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out9_case_alt;
  // spec.hs:425:1-53
  wire signed [63:0] dta_3;
  // spec.hs:425:1-53
  wire [7:0] tag_5;
  // spec.hs:425:1-53
  wire [7:0] tagToMatch_3;
  wire [71:0] result_45;
  // spec.hs:(820,1)-(824,28)
  reg [71:0] result_46 = {8'd4,   64'sd0};
  // spec.hs:(820,1)-(824,28)
  wire  b_2;
  // spec.hs:425:1-53
  reg signed [63:0] c$ds_app_arg = (64'sd0);
  wire [71:0] result_47;
  // spec.hs:136:34-42
  wire  x_18;
  // spec.hs:(831,1)-(835,28)
  reg [71:0] result_48 = {8'd4,   64'sd0};
  // spec.hs:(831,1)-(835,28)
  wire [71:0] t_8;
  wire signed [63:0] x_19;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out0_case_alt;
  // spec.hs:425:1-53
  wire signed [63:0] dta_4;
  // spec.hs:425:1-53
  wire [7:0] tag_6;
  // spec.hs:425:1-53
  wire [7:0] tagToMatch_4;
  wire [71:0] result_49;
  // spec.hs:(810,1)-(814,28)
  reg [71:0] result_50 = {8'd4,   64'sd0};
  // spec.hs:(810,1)-(814,28)
  wire  b_3;
  // spec.hs:425:1-53
  reg signed [63:0] c$ds_app_arg_0 = (64'sd0);
  // spec.hs:(456,1)-(458,51)
  wire [129:0] inputs_2;
  wire [2:0] c$app_arg_16;
  wire  result_51;
  wire [783:0] c$app_arg_17;
  wire [111:0] result_52;
  wire [671:0] c$app_arg_18;
  wire [111:0] result_53;
  wire [71:0] result_54;
  // spec.hs:(901,1)-(905,28)
  reg [71:0] result_55 = {8'd4,   64'sd0};
  // spec.hs:(901,1)-(905,28)
  wire  b_4;
  // spec.hs:(901,1)-(905,28)
  wire [71:0] t_9;
  wire signed [63:0] x_20;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out5_case_alt;
  // spec.hs:425:1-53
  wire [7:0] tagToMatch_5;
  wire [559:0] c$app_arg_19;
  wire [111:0] result_56;
  // spec.hs:419:1-55
  wire [7:0] winTag_4;
  wire [71:0] result_57;
  // spec.hs:(914,1)-(918,28)
  reg [71:0] result_58 = {8'd4,   64'sd0};
  // spec.hs:(914,1)-(918,28)
  wire  b_5;
  // spec.hs:(914,1)-(918,28)
  wire [71:0] t_10;
  wire signed [63:0] x_21;
  // spec.hs:(456,1)-(458,51)
  wire signed [63:0] c$out6_case_alt;
  // spec.hs:419:1-55
  wire signed [63:0] winData_4;
  wire [7:0] result_59;
  wire [7:0] c$app_arg_20;
  wire [447:0] c$app_arg_21;
  wire [111:0] result_60;
  wire [335:0] c$app_arg_22;
  wire [111:0] result_61;
  wire [223:0] c$app_arg_23;
  wire [111:0] result_62;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_11 = 8'd1;
  wire [7:0] result_63;
  // spec.hs:(789,9)-(791,29)
  wire  b_6;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1;
  wire [7:0] result_64;
  // spec.hs:147:35-43
  wire  x_22;
  // spec.hs:(456,1)-(458,51)
  wire  pOut11;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_12 = 8'd1;
  wire [7:0] result_65;
  // spec.hs:(789,9)-(791,29)
  wire  b_7;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_0;
  wire [7:0] result_66;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_13 = 8'd1;
  wire [7:0] result_67;
  // spec.hs:(789,9)-(791,29)
  wire  b_8;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_1;
  wire [7:0] result_68;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_14 = 8'd1;
  wire [7:0] result_69;
  // spec.hs:(789,9)-(791,29)
  wire  b_9;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_2;
  wire [7:0] result_70;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_15 = 8'd1;
  wire [7:0] result_71;
  // spec.hs:(789,9)-(791,29)
  wire  b_10;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_3;
  wire [7:0] result_72;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_16 = 8'd1;
  wire [7:0] result_73;
  // spec.hs:(789,9)-(791,29)
  wire  b_11;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_4;
  wire [7:0] result_74;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_17 = 8'd1;
  wire [7:0] result_75;
  // spec.hs:(789,9)-(791,29)
  wire  b_12;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_5;
  wire [7:0] result_76;
  // spec.hs:(456,1)-(458,51)
  wire  c$ds6_case_alt;
  // spec.hs:138:34-42
  wire  x1_5;
  // spec.hs:138:34-42
  wire  x0_5;
  wire [1:0] c$app_arg_24;
  wire  result_77;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_18 = 8'd1;
  wire [7:0] result_78;
  // spec.hs:(789,9)-(791,29)
  wire  b_13;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_6;
  wire [7:0] result_79;
  // spec.hs:146:35-43
  wire  x_23;
  // spec.hs:(456,1)-(458,51)
  wire  pOut10;
  wire [2:0] c$app_arg_25;
  wire  result_80;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_19 = 8'd1;
  wire [7:0] result_81;
  // spec.hs:(789,9)-(791,29)
  wire  b_14;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_7;
  wire [7:0] result_82;
  // spec.hs:145:34-42
  wire  x_24;
  // spec.hs:(456,1)-(458,51)
  wire  pOut9;
  wire [6:0] c$app_arg_26;
  wire  result_83;
  // spec.hs:(456,1)-(458,51)
  wire  pOut8;
  wire [5:0] c$app_arg_27;
  wire  result_84;
  // spec.hs:(456,1)-(458,51)
  wire  pOut7;
  wire [4:0] c$app_arg_28;
  wire  result_85;
  // spec.hs:(456,1)-(458,51)
  wire  pOut6;
  wire [5:0] c$app_arg_29;
  wire  result_86;
  // spec.hs:(456,1)-(458,51)
  wire  pOut5;
  wire [4:0] c$app_arg_30;
  wire  result_87;
  // spec.hs:(456,1)-(458,51)
  wire  pOut4;
  wire [9:0] c$app_arg_31;
  wire [1:0] result_88;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_20 = 8'd1;
  wire [7:0] result_89;
  // spec.hs:(789,9)-(791,29)
  wire  b_15;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_8;
  wire [7:0] result_90;
  // spec.hs:(456,1)-(458,51)
  wire  c$tOut3_case_alt;
  // spec.hs:139:34-42
  wire  x1_6;
  // spec.hs:139:34-42
  wire  x0_6;
  // spec.hs:(456,1)-(458,51)
  wire [1:0] pOut3;
  wire [7:0] c$app_arg_32;
  wire [1:0] result_91;
  // spec.hs:(456,1)-(458,51)
  wire [1:0] pOut2;
  wire [3:0] c$app_arg_33;
  wire [1:0] result_92;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_21 = 8'd1;
  wire [7:0] result_93;
  // spec.hs:(789,9)-(791,29)
  wire  b_16;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_9;
  wire [7:0] result_94;
  // spec.hs:(456,1)-(458,51)
  wire  c$tOut1_case_alt;
  // spec.hs:137:34-42
  wire  x1_7;
  // spec.hs:137:34-42
  wire  x0_7;
  // spec.hs:(456,1)-(458,51)
  wire [1:0] pOut1;
  wire [2:0] c$app_arg_34;
  wire  result_95;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_22 = 8'd1;
  wire [7:0] result_96;
  // spec.hs:(789,9)-(791,29)
  wire  b_17;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_10;
  wire [7:0] result_97;
  // spec.hs:136:34-42
  wire  x_25;
  // spec.hs:(456,1)-(458,51)
  wire  pOut0;
  wire [1:0] c$app_arg_35;
  wire  result_98;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_23 = 8'd1;
  wire [7:0] result_99;
  // spec.hs:(789,9)-(791,29)
  wire  b_18;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_11;
  wire [7:0] result_100;
  // spec.hs:(456,1)-(458,51)
  wire  pIn1_0;
  wire [1:0] c$app_arg_36;
  wire  result_101;
  // spec.hs:(789,9)-(791,29)
  reg [7:0] t_24 = 8'd1;
  wire [7:0] result_102;
  // spec.hs:(789,9)-(791,29)
  wire  b_19;
  // spec.hs:(789,9)-(791,29)
  wire [7:0] f1_12;
  wire [7:0] result_103;
  // spec.hs:(456,1)-(458,51)
  wire  pIn0_0;
  // spec.hs:(456,1)-(458,51)
  wire [16:0] pacings;
  // spec.hs:(798,1)-(800,22)
  reg signed [63:0] toWait = (64'sd0);
  wire  result_104;
  wire signed [63:0] result_105;
  // spec.hs:(798,1)-(800,22)
  wire  b_20;
  wire signed [63:0] result_106;
  wire signed [63:0] x_26;
  wire  result_107;
  // spec.hs:(456,1)-(458,51)
  wire  b_21;
  wire [148:0] result_108;
  reg [146:0] c$app_arg_37 = {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                     1'b0},
                                            {1'b0,   1'b0},   {1'b0,   1'b0},
                                            1'b0,   1'b0,   1'b0,   1'b0,
                                            1'b0,   1'b0,   1'b0,   1'b0}};
  wire [146:0] c$case_alt;
  wire [146:0] c$case_alt_0;
  wire [146:0] c$case_alt_1;
  reg [146:0] c$case_alt_2;
  reg [146:0] c$case_alt_3;
  wire [146:0] c$case_alt_4;
  reg  c$app_arg_38 = 1'b0;
  wire  c$case_alt_5;
  wire  c$case_alt_6;
  wire  c$case_alt_7;
  wire  c$case_alt_8;
  reg  c$case_alt_9;
  reg  c$app_arg_39 = 1'b0;
  wire  c$case_alt_10;
  wire  c$case_alt_11;
  wire  c$case_alt_12;
  // spec.hs:(255,1)-(257,25)
  reg [881:0] buffer = {{{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                      1'b0},
                                             {1'b0,   1'b0},   {1'b0,   1'b0},
                                             1'b0,   1'b0,   1'b0,   1'b0,
                                             1'b0,   1'b0,   1'b0,   1'b0}},
 {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                      1'b0},
                                             {1'b0,   1'b0},   {1'b0,   1'b0},
                                             1'b0,   1'b0,   1'b0,   1'b0,
                                             1'b0,   1'b0,   1'b0,   1'b0}},
 {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                      1'b0},
                                             {1'b0,   1'b0},   {1'b0,   1'b0},
                                             1'b0,   1'b0,   1'b0,   1'b0,
                                             1'b0,   1'b0,   1'b0,   1'b0}},
 {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                      1'b0},
                                             {1'b0,   1'b0},   {1'b0,   1'b0},
                                             1'b0,   1'b0,   1'b0,   1'b0,
                                             1'b0,   1'b0,   1'b0,   1'b0}},
 {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                      1'b0},
                                             {1'b0,   1'b0},   {1'b0,   1'b0},
                                             1'b0,   1'b0,   1'b0,   1'b0,
                                             1'b0,   1'b0,   1'b0,   1'b0}},
 {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                      1'b0},
                                             {1'b0,   1'b0},   {1'b0,   1'b0},
                                             1'b0,   1'b0,   1'b0,   1'b0,
                                             1'b0,   1'b0,   1'b0,   1'b0}}};
  // spec.hs:(255,1)-(257,25)
  wire [881:0] c$buffer_case_alt;
  // spec.hs:(255,1)-(257,25)
  wire [881:0] c$buffer_case_alt_0;
  // spec.hs:(255,1)-(257,25)
  wire [881:0] c$buffer_case_alt_1;
  // spec.hs:(255,1)-(257,25)
  wire [146:0] qData;
  // spec.hs:(255,1)-(257,25)
  wire signed [63:0] x_27;
  // spec.hs:(255,1)-(257,25)
  reg signed [63:0] cursor = (64'sd0);
  // spec.hs:(255,1)-(257,25)
  wire signed [63:0] c$cursor_case_alt;
  // spec.hs:(255,1)-(257,25)
  wire signed [63:0] c$cursor_case_alt_0;
  // spec.hs:(255,1)-(257,25)
  wire signed [63:0] c$cursor_case_alt_1;
  // spec.hs:(255,1)-(257,25)
  wire  c$cursor_case_scrut;
  // spec.hs:(255,1)-(257,25)
  wire signed [63:0] c$cursor_case_alt_2;
  // spec.hs:(255,1)-(257,25)
  reg signed [63:0] c$cursor_case_alt_3;
  // spec.hs:(255,1)-(257,25)
  wire signed [63:0] c$cursor_case_alt_4;
  // spec.hs:(1001,1)-(1003,80)
  wire  qPopValid;
  // spec.hs:(1001,1)-(1003,80)
  wire  qPush;
  // spec.hs:(1001,1)-(1003,80)
  wire  qPop;
  wire [129:0] inputs;
  wire [3:0] c$vec2;
  wire [3:0] c$vec2_0;
  wire [3:0] c$vec2_1;
  wire [215:0] t_projection_2;
  wire signed [63:0] x_projection_8;
  wire signed [63:0] x_projection_14;
  wire [3:0] c$vec2_2;
  wire [215:0] t_projection_4;
  wire signed [63:0] c$tte_rhs;
  wire [1028:0] c$buffer_case_alt_sel_alt_t_1;
  wire [1028:0] c$buffer_case_alt_sel_alt_f_2;
  wire signed [63:0] c$tte_rhs_0;
  wire [797:0] result;
  wire [779:0] result_0;
  wire [64:0] result_0_0;
  wire [64:0] result_0_1;
  wire [64:0] result_0_2;
  wire [64:0] result_0_3;
  wire [64:0] result_0_4;
  wire [64:0] result_0_5;
  wire [64:0] result_0_6;
  wire [64:0] result_0_7;
  wire [64:0] result_0_8;
  wire [64:0] result_0_9;
  wire [64:0] result_0_10;
  wire [64:0] result_0_11;
  wire [17:0] result_1;
  wire [13:0] result_1_4;

  assign inputs = {{inputs_0_0,   inputs_0_1},
                   {inputs_1_0,   inputs_1_1}};

  assign result_2 = timer0Over ? (64'sd2000) : ((x + 64'sd2000));

  assign x = result_3;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_3_register
    if ( rst) begin
      result_3 <= (64'sd0);
    end else if (en) begin
      result_3 <= result_2;
    end
  end
  // register end

  assign result_4 = {inputs[65:65] | (inputs[0:0] | timer0Over),
                     {inputs,   {pIn0,   pIn1,   pIn0,   {pIn0,
                                                          pIn1},   {pIn0,   pIn1},   {pIn0,   pIn1},
                                 timer0Over,   timer0Over,   timer0Over,
                                 timer0Over,   timer0Over,   pIn1,   pIn1,
                                 pIn1}}};

  assign pIn0 = inputs[65:65];

  assign pIn1 = inputs[0:0];

  assign timer0Over = result_3 >= (64'sd1000000);

  assign result_5 = {{result_104 & (~ result_107),
                      {{winData_2,   result_19},   {result_17,
                                                    result_18},   {dta_1,   result_16},
                       {winData_1,   result_15},   {dta,
                                                    result_14},   {winData_0,   result_13},
                       {winData_4,   result_12},   {dta_0,
                                                    result_11},   {winData,   result_10},
                       {winData_3,   result_9},   {result_7,
                                                   result_8},   {dta_2,   result_6}}},
                     {result_101,   result_98,   x_3,
                      x0_1 & x1_1,   x0_0 & x1_0,   x0 & x1,
                      result_87,   result_86,   result_85,
                      result_84,   result_83,   x_2,   x_1,   x_0}};

  assign x_0 = result_51;

  assign x_1 = result_77;

  assign x_2 = result_80;

  assign x1 = result_88[0:0];

  assign x0 = result_88[1:1];

  assign x1_0 = result_91[0:0];

  assign x0_0 = result_91[1:1];

  assign x1_1 = result_92[0:0];

  assign x0_1 = result_92[1:1];

  assign x_3 = result_95;

  wire  iterateI_ho1_0_arg0;
  wire  iterateI_ho1_0_res;
  wire  iterateI_ho1_1_res;
  wire  iterateI_ho1_2_res;
  wire  iterateI_ho1_3_res;
  wire  iterateI_ho1_4_res;
  wire  iterateI_ho1_5_res;
  wire  iterateI_ho1_6_res;
  assign iterateI_ho1_0_arg0 = x_22;

  reg  c$bb_res_res = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_delay
    if (en) begin
      c$bb_res_res <= iterateI_ho1_0_arg0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res = c$bb_res_res;



  reg  c$bb_res_res_0 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_0_delay
    if (en) begin
      c$bb_res_res_0 <= iterateI_ho1_0_res;
    end
  end
  // delay end

  assign iterateI_ho1_1_res = c$bb_res_res_0;



  reg  c$bb_res_res_1 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_1_delay
    if (en) begin
      c$bb_res_res_1 <= iterateI_ho1_1_res;
    end
  end
  // delay end

  assign iterateI_ho1_2_res = c$bb_res_res_1;



  reg  c$bb_res_res_2 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_2_delay
    if (en) begin
      c$bb_res_res_2 <= iterateI_ho1_2_res;
    end
  end
  // delay end

  assign iterateI_ho1_3_res = c$bb_res_res_2;



  reg  c$bb_res_res_3 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_3_delay
    if (en) begin
      c$bb_res_res_3 <= iterateI_ho1_3_res;
    end
  end
  // delay end

  assign iterateI_ho1_4_res = c$bb_res_res_3;



  reg  c$bb_res_res_4 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_4_delay
    if (en) begin
      c$bb_res_res_4 <= iterateI_ho1_4_res;
    end
  end
  // delay end

  assign iterateI_ho1_5_res = c$bb_res_res_4;



  reg  c$bb_res_res_5 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_5_delay
    if (en) begin
      c$bb_res_res_5 <= iterateI_ho1_5_res;
    end
  end
  // delay end

  assign iterateI_ho1_6_res = c$bb_res_res_5;



  assign c$app_arg = {x_22,   iterateI_ho1_0_res,
                      iterateI_ho1_1_res,   iterateI_ho1_2_res,
                      iterateI_ho1_3_res,   iterateI_ho1_4_res,
                      iterateI_ho1_5_res,   iterateI_ho1_6_res};



  assign result_6 = c$app_arg[1-1:0];

  assign c$vec2 = (ws[4-1 : 0]);

  // zipWith start
  genvar i_3;
  generate
  for (i_3 = 0; i_3 < 2; i_3 = i_3 + 1) begin : zipWith
    wire [71:0] zipWith_in1;
    assign zipWith_in1 = result_41[i_3*72+:72];
    wire [1:0] zipWith_in2;
    assign zipWith_in2 = c$vec2[i_3*2+:2];
    wire [73:0] c$n;
    assign c$n = {zipWith_in1,   zipWith_in2};


    assign c$ws_app_arg[i_3*74+:74] = c$n;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_4;
  generate
  for (i_4=0; i_4 < 2; i_4 = i_4 + 1) begin : imap
    wire [1-1:0] map_index;
    wire [73:0] map_in;
    assign map_in = c$ws_app_arg[i_4*74+:74];
    wire [1:0] map_out;

    assign map_index = 1'd1 - i_4[0+:1];
    wire [1:0] c$case_alt_13;
    // spec.hs:412:1-63
    wire [7:0] t_25;
    // spec.hs:412:1-63
    wire [71:0] x_29;
    assign map_out = c$case_alt_13;

    assign c$case_alt_13 = (t_25 == result_52[15:8]) ? {1'b1,map_index} : map_in[1:0];

    assign t_25 = x_29[71:64];

    assign x_29 = map_in[73:2];


    assign c$ws_app_arg_0[i_4*2+:2] = map_out;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray [0:2-1];
  genvar i_5;
  generate
  for (i_5=0; i_5 < 2; i_5=i_5+1) begin : mk_array
    assign vecArray[(2-1)-i_5] = result_41[i_5*72+:72];
  end
  endgenerate
  assign c$case_scrut = vecArray[($unsigned({{(64-1) {1'b0}},i}))];
  // index end

  assign c$case_scrut_0 = ws[6-1 -: 2];

  assign result_7 = c$case_scrut_0[1:1] ? $signed(c$case_scrut[63:0]) : (64'sd0);

  assign i = c$case_scrut_0[0:0];

  assign ws = {c$ws_app_arg_0,{1'b0,1'bx}};

  wire  iterateI_ho1_0_arg0_0;
  wire  iterateI_ho1_0_res_0;
  wire  iterateI_ho1_1_res_0;
  wire  iterateI_ho1_2_res_0;
  wire  iterateI_ho1_3_res_0;
  wire  iterateI_ho1_4_res_0;
  wire  iterateI_ho1_5_res_0;
  wire  iterateI_ho1_6_res_0;
  assign iterateI_ho1_0_arg0_0 = x_23;

  reg  c$bb_res_res_6 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_6_delay
    if (en) begin
      c$bb_res_res_6 <= iterateI_ho1_0_arg0_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_0 = c$bb_res_res_6;



  reg  c$bb_res_res_7 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_7_delay
    if (en) begin
      c$bb_res_res_7 <= iterateI_ho1_0_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_0 = c$bb_res_res_7;



  reg  c$bb_res_res_8 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_8_delay
    if (en) begin
      c$bb_res_res_8 <= iterateI_ho1_1_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_0 = c$bb_res_res_8;



  reg  c$bb_res_res_9 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_9_delay
    if (en) begin
      c$bb_res_res_9 <= iterateI_ho1_2_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_0 = c$bb_res_res_9;



  reg  c$bb_res_res_10 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_10_delay
    if (en) begin
      c$bb_res_res_10 <= iterateI_ho1_3_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_0 = c$bb_res_res_10;



  reg  c$bb_res_res_11 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_11_delay
    if (en) begin
      c$bb_res_res_11 <= iterateI_ho1_4_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_0 = c$bb_res_res_11;



  reg  c$bb_res_res_12 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_12_delay
    if (en) begin
      c$bb_res_res_12 <= iterateI_ho1_5_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_0 = c$bb_res_res_12;



  assign c$app_arg_0 = {x_23,
                        iterateI_ho1_0_res_0,   iterateI_ho1_1_res_0,
                        iterateI_ho1_2_res_0,   iterateI_ho1_3_res_0,
                        iterateI_ho1_4_res_0,   iterateI_ho1_5_res_0,
                        iterateI_ho1_6_res_0};



  assign result_8 = c$app_arg_0[1-1:0];

  wire  iterateI_ho1_0_arg0_1;
  wire  iterateI_ho1_0_res_1;
  wire  iterateI_ho1_1_res_1;
  wire  iterateI_ho1_2_res_1;
  wire  iterateI_ho1_3_res_1;
  wire  iterateI_ho1_4_res_1;
  wire  iterateI_ho1_5_res_1;
  wire  iterateI_ho1_6_res_1;
  assign iterateI_ho1_0_arg0_1 = x_24;

  reg  c$bb_res_res_13 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_13_delay
    if (en) begin
      c$bb_res_res_13 <= iterateI_ho1_0_arg0_1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_1 = c$bb_res_res_13;



  reg  c$bb_res_res_14 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_14_delay
    if (en) begin
      c$bb_res_res_14 <= iterateI_ho1_0_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_1 = c$bb_res_res_14;



  reg  c$bb_res_res_15 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_15_delay
    if (en) begin
      c$bb_res_res_15 <= iterateI_ho1_1_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_1 = c$bb_res_res_15;



  reg  c$bb_res_res_16 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_16_delay
    if (en) begin
      c$bb_res_res_16 <= iterateI_ho1_2_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_1 = c$bb_res_res_16;



  reg  c$bb_res_res_17 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_17_delay
    if (en) begin
      c$bb_res_res_17 <= iterateI_ho1_3_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_1 = c$bb_res_res_17;



  reg  c$bb_res_res_18 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_18_delay
    if (en) begin
      c$bb_res_res_18 <= iterateI_ho1_4_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_1 = c$bb_res_res_18;



  reg  c$bb_res_res_19 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_19_delay
    if (en) begin
      c$bb_res_res_19 <= iterateI_ho1_5_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_1 = c$bb_res_res_19;



  assign c$app_arg_1 = {x_24,
                        iterateI_ho1_0_res_1,   iterateI_ho1_1_res_1,
                        iterateI_ho1_2_res_1,   iterateI_ho1_3_res_1,
                        iterateI_ho1_4_res_1,   iterateI_ho1_5_res_1,
                        iterateI_ho1_6_res_1};



  assign result_9 = c$app_arg_1[1-1:0];

  wire  iterateI_ho1_0_arg0_2;
  wire  iterateI_ho1_0_res_2;
  wire  iterateI_ho1_1_res_2;
  wire  iterateI_ho1_2_res_2;
  wire  iterateI_ho1_3_res_2;
  wire  iterateI_ho1_4_res_2;
  wire  iterateI_ho1_5_res_2;
  wire  iterateI_ho1_6_res_2;
  assign iterateI_ho1_0_arg0_2 = pOut8;

  reg  c$bb_res_res_20 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_20_delay
    if (en) begin
      c$bb_res_res_20 <= iterateI_ho1_0_arg0_2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_2 = c$bb_res_res_20;



  reg  c$bb_res_res_21 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_21_delay
    if (en) begin
      c$bb_res_res_21 <= iterateI_ho1_0_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_2 = c$bb_res_res_21;



  reg  c$bb_res_res_22 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_22_delay
    if (en) begin
      c$bb_res_res_22 <= iterateI_ho1_1_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_2 = c$bb_res_res_22;



  reg  c$bb_res_res_23 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_23_delay
    if (en) begin
      c$bb_res_res_23 <= iterateI_ho1_2_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_2 = c$bb_res_res_23;



  reg  c$bb_res_res_24 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_24_delay
    if (en) begin
      c$bb_res_res_24 <= iterateI_ho1_3_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_2 = c$bb_res_res_24;



  reg  c$bb_res_res_25 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_25_delay
    if (en) begin
      c$bb_res_res_25 <= iterateI_ho1_4_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_2 = c$bb_res_res_25;



  reg  c$bb_res_res_26 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_26_delay
    if (en) begin
      c$bb_res_res_26 <= iterateI_ho1_5_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_2 = c$bb_res_res_26;



  assign c$app_arg_2 = {pOut8,
                        iterateI_ho1_0_res_2,   iterateI_ho1_1_res_2,
                        iterateI_ho1_2_res_2,   iterateI_ho1_3_res_2,
                        iterateI_ho1_4_res_2,   iterateI_ho1_5_res_2,
                        iterateI_ho1_6_res_2};



  assign result_10 = c$app_arg_2[1-1:0];

  wire  iterateI_ho1_0_arg0_3;
  wire  iterateI_ho1_0_res_3;
  wire  iterateI_ho1_1_res_3;
  wire  iterateI_ho1_2_res_3;
  wire  iterateI_ho1_3_res_3;
  wire  iterateI_ho1_4_res_3;
  wire  iterateI_ho1_5_res_3;
  wire  iterateI_ho1_6_res_3;
  assign iterateI_ho1_0_arg0_3 = pOut7;

  reg  c$bb_res_res_27 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_27_delay
    if (en) begin
      c$bb_res_res_27 <= iterateI_ho1_0_arg0_3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_3 = c$bb_res_res_27;



  reg  c$bb_res_res_28 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_28_delay
    if (en) begin
      c$bb_res_res_28 <= iterateI_ho1_0_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_3 = c$bb_res_res_28;



  reg  c$bb_res_res_29 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_29_delay
    if (en) begin
      c$bb_res_res_29 <= iterateI_ho1_1_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_3 = c$bb_res_res_29;



  reg  c$bb_res_res_30 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_30_delay
    if (en) begin
      c$bb_res_res_30 <= iterateI_ho1_2_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_3 = c$bb_res_res_30;



  reg  c$bb_res_res_31 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_31_delay
    if (en) begin
      c$bb_res_res_31 <= iterateI_ho1_3_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_3 = c$bb_res_res_31;



  reg  c$bb_res_res_32 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_32_delay
    if (en) begin
      c$bb_res_res_32 <= iterateI_ho1_4_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_3 = c$bb_res_res_32;



  reg  c$bb_res_res_33 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_33_delay
    if (en) begin
      c$bb_res_res_33 <= iterateI_ho1_5_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_3 = c$bb_res_res_33;



  assign c$app_arg_3 = {pOut7,
                        iterateI_ho1_0_res_3,   iterateI_ho1_1_res_3,
                        iterateI_ho1_2_res_3,   iterateI_ho1_3_res_3,
                        iterateI_ho1_4_res_3,   iterateI_ho1_5_res_3,
                        iterateI_ho1_6_res_3};



  assign result_11 = c$app_arg_3[1-1:0];

  wire  iterateI_ho1_0_arg0_4;
  wire  iterateI_ho1_0_res_4;
  wire  iterateI_ho1_1_res_4;
  wire  iterateI_ho1_2_res_4;
  wire  iterateI_ho1_3_res_4;
  wire  iterateI_ho1_4_res_4;
  wire  iterateI_ho1_5_res_4;
  wire  iterateI_ho1_6_res_4;
  assign iterateI_ho1_0_arg0_4 = pOut6;

  reg  c$bb_res_res_34 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_34_delay
    if (en) begin
      c$bb_res_res_34 <= iterateI_ho1_0_arg0_4;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_4 = c$bb_res_res_34;



  reg  c$bb_res_res_35 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_35_delay
    if (en) begin
      c$bb_res_res_35 <= iterateI_ho1_0_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_4 = c$bb_res_res_35;



  reg  c$bb_res_res_36 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_36_delay
    if (en) begin
      c$bb_res_res_36 <= iterateI_ho1_1_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_4 = c$bb_res_res_36;



  reg  c$bb_res_res_37 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_37_delay
    if (en) begin
      c$bb_res_res_37 <= iterateI_ho1_2_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_4 = c$bb_res_res_37;



  reg  c$bb_res_res_38 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_38_delay
    if (en) begin
      c$bb_res_res_38 <= iterateI_ho1_3_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_4 = c$bb_res_res_38;



  reg  c$bb_res_res_39 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_39_delay
    if (en) begin
      c$bb_res_res_39 <= iterateI_ho1_4_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_4 = c$bb_res_res_39;



  reg  c$bb_res_res_40 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_40_delay
    if (en) begin
      c$bb_res_res_40 <= iterateI_ho1_5_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_4 = c$bb_res_res_40;



  assign c$app_arg_4 = {pOut6,
                        iterateI_ho1_0_res_4,   iterateI_ho1_1_res_4,
                        iterateI_ho1_2_res_4,   iterateI_ho1_3_res_4,
                        iterateI_ho1_4_res_4,   iterateI_ho1_5_res_4,
                        iterateI_ho1_6_res_4};



  assign result_12 = c$app_arg_4[1-1:0];

  wire  iterateI_ho1_0_arg0_5;
  wire  iterateI_ho1_0_res_5;
  wire  iterateI_ho1_1_res_5;
  wire  iterateI_ho1_2_res_5;
  wire  iterateI_ho1_3_res_5;
  wire  iterateI_ho1_4_res_5;
  wire  iterateI_ho1_5_res_5;
  wire  iterateI_ho1_6_res_5;
  assign iterateI_ho1_0_arg0_5 = pOut5;

  reg  c$bb_res_res_41 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_41_delay
    if (en) begin
      c$bb_res_res_41 <= iterateI_ho1_0_arg0_5;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_5 = c$bb_res_res_41;



  reg  c$bb_res_res_42 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_42_delay
    if (en) begin
      c$bb_res_res_42 <= iterateI_ho1_0_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_5 = c$bb_res_res_42;



  reg  c$bb_res_res_43 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_43_delay
    if (en) begin
      c$bb_res_res_43 <= iterateI_ho1_1_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_5 = c$bb_res_res_43;



  reg  c$bb_res_res_44 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_44_delay
    if (en) begin
      c$bb_res_res_44 <= iterateI_ho1_2_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_5 = c$bb_res_res_44;



  reg  c$bb_res_res_45 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_45_delay
    if (en) begin
      c$bb_res_res_45 <= iterateI_ho1_3_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_5 = c$bb_res_res_45;



  reg  c$bb_res_res_46 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_46_delay
    if (en) begin
      c$bb_res_res_46 <= iterateI_ho1_4_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_5 = c$bb_res_res_46;



  reg  c$bb_res_res_47 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_47_delay
    if (en) begin
      c$bb_res_res_47 <= iterateI_ho1_5_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_5 = c$bb_res_res_47;



  assign c$app_arg_5 = {pOut5,
                        iterateI_ho1_0_res_5,   iterateI_ho1_1_res_5,
                        iterateI_ho1_2_res_5,   iterateI_ho1_3_res_5,
                        iterateI_ho1_4_res_5,   iterateI_ho1_5_res_5,
                        iterateI_ho1_6_res_5};



  assign result_13 = c$app_arg_5[1-1:0];

  wire  iterateI_ho1_0_arg0_6;
  wire  iterateI_ho1_0_res_6;
  wire  iterateI_ho1_1_res_6;
  wire  iterateI_ho1_2_res_6;
  wire  iterateI_ho1_3_res_6;
  wire  iterateI_ho1_4_res_6;
  wire  iterateI_ho1_5_res_6;
  wire  iterateI_ho1_6_res_6;
  assign iterateI_ho1_0_arg0_6 = pOut4;

  reg  c$bb_res_res_48 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_48_delay
    if (en) begin
      c$bb_res_res_48 <= iterateI_ho1_0_arg0_6;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_6 = c$bb_res_res_48;



  reg  c$bb_res_res_49 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_49_delay
    if (en) begin
      c$bb_res_res_49 <= iterateI_ho1_0_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_6 = c$bb_res_res_49;



  reg  c$bb_res_res_50 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_50_delay
    if (en) begin
      c$bb_res_res_50 <= iterateI_ho1_1_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_6 = c$bb_res_res_50;



  reg  c$bb_res_res_51 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_51_delay
    if (en) begin
      c$bb_res_res_51 <= iterateI_ho1_2_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_6 = c$bb_res_res_51;



  reg  c$bb_res_res_52 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_52_delay
    if (en) begin
      c$bb_res_res_52 <= iterateI_ho1_3_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_6 = c$bb_res_res_52;



  reg  c$bb_res_res_53 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_53_delay
    if (en) begin
      c$bb_res_res_53 <= iterateI_ho1_4_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_6 = c$bb_res_res_53;



  reg  c$bb_res_res_54 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_54_delay
    if (en) begin
      c$bb_res_res_54 <= iterateI_ho1_5_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_6 = c$bb_res_res_54;



  assign c$app_arg_6 = {pOut4,
                        iterateI_ho1_0_res_6,   iterateI_ho1_1_res_6,
                        iterateI_ho1_2_res_6,   iterateI_ho1_3_res_6,
                        iterateI_ho1_4_res_6,   iterateI_ho1_5_res_6,
                        iterateI_ho1_6_res_6};



  assign result_14 = c$app_arg_6[1-1:0];

  wire  iterateI_ho1_0_res_7;
  wire  iterateI_ho1_1_res_7;
  wire  iterateI_ho1_2_res_7;
  wire  iterateI_ho1_3_res_7;
  wire  iterateI_ho1_4_res_7;
  wire  iterateI_ho1_5_res_7;
  wire  iterateI_ho1_6_res_7;
  reg  c$bb_res_res_55 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_55_delay
    if (en) begin
      c$bb_res_res_55 <= c$tOut3_case_alt;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_7 = c$bb_res_res_55;



  reg  c$bb_res_res_56 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_56_delay
    if (en) begin
      c$bb_res_res_56 <= iterateI_ho1_0_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_7 = c$bb_res_res_56;



  reg  c$bb_res_res_57 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_57_delay
    if (en) begin
      c$bb_res_res_57 <= iterateI_ho1_1_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_7 = c$bb_res_res_57;



  reg  c$bb_res_res_58 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_58_delay
    if (en) begin
      c$bb_res_res_58 <= iterateI_ho1_2_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_7 = c$bb_res_res_58;



  reg  c$bb_res_res_59 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_59_delay
    if (en) begin
      c$bb_res_res_59 <= iterateI_ho1_3_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_7 = c$bb_res_res_59;



  reg  c$bb_res_res_60 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_60_delay
    if (en) begin
      c$bb_res_res_60 <= iterateI_ho1_4_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_7 = c$bb_res_res_60;



  reg  c$bb_res_res_61 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_61_delay
    if (en) begin
      c$bb_res_res_61 <= iterateI_ho1_5_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_7 = c$bb_res_res_61;



  assign c$app_arg_7 = {c$tOut3_case_alt,
                        iterateI_ho1_0_res_7,   iterateI_ho1_1_res_7,
                        iterateI_ho1_2_res_7,   iterateI_ho1_3_res_7,
                        iterateI_ho1_4_res_7,   iterateI_ho1_5_res_7,
                        iterateI_ho1_6_res_7};



  assign result_15 = c$app_arg_7[1-1:0];

  wire  iterateI_ho1_0_res_8;
  wire  iterateI_ho1_1_res_8;
  wire  iterateI_ho1_2_res_8;
  wire  iterateI_ho1_3_res_8;
  wire  iterateI_ho1_4_res_8;
  wire  iterateI_ho1_5_res_8;
  wire  iterateI_ho1_6_res_8;
  reg  c$bb_res_res_62 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_62_delay
    if (en) begin
      c$bb_res_res_62 <= c$ds6_case_alt;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_8 = c$bb_res_res_62;



  reg  c$bb_res_res_63 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_63_delay
    if (en) begin
      c$bb_res_res_63 <= iterateI_ho1_0_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_8 = c$bb_res_res_63;



  reg  c$bb_res_res_64 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_64_delay
    if (en) begin
      c$bb_res_res_64 <= iterateI_ho1_1_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_8 = c$bb_res_res_64;



  reg  c$bb_res_res_65 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_65_delay
    if (en) begin
      c$bb_res_res_65 <= iterateI_ho1_2_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_8 = c$bb_res_res_65;



  reg  c$bb_res_res_66 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_66_delay
    if (en) begin
      c$bb_res_res_66 <= iterateI_ho1_3_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_8 = c$bb_res_res_66;



  reg  c$bb_res_res_67 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_67_delay
    if (en) begin
      c$bb_res_res_67 <= iterateI_ho1_4_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_8 = c$bb_res_res_67;



  reg  c$bb_res_res_68 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_68_delay
    if (en) begin
      c$bb_res_res_68 <= iterateI_ho1_5_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_8 = c$bb_res_res_68;



  assign c$app_arg_8 = {c$ds6_case_alt,
                        iterateI_ho1_0_res_8,   iterateI_ho1_1_res_8,
                        iterateI_ho1_2_res_8,   iterateI_ho1_3_res_8,
                        iterateI_ho1_4_res_8,   iterateI_ho1_5_res_8,
                        iterateI_ho1_6_res_8};



  assign result_16 = c$app_arg_8[1-1:0];

  assign c$vec2_0 = (ws_0[4-1 : 0]);

  // zipWith start
  genvar i_7;
  generate
  for (i_7 = 0; i_7 < 2; i_7 = i_7 + 1) begin : zipWith_0
    wire [71:0] zipWith_in1_0;
    assign zipWith_in1_0 = result_22[i_7*72+:72];
    wire [1:0] zipWith_in2_0;
    assign zipWith_in2_0 = c$vec2_0[i_7*2+:2];
    wire [73:0] c$n_0;
    assign c$n_0 = {zipWith_in1_0,   zipWith_in2_0};


    assign c$ws_app_arg_1[i_7*74+:74] = c$n_0;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_8;
  generate
  for (i_8=0; i_8 < 2; i_8 = i_8 + 1) begin : imap_0
    wire [1-1:0] map_index_0;
    wire [73:0] map_in_0;
    assign map_in_0 = c$ws_app_arg_1[i_8*74+:74];
    wire [1:0] map_out_0;

    assign map_index_0 = 1'd1 - i_8[0+:1];
    wire [1:0] c$case_alt_14;
    // spec.hs:412:1-63
    wire [7:0] t_26;
    // spec.hs:412:1-63
    wire [71:0] x_30;
    assign map_out_0 = c$case_alt_14;

    assign c$case_alt_14 = (t_26 == result_52[87:80]) ? {1'b1,map_index_0} : map_in_0[1:0];

    assign t_26 = x_30[71:64];

    assign x_30 = map_in_0[73:2];


    assign c$ws_app_arg_2[i_8*2+:2] = map_out_0;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_0 [0:2-1];
  genvar i_9;
  generate
  for (i_9=0; i_9 < 2; i_9=i_9+1) begin : mk_array_0
    assign vecArray_0[(2-1)-i_9] = result_22[i_9*72+:72];
  end
  endgenerate
  assign c$case_scrut_1 = vecArray_0[($unsigned({{(64-1) {1'b0}},i_0}))];
  // index end

  assign c$case_scrut_2 = ws_0[6-1 -: 2];

  assign result_17 = c$case_scrut_2[1:1] ? $signed(c$case_scrut_1[63:0]) : (64'sd0);

  assign i_0 = c$case_scrut_2[0:0];

  assign ws_0 = {c$ws_app_arg_2,{1'b0,1'bx}};

  wire  iterateI_ho1_0_res_9;
  wire  iterateI_ho1_1_res_9;
  wire  iterateI_ho1_2_res_9;
  wire  iterateI_ho1_3_res_9;
  wire  iterateI_ho1_4_res_9;
  wire  iterateI_ho1_5_res_9;
  wire  iterateI_ho1_6_res_9;
  reg  c$bb_res_res_69 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_69_delay
    if (en) begin
      c$bb_res_res_69 <= c$tOut1_case_alt;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_9 = c$bb_res_res_69;



  reg  c$bb_res_res_70 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_70_delay
    if (en) begin
      c$bb_res_res_70 <= iterateI_ho1_0_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_9 = c$bb_res_res_70;



  reg  c$bb_res_res_71 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_71_delay
    if (en) begin
      c$bb_res_res_71 <= iterateI_ho1_1_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_9 = c$bb_res_res_71;



  reg  c$bb_res_res_72 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_72_delay
    if (en) begin
      c$bb_res_res_72 <= iterateI_ho1_2_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_9 = c$bb_res_res_72;



  reg  c$bb_res_res_73 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_73_delay
    if (en) begin
      c$bb_res_res_73 <= iterateI_ho1_3_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_9 = c$bb_res_res_73;



  reg  c$bb_res_res_74 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_74_delay
    if (en) begin
      c$bb_res_res_74 <= iterateI_ho1_4_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_9 = c$bb_res_res_74;



  reg  c$bb_res_res_75 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_75_delay
    if (en) begin
      c$bb_res_res_75 <= iterateI_ho1_5_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_9 = c$bb_res_res_75;



  assign c$app_arg_9 = {c$tOut1_case_alt,
                        iterateI_ho1_0_res_9,   iterateI_ho1_1_res_9,
                        iterateI_ho1_2_res_9,   iterateI_ho1_3_res_9,
                        iterateI_ho1_4_res_9,   iterateI_ho1_5_res_9,
                        iterateI_ho1_6_res_9};



  assign result_18 = c$app_arg_9[1-1:0];

  wire  iterateI_ho1_0_arg0_7;
  wire  iterateI_ho1_0_res_10;
  wire  iterateI_ho1_1_res_10;
  wire  iterateI_ho1_2_res_10;
  wire  iterateI_ho1_3_res_10;
  wire  iterateI_ho1_4_res_10;
  wire  iterateI_ho1_5_res_10;
  wire  iterateI_ho1_6_res_10;
  assign iterateI_ho1_0_arg0_7 = x_25;

  reg  c$bb_res_res_76 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_76_delay
    if (en) begin
      c$bb_res_res_76 <= iterateI_ho1_0_arg0_7;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_10 = c$bb_res_res_76;



  reg  c$bb_res_res_77 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_77_delay
    if (en) begin
      c$bb_res_res_77 <= iterateI_ho1_0_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_10 = c$bb_res_res_77;



  reg  c$bb_res_res_78 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_78_delay
    if (en) begin
      c$bb_res_res_78 <= iterateI_ho1_1_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_10 = c$bb_res_res_78;



  reg  c$bb_res_res_79 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_79_delay
    if (en) begin
      c$bb_res_res_79 <= iterateI_ho1_2_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_10 = c$bb_res_res_79;



  reg  c$bb_res_res_80 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_80_delay
    if (en) begin
      c$bb_res_res_80 <= iterateI_ho1_3_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_10 = c$bb_res_res_80;



  reg  c$bb_res_res_81 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_81_delay
    if (en) begin
      c$bb_res_res_81 <= iterateI_ho1_4_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_10 = c$bb_res_res_81;



  reg  c$bb_res_res_82 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_82_delay
    if (en) begin
      c$bb_res_res_82 <= iterateI_ho1_5_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_10 = c$bb_res_res_82;



  assign c$app_arg_10 = {x_25,
                         iterateI_ho1_0_res_10,
                         iterateI_ho1_1_res_10,
                         iterateI_ho1_2_res_10,
                         iterateI_ho1_3_res_10,
                         iterateI_ho1_4_res_10,
                         iterateI_ho1_5_res_10,
                         iterateI_ho1_6_res_10};



  assign result_19 = c$app_arg_10[1-1:0];

  assign c$vec2_1 = (ws_1[4-1 : 0]);

  // zipWith start
  genvar i_10;
  generate
  for (i_10 = 0; i_10 < 2; i_10 = i_10 + 1) begin : zipWith_1
    wire [71:0] zipWith_in1_1;
    assign zipWith_in1_1 = result_22[i_10*72+:72];
    wire [1:0] zipWith_in2_1;
    assign zipWith_in2_1 = c$vec2_1[i_10*2+:2];
    wire [73:0] c$n_1;
    assign c$n_1 = {zipWith_in1_1,   zipWith_in2_1};


    assign c$ws_app_arg_3[i_10*74+:74] = c$n_1;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_11;
  generate
  for (i_11=0; i_11 < 2; i_11 = i_11 + 1) begin : imap_1
    wire [1-1:0] map_index_1;
    wire [73:0] map_in_1;
    assign map_in_1 = c$ws_app_arg_3[i_11*74+:74];
    wire [1:0] map_out_1;

    assign map_index_1 = 1'd1 - i_11[0+:1];
    wire [1:0] c$case_alt_15;
    // spec.hs:412:1-63
    wire [7:0] t_27;
    // spec.hs:412:1-63
    wire [71:0] x_31;
    assign map_out_1 = c$case_alt_15;

    assign c$case_alt_15 = (t_27 == result_61[87:80]) ? {1'b1,map_index_1} : map_in_1[1:0];

    assign t_27 = x_31[71:64];

    assign x_31 = map_in_1[73:2];


    assign c$ws_app_arg_4[i_11*2+:2] = map_out_1;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_1 [0:2-1];
  genvar i_12;
  generate
  for (i_12=0; i_12 < 2; i_12=i_12+1) begin : mk_array_1
    assign vecArray_1[(2-1)-i_12] = result_22[i_12*72+:72];
  end
  endgenerate
  assign c$case_scrut_3 = vecArray_1[($unsigned({{(64-1) {1'b0}},i_1}))];
  // index end

  assign c$case_scrut_4 = ws_1[6-1 -: 2];

  assign result_20 = c$case_scrut_4[1:1] ? $signed(c$case_scrut_3[63:0]) : (64'sd0);

  assign i_1 = c$case_scrut_4[0:0];

  assign ws_1 = {c$ws_app_arg_4,{1'b0,1'bx}};

  assign result_21 = (x0_2 & x1_2) ? t : result_22;

  assign x0_2 = result_92[1:1];

  assign x1_2 = result_92[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_22_register
    if ( rst) begin
      result_22 <= {{8'd4,   64'sd0},   {8'd4,   64'sd0}};
    end else if (en) begin
      result_22 <= result_21;
    end
  end
  // register end

  assign t_projection_2 = ({result_22,{t_21,   (x_5 + y_0)}});

  assign t = t_projection_2[143:0];

  assign x_4 = c$out1_case_alt_1;

  assign y = c$out1_case_alt_0;

  assign x_projection_8 = (x_4 + y);

  assign x_5 = x_projection_8;

  assign y_0 = c$out1_case_alt;

  assign c$out1_case_alt = (tag_0 == 8'd4) ? (64'sd0) : dta_0;

  assign result_23 = b ? t_0 : result_24;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_24_register
    if ( rst) begin
      result_24 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_24 <= result_23;
    end
  end
  // register end

  assign b = result_84;

  assign t_0 = {result_56[39:32],   (x_6 + y_1)};

  assign x_6 = c$out7_case_alt_0;

  assign y_1 = c$out7_case_alt;

  assign c$out7_case_alt = (winTag_1 == 8'd4) ? (64'sd0) : winData_1;

  assign c$out7_case_alt_0 = (tag == tagToMatch_0) ? dta : (64'sd0);

  assign dta = $signed(result_26[63:0]);

  assign tag = result_26[71:64];

  assign result_25 = b_0 ? t_1 : result_26;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_26_register
    if ( rst) begin
      result_26 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_26 <= result_25;
    end
  end
  // register end

  assign b_0 = result_87;

  assign t_1 = {result_60[63:56],   (x_7 + y_2)};

  assign x_7 = c$out4_case_alt_0;

  assign y_2 = c$out4_case_alt;

  assign c$out4_case_alt = (result_29 == winTag) ? winData : (64'sd0);

  assign winData = $signed(result_28[63:0]);

  assign winTag = result_28[71:64];

  assign result_27 = b_1 ? t_2 : result_28;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_28_register
    if ( rst) begin
      result_28 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_28 <= result_27;
    end
  end
  // register end

  assign b_1 = result_83;

  assign t_2 = {result_53[31:24],
                (x_8 + 64'sd1)};

  assign x_8 = c$out8_case_alt;

  assign c$out8_case_alt = (tag_0 == tagToMatch) ? dta_0 : (64'sd0);

  assign dta_0 = $signed(result_24[63:0]);

  assign tag_0 = result_24[71:64];

  assign tagToMatch = result_53[39:32];

  assign result_29 = (tag_1 > 8'd1) ? c$app_arg_11 : (c$app_arg_11 + 8'd3);

  assign c$app_arg_11 = tag_1 - 8'd1;

  assign tag_1 = result_60[31:24];

  assign c$out4_case_alt_0 = (result_30 == winTag_0) ? winData_0 : (64'sd0);

  assign winData_0 = $signed(result_55[63:0]);

  assign winTag_0 = result_55[71:64];

  assign result_30 = (tag_2 > 8'd1) ? c$app_arg_12 : (c$app_arg_12 + 8'd3);

  assign c$app_arg_12 = tag_2 - 8'd1;

  assign tag_2 = result_60[55:48];

  assign tagToMatch_0 = result_56[63:56];

  assign c$out1_case_alt_0 = (result_35 == winTag_1) ? winData_1 : (64'sd1);

  assign winData_1 = $signed(result_32[63:0]);

  assign winTag_1 = result_32[71:64];

  assign result_31 = (x0_3 & x1_3) ? t_3 : result_32;

  assign x0_3 = result_88[1:1];

  assign x1_3 = result_88[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_32_register
    if ( rst) begin
      result_32 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_32 <= result_31;
    end
  end
  // register end

  assign t_3 = {result_60[71:64],
                (x_9 + 64'sd1)};

  assign x_9 = c$out3_case_alt;

  assign c$out3_case_alt = (tag_3 == tagToMatch_2) ? dta_1 : (64'sd0);

  assign dta_1 = $signed(result_34[63:0]);

  assign tag_3 = result_34[71:64];

  assign result_33 = (x0_4 & x1_4) ? t_4 : result_34;

  assign x0_4 = result_91[1:1];

  assign x1_4 = result_91[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_34_register
    if ( rst) begin
      result_34 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_34 <= result_33;
    end
  end
  // register end

  assign t_4 = {result_61[79:72],
                (x_11 + 64'sd1)};

  assign x_10 = result_20;

  assign y_3 = c$out2_case_alt;

  assign x_projection_14 = (x_10 + y_3);

  assign x_11 = x_projection_14;

  assign c$out2_case_alt = (tag_4 == tagToMatch_1) ? dta_2 : (64'sd0);

  assign dta_2 = $signed(result_38[63:0]);

  assign tag_4 = result_38[71:64];

  assign tagToMatch_1 = result_61[7:0];

  assign tagToMatch_2 = result_60[79:72];

  assign result_35 = (t_20 > 8'd1) ? c$app_arg_13 : (c$app_arg_13 + 8'd3);

  assign c$app_arg_13 = t_20 - 8'd1;

  assign c$out1_case_alt_1 = (result_36 == winTag_2) ? winData_2 : (64'sd0);

  assign winData_2 = $signed(result_48[63:0]);

  assign winTag_2 = result_48[71:64];

  assign result_36 = (t_22 > 8'd1) ? c$app_arg_14 : (c$app_arg_14 + 8'd3);

  assign c$app_arg_14 = t_22 - 8'd1;

  assign result_37 = x_12 ? t_5 : result_38;

  assign x_12 = result_51;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_38_register
    if ( rst) begin
      result_38 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_38 <= result_37;
    end
  end
  // register end

  assign t_5 = {result_62[7:0],
                (x_13 + 64'sd1)};

  assign x_13 = result_39;

  assign c$vec2_2 = (ws_2[4-1 : 0]);

  // zipWith start
  genvar i_13;
  generate
  for (i_13 = 0; i_13 < 2; i_13 = i_13 + 1) begin : zipWith_2
    wire [71:0] zipWith_in1_2;
    assign zipWith_in1_2 = result_41[i_13*72+:72];
    wire [1:0] zipWith_in2_2;
    assign zipWith_in2_2 = c$vec2_2[i_13*2+:2];
    wire [73:0] c$n_2;
    assign c$n_2 = {zipWith_in1_2,   zipWith_in2_2};


    assign c$ws_app_arg_5[i_13*74+:74] = c$n_2;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_14;
  generate
  for (i_14=0; i_14 < 2; i_14 = i_14 + 1) begin : imap_2
    wire [1-1:0] map_index_2;
    wire [73:0] map_in_2;
    assign map_in_2 = c$ws_app_arg_5[i_14*74+:74];
    wire [1:0] map_out_2;

    assign map_index_2 = 1'd1 - i_14[0+:1];
    wire [1:0] c$case_alt_16;
    // spec.hs:412:1-63
    wire [7:0] t_29;
    // spec.hs:412:1-63
    wire [71:0] x_32;
    assign map_out_2 = c$case_alt_16;

    assign c$case_alt_16 = (t_29 == result_62[15:8]) ? {1'b1,map_index_2} : map_in_2[1:0];

    assign t_29 = x_32[71:64];

    assign x_32 = map_in_2[73:2];


    assign c$ws_app_arg_6[i_14*2+:2] = map_out_2;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_2 [0:2-1];
  genvar i_15;
  generate
  for (i_15=0; i_15 < 2; i_15=i_15+1) begin : mk_array_2
    assign vecArray_2[(2-1)-i_15] = result_41[i_15*72+:72];
  end
  endgenerate
  assign c$case_scrut_5 = vecArray_2[($unsigned({{(64-1) {1'b0}},i_2}))];
  // index end

  assign c$case_scrut_6 = ws_2[6-1 -: 2];

  assign result_39 = c$case_scrut_6[1:1] ? $signed(c$case_scrut_5[63:0]) : (64'sd0);

  assign i_2 = c$case_scrut_6[0:0];

  assign ws_2 = {c$ws_app_arg_6,{1'b0,1'bx}};

  assign result_40 = x_14 ? t_6 : result_41;

  assign x_14 = result_77;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_41_register
    if ( rst) begin
      result_41 <= {{8'd4,   64'sd0},   {8'd4,   64'sd0}};
    end else if (en) begin
      result_41 <= result_40;
    end
  end
  // register end

  assign t_projection_4 = ({result_41,{t_18,   (x_15 + 64'sd1)}});

  assign t_6 = t_projection_4[143:0];

  assign x_15 = c$out10_case_alt;

  assign c$out10_case_alt = (result_42 == winTag_3) ? winData_3 : (64'sd0);

  assign winData_3 = $signed(result_44[63:0]);

  assign winTag_3 = result_44[71:64];

  assign result_42 = (t_19 > 8'd1) ? c$app_arg_15 : (c$app_arg_15 + 8'd3);

  assign c$app_arg_15 = t_19 - 8'd1;

  assign result_43 = x_16 ? t_7 : result_44;

  assign x_16 = result_80;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_44_register
    if ( rst) begin
      result_44 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_44 <= result_43;
    end
  end
  // register end

  assign t_7 = {result_62[23:16],
                (x_17 + 64'sd1)};

  assign x_17 = c$out9_case_alt;

  assign c$out9_case_alt = (tag_5 == tagToMatch_3) ? dta_3 : (64'sd0);

  assign dta_3 = $signed(result_46[63:0]);

  assign tag_5 = result_46[71:64];

  assign tagToMatch_3 = result_62[103:96];

  assign result_45 = b_2 ? {t_23,
                            c$ds_app_arg} : result_46;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_46_register
    if ( rst) begin
      result_46 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_46 <= result_45;
    end
  end
  // register end

  assign b_2 = result_98;

  // delay begin
  always @(posedge clk) begin : c$ds_app_arg_delay
    if (en) begin
      c$ds_app_arg <= $signed(inputs_2[64:1]);
    end
  end
  // delay end

  assign result_47 = x_18 ? t_8 : result_48;

  assign x_18 = result_95;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_48_register
    if ( rst) begin
      result_48 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_48 <= result_47;
    end
  end
  // register end

  assign t_8 = {result_62[95:88],
                (x_19 + 64'sd1)};

  assign x_19 = c$out0_case_alt;

  assign c$out0_case_alt = (tag_6 == tagToMatch_4) ? dta_4 : (64'sd0);

  assign dta_4 = $signed(result_50[63:0]);

  assign tag_6 = result_50[71:64];

  assign tagToMatch_4 = result_62[111:104];

  assign result_49 = b_3 ? {t_24,
                            c$ds_app_arg_0} : result_50;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_50_register
    if ( rst) begin
      result_50 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_50 <= result_49;
    end
  end
  // register end

  assign b_3 = result_101;

  // delay begin
  always @(posedge clk) begin : c$ds_app_arg_0_delay
    if (en) begin
      c$ds_app_arg_0 <= $signed(inputs_2[129:66]);
    end
  end
  // delay end

  assign inputs_2 = result_108[146:17];

  wire  iterateI_ho1_0_res_11;
  wire  iterateI_ho1_1_res_11;
  reg  c$bb_res_res_83 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_83_delay
    if (en) begin
      c$bb_res_res_83 <= pOut11;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_11 = c$bb_res_res_83;



  reg  c$bb_res_res_84 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_84_delay
    if (en) begin
      c$bb_res_res_84 <= iterateI_ho1_0_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_11 = c$bb_res_res_84;



  assign c$app_arg_16 = {pOut11,
                         iterateI_ho1_0_res_11,
                         iterateI_ho1_1_res_11};



  assign result_51 = c$app_arg_16[1-1:0];

  wire [111:0] iterateI_ho1_0_arg0_8;
  wire [111:0] iterateI_ho1_0_res_12;
  wire [111:0] iterateI_ho1_1_res_12;
  wire [111:0] iterateI_ho1_2_res_11;
  wire [111:0] iterateI_ho1_3_res_11;
  wire [111:0] iterateI_ho1_4_res_11;
  wire [111:0] iterateI_ho1_5_res_11;
  assign iterateI_ho1_0_arg0_8 = {t_24,   t_23,
                                  t_22,   t_21,   t_17,   t_20,   t_16,   t_15,
                                  t_14,   t_13,   t_12,   t_19,   t_18,   t_11};

  reg [111:0] c$bb_res_res_85 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_85_delay
    if (en) begin
      c$bb_res_res_85 <= iterateI_ho1_0_arg0_8;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_12 = c$bb_res_res_85;



  reg [111:0] c$bb_res_res_86 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_86_delay
    if (en) begin
      c$bb_res_res_86 <= iterateI_ho1_0_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_12 = c$bb_res_res_86;



  reg [111:0] c$bb_res_res_87 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_87_delay
    if (en) begin
      c$bb_res_res_87 <= iterateI_ho1_1_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_11 = c$bb_res_res_87;



  reg [111:0] c$bb_res_res_88 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_88_delay
    if (en) begin
      c$bb_res_res_88 <= iterateI_ho1_2_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_11 = c$bb_res_res_88;



  reg [111:0] c$bb_res_res_89 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_89_delay
    if (en) begin
      c$bb_res_res_89 <= iterateI_ho1_3_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_11 = c$bb_res_res_89;



  reg [111:0] c$bb_res_res_90 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_90_delay
    if (en) begin
      c$bb_res_res_90 <= iterateI_ho1_4_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_11 = c$bb_res_res_90;



  assign c$app_arg_17 = {{t_24,   t_23,   t_22,
                          t_21,   t_17,   t_20,   t_16,   t_15,   t_14,
                          t_13,   t_12,   t_19,   t_18,   t_11},
                         iterateI_ho1_0_res_12,
                         iterateI_ho1_1_res_12,
                         iterateI_ho1_2_res_11,
                         iterateI_ho1_3_res_11,
                         iterateI_ho1_4_res_11,
                         iterateI_ho1_5_res_11};



  assign result_52 = c$app_arg_17[112-1:0];

  wire [111:0] iterateI_ho1_0_arg0_9;
  wire [111:0] iterateI_ho1_0_res_13;
  wire [111:0] iterateI_ho1_1_res_13;
  wire [111:0] iterateI_ho1_2_res_12;
  wire [111:0] iterateI_ho1_3_res_12;
  wire [111:0] iterateI_ho1_4_res_12;
  assign iterateI_ho1_0_arg0_9 = {t_24,   t_23,
                                  t_22,   t_21,   t_17,   t_20,   t_16,   t_15,
                                  t_14,   t_13,   t_12,   t_19,   t_18,   t_11};

  reg [111:0] c$bb_res_res_91 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_91_delay
    if (en) begin
      c$bb_res_res_91 <= iterateI_ho1_0_arg0_9;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_13 = c$bb_res_res_91;



  reg [111:0] c$bb_res_res_92 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_92_delay
    if (en) begin
      c$bb_res_res_92 <= iterateI_ho1_0_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_13 = c$bb_res_res_92;



  reg [111:0] c$bb_res_res_93 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_93_delay
    if (en) begin
      c$bb_res_res_93 <= iterateI_ho1_1_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_12 = c$bb_res_res_93;



  reg [111:0] c$bb_res_res_94 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_94_delay
    if (en) begin
      c$bb_res_res_94 <= iterateI_ho1_2_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_12 = c$bb_res_res_94;



  reg [111:0] c$bb_res_res_95 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_95_delay
    if (en) begin
      c$bb_res_res_95 <= iterateI_ho1_3_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_12 = c$bb_res_res_95;



  assign c$app_arg_18 = {{t_24,   t_23,   t_22,
                          t_21,   t_17,   t_20,   t_16,   t_15,   t_14,
                          t_13,   t_12,   t_19,   t_18,   t_11},
                         iterateI_ho1_0_res_13,
                         iterateI_ho1_1_res_13,
                         iterateI_ho1_2_res_12,
                         iterateI_ho1_3_res_12,
                         iterateI_ho1_4_res_12};



  assign result_53 = c$app_arg_18[112-1:0];

  assign result_54 = b_4 ? t_9 : result_55;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_55_register
    if ( rst) begin
      result_55 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_55 <= result_54;
    end
  end
  // register end

  assign b_4 = result_86;

  assign t_9 = {result_56[55:48],
                (x_20 + 64'sd1)};

  assign x_20 = c$out5_case_alt;

  assign c$out5_case_alt = (winTag_4 == tagToMatch_5) ? winData_4 : (64'sd0);

  assign tagToMatch_5 = result_56[47:40];

  wire [111:0] iterateI_ho1_0_arg0_10;
  wire [111:0] iterateI_ho1_0_res_14;
  wire [111:0] iterateI_ho1_1_res_14;
  wire [111:0] iterateI_ho1_2_res_13;
  wire [111:0] iterateI_ho1_3_res_13;
  assign iterateI_ho1_0_arg0_10 = {t_24,   t_23,
                                   t_22,   t_21,   t_17,   t_20,   t_16,   t_15,
                                   t_14,   t_13,   t_12,   t_19,   t_18,   t_11};

  reg [111:0] c$bb_res_res_96 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_96_delay
    if (en) begin
      c$bb_res_res_96 <= iterateI_ho1_0_arg0_10;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_14 = c$bb_res_res_96;



  reg [111:0] c$bb_res_res_97 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_97_delay
    if (en) begin
      c$bb_res_res_97 <= iterateI_ho1_0_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_14 = c$bb_res_res_97;



  reg [111:0] c$bb_res_res_98 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_98_delay
    if (en) begin
      c$bb_res_res_98 <= iterateI_ho1_1_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_13 = c$bb_res_res_98;



  reg [111:0] c$bb_res_res_99 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_99_delay
    if (en) begin
      c$bb_res_res_99 <= iterateI_ho1_2_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_13 = c$bb_res_res_99;



  assign c$app_arg_19 = {{t_24,   t_23,   t_22,
                          t_21,   t_17,   t_20,   t_16,   t_15,   t_14,
                          t_13,   t_12,   t_19,   t_18,   t_11},
                         iterateI_ho1_0_res_14,
                         iterateI_ho1_1_res_14,
                         iterateI_ho1_2_res_13,
                         iterateI_ho1_3_res_13};



  assign result_56 = c$app_arg_19[112-1:0];

  assign winTag_4 = result_58[71:64];

  assign result_57 = b_5 ? t_10 : result_58;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_58_register
    if ( rst) begin
      result_58 <= {8'd4,   64'sd0};
    end else if (en) begin
      result_58 <= result_57;
    end
  end
  // register end

  assign b_5 = result_85;

  assign t_10 = {result_60[47:40],
                 (x_21 + 64'sd1)};

  assign x_21 = c$out6_case_alt;

  assign c$out6_case_alt = (result_59 == winTag_4) ? winData_4 : (64'sd0);

  assign winData_4 = $signed(result_58[63:0]);

  assign result_59 = (result_60[47:40] > 8'd1) ? c$app_arg_20 : (c$app_arg_20 + 8'd3);

  assign c$app_arg_20 = result_60[47:40] - 8'd1;

  wire [111:0] iterateI_ho1_0_arg0_11;
  wire [111:0] iterateI_ho1_0_res_15;
  wire [111:0] iterateI_ho1_1_res_15;
  wire [111:0] iterateI_ho1_2_res_14;
  assign iterateI_ho1_0_arg0_11 = {t_24,   t_23,
                                   t_22,   t_21,   t_17,   t_20,   t_16,   t_15,
                                   t_14,   t_13,   t_12,   t_19,   t_18,   t_11};

  reg [111:0] c$bb_res_res_100 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_100_delay
    if (en) begin
      c$bb_res_res_100 <= iterateI_ho1_0_arg0_11;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_15 = c$bb_res_res_100;



  reg [111:0] c$bb_res_res_101 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_101_delay
    if (en) begin
      c$bb_res_res_101 <= iterateI_ho1_0_res_15;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_15 = c$bb_res_res_101;



  reg [111:0] c$bb_res_res_102 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_102_delay
    if (en) begin
      c$bb_res_res_102 <= iterateI_ho1_1_res_15;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_14 = c$bb_res_res_102;



  assign c$app_arg_21 = {{t_24,   t_23,   t_22,
                          t_21,   t_17,   t_20,   t_16,   t_15,   t_14,
                          t_13,   t_12,   t_19,   t_18,   t_11},
                         iterateI_ho1_0_res_15,
                         iterateI_ho1_1_res_15,
                         iterateI_ho1_2_res_14};



  assign result_60 = c$app_arg_21[112-1:0];

  wire [111:0] iterateI_ho1_0_arg0_12;
  wire [111:0] iterateI_ho1_0_res_16;
  wire [111:0] iterateI_ho1_1_res_16;
  assign iterateI_ho1_0_arg0_12 = {t_24,   t_23,
                                   t_22,   t_21,   t_17,   t_20,   t_16,   t_15,
                                   t_14,   t_13,   t_12,   t_19,   t_18,   t_11};

  reg [111:0] c$bb_res_res_103 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_103_delay
    if (en) begin
      c$bb_res_res_103 <= iterateI_ho1_0_arg0_12;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_16 = c$bb_res_res_103;



  reg [111:0] c$bb_res_res_104 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_104_delay
    if (en) begin
      c$bb_res_res_104 <= iterateI_ho1_0_res_16;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_16 = c$bb_res_res_104;



  assign c$app_arg_22 = {{t_24,   t_23,   t_22,
                          t_21,   t_17,   t_20,   t_16,   t_15,   t_14,
                          t_13,   t_12,   t_19,   t_18,   t_11},
                         iterateI_ho1_0_res_16,
                         iterateI_ho1_1_res_16};



  assign result_61 = c$app_arg_22[112-1:0];

  wire [111:0] iterateI_ho1_0_arg0_13;
  wire [111:0] iterateI_ho1_0_res_17;
  assign iterateI_ho1_0_arg0_13 = {t_24,   t_23,
                                   t_22,   t_21,   t_17,   t_20,   t_16,   t_15,
                                   t_14,   t_13,   t_12,   t_19,   t_18,   t_11};

  reg [111:0] c$bb_res_res_105 = {8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,   8'd4,
   8'd4,   8'd4,   8'd4,   8'd4};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_105_delay
    if (en) begin
      c$bb_res_res_105 <= iterateI_ho1_0_arg0_13;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_17 = c$bb_res_res_105;



  assign c$app_arg_23 = {{t_24,   t_23,   t_22,
                          t_21,   t_17,   t_20,   t_16,   t_15,   t_14,
                          t_13,   t_12,   t_19,   t_18,   t_11},
                         iterateI_ho1_0_res_17};



  assign result_62 = c$app_arg_23[112-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_11_register
    if ( rst) begin
      t_11 <= 8'd1;
    end else if (en) begin
      t_11 <= result_63;
    end
  end
  // register end

  assign result_63 = x_22 ? result_64 : t_11;

  assign b_6 = t_11 == 8'd3;

  assign f1 = t_11 + 8'd1;

  assign result_64 = b_6 ? 8'd1 : f1;

  assign x_22 = pOut11;

  assign pOut11 = pacings[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_12_register
    if ( rst) begin
      t_12 <= 8'd1;
    end else if (en) begin
      t_12 <= result_65;
    end
  end
  // register end

  assign result_65 = pOut8 ? result_66 : t_12;

  assign b_7 = t_12 == 8'd3;

  assign f1_0 = t_12 + 8'd1;

  assign result_66 = b_7 ? 8'd1 : f1_0;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_13_register
    if ( rst) begin
      t_13 <= 8'd1;
    end else if (en) begin
      t_13 <= result_67;
    end
  end
  // register end

  assign result_67 = pOut7 ? result_68 : t_13;

  assign b_8 = t_13 == 8'd3;

  assign f1_1 = t_13 + 8'd1;

  assign result_68 = b_8 ? 8'd1 : f1_1;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_14_register
    if ( rst) begin
      t_14 <= 8'd1;
    end else if (en) begin
      t_14 <= result_69;
    end
  end
  // register end

  assign result_69 = pOut6 ? result_70 : t_14;

  assign b_9 = t_14 == 8'd3;

  assign f1_2 = t_14 + 8'd1;

  assign result_70 = b_9 ? 8'd1 : f1_2;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_15_register
    if ( rst) begin
      t_15 <= 8'd1;
    end else if (en) begin
      t_15 <= result_71;
    end
  end
  // register end

  assign result_71 = pOut5 ? result_72 : t_15;

  assign b_10 = t_15 == 8'd3;

  assign f1_3 = t_15 + 8'd1;

  assign result_72 = b_10 ? 8'd1 : f1_3;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_16_register
    if ( rst) begin
      t_16 <= 8'd1;
    end else if (en) begin
      t_16 <= result_73;
    end
  end
  // register end

  assign result_73 = pOut4 ? result_74 : t_16;

  assign b_11 = t_16 == 8'd3;

  assign f1_4 = t_16 + 8'd1;

  assign result_74 = b_11 ? 8'd1 : f1_4;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_17_register
    if ( rst) begin
      t_17 <= 8'd1;
    end else if (en) begin
      t_17 <= result_75;
    end
  end
  // register end

  assign result_75 = c$ds6_case_alt ? result_76 : t_17;

  assign b_12 = t_17 == 8'd3;

  assign f1_5 = t_17 + 8'd1;

  assign result_76 = b_12 ? 8'd1 : f1_5;

  assign c$ds6_case_alt = x0_5 & x1_5;

  assign x1_5 = pOut2[0:0];

  assign x0_5 = pOut2[1:1];

  wire  iterateI_ho1_0_res_18;
  reg  c$bb_res_res_106 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_106_delay
    if (en) begin
      c$bb_res_res_106 <= pOut10;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_18 = c$bb_res_res_106;



  assign c$app_arg_24 = {pOut10,
                         iterateI_ho1_0_res_18};



  assign result_77 = c$app_arg_24[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_18_register
    if ( rst) begin
      t_18 <= 8'd1;
    end else if (en) begin
      t_18 <= result_78;
    end
  end
  // register end

  assign result_78 = x_23 ? result_79 : t_18;

  assign b_13 = t_18 == 8'd3;

  assign f1_6 = t_18 + 8'd1;

  assign result_79 = b_13 ? 8'd1 : f1_6;

  assign x_23 = pOut10;

  assign pOut10 = pacings[1:1];

  wire  iterateI_ho1_0_res_19;
  wire  iterateI_ho1_1_res_17;
  reg  c$bb_res_res_107 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_107_delay
    if (en) begin
      c$bb_res_res_107 <= pOut9;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_19 = c$bb_res_res_107;



  reg  c$bb_res_res_108 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_108_delay
    if (en) begin
      c$bb_res_res_108 <= iterateI_ho1_0_res_19;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_17 = c$bb_res_res_108;



  assign c$app_arg_25 = {pOut9,
                         iterateI_ho1_0_res_19,
                         iterateI_ho1_1_res_17};



  assign result_80 = c$app_arg_25[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_19_register
    if ( rst) begin
      t_19 <= 8'd1;
    end else if (en) begin
      t_19 <= result_81;
    end
  end
  // register end

  assign result_81 = x_24 ? result_82 : t_19;

  assign b_14 = t_19 == 8'd3;

  assign f1_7 = t_19 + 8'd1;

  assign result_82 = b_14 ? 8'd1 : f1_7;

  assign x_24 = pOut9;

  assign pOut9 = pacings[2:2];

  wire  iterateI_ho1_0_res_20;
  wire  iterateI_ho1_1_res_18;
  wire  iterateI_ho1_2_res_15;
  wire  iterateI_ho1_3_res_14;
  wire  iterateI_ho1_4_res_13;
  wire  iterateI_ho1_5_res_12;
  reg  c$bb_res_res_109 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_109_delay
    if (en) begin
      c$bb_res_res_109 <= pOut8;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_20 = c$bb_res_res_109;



  reg  c$bb_res_res_110 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_110_delay
    if (en) begin
      c$bb_res_res_110 <= iterateI_ho1_0_res_20;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_18 = c$bb_res_res_110;



  reg  c$bb_res_res_111 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_111_delay
    if (en) begin
      c$bb_res_res_111 <= iterateI_ho1_1_res_18;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_15 = c$bb_res_res_111;



  reg  c$bb_res_res_112 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_112_delay
    if (en) begin
      c$bb_res_res_112 <= iterateI_ho1_2_res_15;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_14 = c$bb_res_res_112;



  reg  c$bb_res_res_113 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_113_delay
    if (en) begin
      c$bb_res_res_113 <= iterateI_ho1_3_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_13 = c$bb_res_res_113;



  reg  c$bb_res_res_114 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_114_delay
    if (en) begin
      c$bb_res_res_114 <= iterateI_ho1_4_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_12 = c$bb_res_res_114;



  assign c$app_arg_26 = {pOut8,
                         iterateI_ho1_0_res_20,
                         iterateI_ho1_1_res_18,
                         iterateI_ho1_2_res_15,
                         iterateI_ho1_3_res_14,
                         iterateI_ho1_4_res_13,
                         iterateI_ho1_5_res_12};



  assign result_83 = c$app_arg_26[1-1:0];

  assign pOut8 = pacings[3:3];

  wire  iterateI_ho1_0_res_21;
  wire  iterateI_ho1_1_res_19;
  wire  iterateI_ho1_2_res_16;
  wire  iterateI_ho1_3_res_15;
  wire  iterateI_ho1_4_res_14;
  reg  c$bb_res_res_115 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_115_delay
    if (en) begin
      c$bb_res_res_115 <= pOut7;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_21 = c$bb_res_res_115;



  reg  c$bb_res_res_116 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_116_delay
    if (en) begin
      c$bb_res_res_116 <= iterateI_ho1_0_res_21;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_19 = c$bb_res_res_116;



  reg  c$bb_res_res_117 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_117_delay
    if (en) begin
      c$bb_res_res_117 <= iterateI_ho1_1_res_19;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_16 = c$bb_res_res_117;



  reg  c$bb_res_res_118 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_118_delay
    if (en) begin
      c$bb_res_res_118 <= iterateI_ho1_2_res_16;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_15 = c$bb_res_res_118;



  reg  c$bb_res_res_119 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_119_delay
    if (en) begin
      c$bb_res_res_119 <= iterateI_ho1_3_res_15;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_14 = c$bb_res_res_119;



  assign c$app_arg_27 = {pOut7,
                         iterateI_ho1_0_res_21,
                         iterateI_ho1_1_res_19,
                         iterateI_ho1_2_res_16,
                         iterateI_ho1_3_res_15,
                         iterateI_ho1_4_res_14};



  assign result_84 = c$app_arg_27[1-1:0];

  assign pOut7 = pacings[4:4];

  wire  iterateI_ho1_0_res_22;
  wire  iterateI_ho1_1_res_20;
  wire  iterateI_ho1_2_res_17;
  wire  iterateI_ho1_3_res_16;
  reg  c$bb_res_res_120 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_120_delay
    if (en) begin
      c$bb_res_res_120 <= pOut6;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_22 = c$bb_res_res_120;



  reg  c$bb_res_res_121 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_121_delay
    if (en) begin
      c$bb_res_res_121 <= iterateI_ho1_0_res_22;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_20 = c$bb_res_res_121;



  reg  c$bb_res_res_122 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_122_delay
    if (en) begin
      c$bb_res_res_122 <= iterateI_ho1_1_res_20;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_17 = c$bb_res_res_122;



  reg  c$bb_res_res_123 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_123_delay
    if (en) begin
      c$bb_res_res_123 <= iterateI_ho1_2_res_17;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_16 = c$bb_res_res_123;



  assign c$app_arg_28 = {pOut6,
                         iterateI_ho1_0_res_22,
                         iterateI_ho1_1_res_20,
                         iterateI_ho1_2_res_17,
                         iterateI_ho1_3_res_16};



  assign result_85 = c$app_arg_28[1-1:0];

  assign pOut6 = pacings[5:5];

  wire  iterateI_ho1_0_res_23;
  wire  iterateI_ho1_1_res_21;
  wire  iterateI_ho1_2_res_18;
  wire  iterateI_ho1_3_res_17;
  wire  iterateI_ho1_4_res_15;
  reg  c$bb_res_res_124 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_124_delay
    if (en) begin
      c$bb_res_res_124 <= pOut5;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_23 = c$bb_res_res_124;



  reg  c$bb_res_res_125 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_125_delay
    if (en) begin
      c$bb_res_res_125 <= iterateI_ho1_0_res_23;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_21 = c$bb_res_res_125;



  reg  c$bb_res_res_126 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_126_delay
    if (en) begin
      c$bb_res_res_126 <= iterateI_ho1_1_res_21;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_18 = c$bb_res_res_126;



  reg  c$bb_res_res_127 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_127_delay
    if (en) begin
      c$bb_res_res_127 <= iterateI_ho1_2_res_18;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_17 = c$bb_res_res_127;



  reg  c$bb_res_res_128 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_128_delay
    if (en) begin
      c$bb_res_res_128 <= iterateI_ho1_3_res_17;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_15 = c$bb_res_res_128;



  assign c$app_arg_29 = {pOut5,
                         iterateI_ho1_0_res_23,
                         iterateI_ho1_1_res_21,
                         iterateI_ho1_2_res_18,
                         iterateI_ho1_3_res_17,
                         iterateI_ho1_4_res_15};



  assign result_86 = c$app_arg_29[1-1:0];

  assign pOut5 = pacings[6:6];

  wire  iterateI_ho1_0_res_24;
  wire  iterateI_ho1_1_res_22;
  wire  iterateI_ho1_2_res_19;
  wire  iterateI_ho1_3_res_18;
  reg  c$bb_res_res_129 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_129_delay
    if (en) begin
      c$bb_res_res_129 <= pOut4;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_24 = c$bb_res_res_129;



  reg  c$bb_res_res_130 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_130_delay
    if (en) begin
      c$bb_res_res_130 <= iterateI_ho1_0_res_24;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_22 = c$bb_res_res_130;



  reg  c$bb_res_res_131 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_131_delay
    if (en) begin
      c$bb_res_res_131 <= iterateI_ho1_1_res_22;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_19 = c$bb_res_res_131;



  reg  c$bb_res_res_132 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_132_delay
    if (en) begin
      c$bb_res_res_132 <= iterateI_ho1_2_res_19;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_18 = c$bb_res_res_132;



  assign c$app_arg_30 = {pOut4,
                         iterateI_ho1_0_res_24,
                         iterateI_ho1_1_res_22,
                         iterateI_ho1_2_res_19,
                         iterateI_ho1_3_res_18};



  assign result_87 = c$app_arg_30[1-1:0];

  assign pOut4 = pacings[7:7];

  wire [1:0] iterateI_ho1_0_res_25;
  wire [1:0] iterateI_ho1_1_res_23;
  wire [1:0] iterateI_ho1_2_res_20;
  wire [1:0] iterateI_ho1_3_res_19;
  reg [1:0] c$bb_res_res_133 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_133_delay
    if (en) begin
      c$bb_res_res_133 <= pOut3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_25 = c$bb_res_res_133;



  reg [1:0] c$bb_res_res_134 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_134_delay
    if (en) begin
      c$bb_res_res_134 <= iterateI_ho1_0_res_25;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_23 = c$bb_res_res_134;



  reg [1:0] c$bb_res_res_135 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_135_delay
    if (en) begin
      c$bb_res_res_135 <= iterateI_ho1_1_res_23;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_20 = c$bb_res_res_135;



  reg [1:0] c$bb_res_res_136 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_136_delay
    if (en) begin
      c$bb_res_res_136 <= iterateI_ho1_2_res_20;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_19 = c$bb_res_res_136;



  assign c$app_arg_31 = {pOut3,
                         iterateI_ho1_0_res_25,
                         iterateI_ho1_1_res_23,
                         iterateI_ho1_2_res_20,
                         iterateI_ho1_3_res_19};



  assign result_88 = c$app_arg_31[2-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_20_register
    if ( rst) begin
      t_20 <= 8'd1;
    end else if (en) begin
      t_20 <= result_89;
    end
  end
  // register end

  assign result_89 = c$tOut3_case_alt ? result_90 : t_20;

  assign b_15 = t_20 == 8'd3;

  assign f1_8 = t_20 + 8'd1;

  assign result_90 = b_15 ? 8'd1 : f1_8;

  assign c$tOut3_case_alt = x0_6 & x1_6;

  assign x1_6 = pOut3[0:0];

  assign x0_6 = pOut3[1:1];

  assign pOut3 = pacings[9:8];

  wire [1:0] iterateI_ho1_0_res_26;
  wire [1:0] iterateI_ho1_1_res_24;
  wire [1:0] iterateI_ho1_2_res_21;
  reg [1:0] c$bb_res_res_137 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_137_delay
    if (en) begin
      c$bb_res_res_137 <= pOut2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_26 = c$bb_res_res_137;



  reg [1:0] c$bb_res_res_138 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_138_delay
    if (en) begin
      c$bb_res_res_138 <= iterateI_ho1_0_res_26;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_24 = c$bb_res_res_138;



  reg [1:0] c$bb_res_res_139 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_139_delay
    if (en) begin
      c$bb_res_res_139 <= iterateI_ho1_1_res_24;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_21 = c$bb_res_res_139;



  assign c$app_arg_32 = {pOut2,
                         iterateI_ho1_0_res_26,
                         iterateI_ho1_1_res_24,
                         iterateI_ho1_2_res_21};



  assign result_91 = c$app_arg_32[2-1:0];

  assign pOut2 = pacings[11:10];

  wire [1:0] iterateI_ho1_0_res_27;
  reg [1:0] c$bb_res_res_140 = {1'b0,   1'b0};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_140_delay
    if (en) begin
      c$bb_res_res_140 <= pOut1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_27 = c$bb_res_res_140;



  assign c$app_arg_33 = {pOut1,
                         iterateI_ho1_0_res_27};



  assign result_92 = c$app_arg_33[2-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_21_register
    if ( rst) begin
      t_21 <= 8'd1;
    end else if (en) begin
      t_21 <= result_93;
    end
  end
  // register end

  assign result_93 = c$tOut1_case_alt ? result_94 : t_21;

  assign b_16 = t_21 == 8'd3;

  assign f1_9 = t_21 + 8'd1;

  assign result_94 = b_16 ? 8'd1 : f1_9;

  assign c$tOut1_case_alt = x0_7 & x1_7;

  assign x1_7 = pOut1[0:0];

  assign x0_7 = pOut1[1:1];

  assign pOut1 = pacings[13:12];

  wire  iterateI_ho1_0_res_28;
  wire  iterateI_ho1_1_res_25;
  reg  c$bb_res_res_141 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_141_delay
    if (en) begin
      c$bb_res_res_141 <= pOut0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_28 = c$bb_res_res_141;



  reg  c$bb_res_res_142 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_142_delay
    if (en) begin
      c$bb_res_res_142 <= iterateI_ho1_0_res_28;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_25 = c$bb_res_res_142;



  assign c$app_arg_34 = {pOut0,
                         iterateI_ho1_0_res_28,
                         iterateI_ho1_1_res_25};



  assign result_95 = c$app_arg_34[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_22_register
    if ( rst) begin
      t_22 <= 8'd1;
    end else if (en) begin
      t_22 <= result_96;
    end
  end
  // register end

  assign result_96 = x_25 ? result_97 : t_22;

  assign b_17 = t_22 == 8'd3;

  assign f1_10 = t_22 + 8'd1;

  assign result_97 = b_17 ? 8'd1 : f1_10;

  assign x_25 = pOut0;

  assign pOut0 = pacings[14:14];

  wire  iterateI_ho1_0_res_29;
  reg  c$bb_res_res_143 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_143_delay
    if (en) begin
      c$bb_res_res_143 <= pIn1_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_29 = c$bb_res_res_143;



  assign c$app_arg_35 = {pIn1_0,
                         iterateI_ho1_0_res_29};



  assign result_98 = c$app_arg_35[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_23_register
    if ( rst) begin
      t_23 <= 8'd1;
    end else if (en) begin
      t_23 <= result_99;
    end
  end
  // register end

  assign result_99 = pIn1_0 ? result_100 : t_23;

  assign b_18 = t_23 == 8'd3;

  assign f1_11 = t_23 + 8'd1;

  assign result_100 = b_18 ? 8'd1 : f1_11;

  assign pIn1_0 = pacings[15:15];

  wire  iterateI_ho1_0_res_30;
  reg  c$bb_res_res_144 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_144_delay
    if (en) begin
      c$bb_res_res_144 <= pIn0_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_30 = c$bb_res_res_144;



  assign c$app_arg_36 = {pIn0_0,
                         iterateI_ho1_0_res_30};



  assign result_101 = c$app_arg_36[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_24_register
    if ( rst) begin
      t_24 <= 8'd1;
    end else if (en) begin
      t_24 <= result_102;
    end
  end
  // register end

  assign result_102 = pIn0_0 ? result_103 : t_24;

  assign b_19 = t_24 == 8'd3;

  assign f1_12 = t_24 + 8'd1;

  assign result_103 = b_19 ? 8'd1 : f1_12;

  assign pIn0_0 = pacings[16:16];

  assign pacings = result_108[16:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : toWait_register
    if ( rst) begin
      toWait <= (64'sd0);
    end else if (en) begin
      toWait <= result_105;
    end
  end
  // register end

  assign result_104 = toWait == (64'sd0);

  assign result_105 = result_107 ? (64'sd4) : result_106;

  assign b_20 = toWait > (64'sd0);

  assign result_106 = b_20 ? ((x_26 - 64'sd1)) : toWait;

  assign x_26 = toWait;

  assign result_107 = b_21 ? 1'b1 : 1'b0;

  assign b_21 = result_104 & qPopValid;

  assign result_108 = {c$app_arg_39,
                       c$app_arg_38,   c$app_arg_37};

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_37_register
    if ( rst) begin
      c$app_arg_37 <= {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                       1'b0},
                                              {1'b0,   1'b0},   {1'b0,   1'b0},
                                              1'b0,   1'b0,   1'b0,   1'b0,
                                              1'b0,   1'b0,   1'b0,   1'b0}};
    end else if (en) begin
      c$app_arg_37 <= c$case_alt;
    end
  end
  // register end

  assign c$case_alt = qPush ? c$case_alt_0 : c$case_alt_1;

  assign c$case_alt_0 = qPop ? c$case_alt_2 : {{{64'sd0,
                                                 1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,
                                                                                1'b0,   {1'b0,   1'b0},   {1'b0,
                                                                                                           1'b0},
                                                                                {1'b0,   1'b0},   1'b0,   1'b0,   1'b0,
                                                                                1'b0,   1'b0,   1'b0,   1'b0,   1'b0}};

  assign c$case_alt_1 = qPop ? c$case_alt_3 : {{{64'sd0,
                                                 1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,
                                                                                1'b0,   {1'b0,   1'b0},   {1'b0,
                                                                                                           1'b0},
                                                                                {1'b0,   1'b0},   1'b0,   1'b0,   1'b0,
                                                                                1'b0,   1'b0,   1'b0,   1'b0,   1'b0}};

  always @(*) begin
    case(x_27)
      64'sd0 : c$case_alt_2 = qData;
      default : c$case_alt_2 = c$case_alt_4;
    endcase
  end

  always @(*) begin
    case(x_27)
      64'sd0 : c$case_alt_3 = {{{64'sd0,   1'b0},
                                {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,
                                                      {1'b0,   1'b0},   {1'b0,   1'b0},   {1'b0,
                                                                                           1'b0},   1'b0,   1'b0,
                                                      1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0}};
      default : c$case_alt_3 = c$case_alt_4;
    endcase
  end

  // index begin
  wire [146:0] vecArray_3 [0:6-1];
  genvar i_16;
  generate
  for (i_16=0; i_16 < 6; i_16=i_16+1) begin : mk_array_3
    assign vecArray_3[(6-1)-i_16] = buffer[i_16*147+:147];
  end
  endgenerate
  assign c$case_alt_4 = vecArray_3[c$cursor_case_alt_4];
  // index end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_38_register
    if ( rst) begin
      c$app_arg_38 <= 1'b0;
    end else if (en) begin
      c$app_arg_38 <= c$case_alt_5;
    end
  end
  // register end

  assign c$case_alt_5 = qPush ? c$case_alt_6 : c$case_alt_7;

  assign c$case_alt_6 = qPop ? 1'b1 : c$case_alt_8;

  assign c$case_alt_7 = qPop ? c$case_alt_9 : c$case_alt_8;

  assign c$case_alt_8 = qPop ? ({1 {1'bx}}) : 1'b0;

  always @(*) begin
    case(x_27)
      64'sd0 : c$case_alt_9 = 1'b0;
      default : c$case_alt_9 = 1'b1;
    endcase
  end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_39_register
    if ( rst) begin
      c$app_arg_39 <= 1'b0;
    end else if (en) begin
      c$app_arg_39 <= c$case_alt_10;
    end
  end
  // register end

  assign c$case_alt_10 = qPush ? c$case_alt_11 : 1'b0;

  assign c$case_alt_11 = qPop ? 1'b1 : c$case_alt_12;

  assign c$tte_rhs = (x_27 != 64'sd6) ? 64'sd1 : 64'sd0;

  assign c$case_alt_12 = c$tte_rhs[0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : buffer_register
    if ( rst) begin
      buffer <= {{{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                        1'b0},
                                               {1'b0,   1'b0},   {1'b0,   1'b0},
                                               1'b0,   1'b0,   1'b0,   1'b0,
                                               1'b0,   1'b0,   1'b0,   1'b0}},
   {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                        1'b0},
                                               {1'b0,   1'b0},   {1'b0,   1'b0},
                                               1'b0,   1'b0,   1'b0,   1'b0,
                                               1'b0,   1'b0,   1'b0,   1'b0}},
   {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                        1'b0},
                                               {1'b0,   1'b0},   {1'b0,   1'b0},
                                               1'b0,   1'b0,   1'b0,   1'b0,
                                               1'b0,   1'b0,   1'b0,   1'b0}},
   {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                        1'b0},
                                               {1'b0,   1'b0},   {1'b0,   1'b0},
                                               1'b0,   1'b0,   1'b0,   1'b0,
                                               1'b0,   1'b0,   1'b0,   1'b0}},
   {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                        1'b0},
                                               {1'b0,   1'b0},   {1'b0,   1'b0},
                                               1'b0,   1'b0,   1'b0,   1'b0,
                                               1'b0,   1'b0,   1'b0,   1'b0}},
   {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0,   1'b0,   {1'b0,
                                                                        1'b0},
                                               {1'b0,   1'b0},   {1'b0,   1'b0},
                                               1'b0,   1'b0,   1'b0,   1'b0,
                                               1'b0,   1'b0,   1'b0,   1'b0}}};
    end else if (en) begin
      buffer <= c$buffer_case_alt;
    end
  end
  // register end

  assign c$buffer_case_alt = qPush ? c$buffer_case_alt_0 : buffer;

  assign c$buffer_case_alt_sel_alt_t_1 = ({qData,buffer});

  assign c$buffer_case_alt_0 = qPop ? c$buffer_case_alt_sel_alt_t_1[1028:147] : c$buffer_case_alt_1;

  assign c$buffer_case_alt_sel_alt_f_2 = ({qData,buffer});

  assign c$buffer_case_alt_1 = c$cursor_case_scrut ? buffer : c$buffer_case_alt_sel_alt_f_2[1028:147];

  assign qData = result_4[146:0];

  assign x_27 = cursor;

  // register begin
  always @(posedge clk or  posedge  rst) begin : cursor_register
    if ( rst) begin
      cursor <= (64'sd0);
    end else if (en) begin
      cursor <= c$cursor_case_alt;
    end
  end
  // register end

  assign c$cursor_case_alt = qPush ? c$cursor_case_alt_0 : c$cursor_case_alt_2;

  assign c$cursor_case_alt_0 = qPop ? cursor : c$cursor_case_alt_1;

  assign c$cursor_case_alt_1 = c$cursor_case_scrut ? cursor : ((x_27 + 64'sd1));

  assign c$tte_rhs_0 = (x_27 == 64'sd6) ? 64'sd1 : 64'sd0;

  assign c$cursor_case_scrut = c$tte_rhs_0[0];

  assign c$cursor_case_alt_2 = qPop ? c$cursor_case_alt_3 : cursor;

  always @(*) begin
    case(x_27)
      64'sd0 : c$cursor_case_alt_3 = 64'sd0;
      default : c$cursor_case_alt_3 = c$cursor_case_alt_4;
    endcase
  end

  assign c$cursor_case_alt_4 = (x_27 - 64'sd1);

  assign result = {result_5[793:14],   {qPush,
                                        qPop,   result_108[148:148],   qPopValid,
                                        result_5[13:0]}};

  assign qPopValid = result_108[147:147];

  assign qPush = result_4[147:147];

  assign qPop = result_5[794:794];

  assign result_0 = result[797:18];

  assign result_1 = result[17:0];

  assign result_0_0 = result_0[779:715];

  assign result_0_1 = result_0[714:650];

  assign result_0_2 = result_0[649:585];

  assign result_0_3 = result_0[584:520];

  assign result_0_4 = result_0[519:455];

  assign result_0_5 = result_0[454:390];

  assign result_0_6 = result_0[389:325];

  assign result_0_7 = result_0[324:260];

  assign result_0_8 = result_0[259:195];

  assign result_0_9 = result_0[194:130];

  assign result_0_10 = result_0[129:65];

  assign result_0_11 = result_0[64:0];

  assign result_0_0_0 = $signed(result_0_0[64:1]);

  assign result_0_0_1 = result_0_0[0:0];

  assign result_0_1_0 = $signed(result_0_1[64:1]);

  assign result_0_1_1 = result_0_1[0:0];

  assign result_0_2_0 = $signed(result_0_2[64:1]);

  assign result_0_2_1 = result_0_2[0:0];

  assign result_0_3_0 = $signed(result_0_3[64:1]);

  assign result_0_3_1 = result_0_3[0:0];

  assign result_0_4_0 = $signed(result_0_4[64:1]);

  assign result_0_4_1 = result_0_4[0:0];

  assign result_0_5_0 = $signed(result_0_5[64:1]);

  assign result_0_5_1 = result_0_5[0:0];

  assign result_0_6_0 = $signed(result_0_6[64:1]);

  assign result_0_6_1 = result_0_6[0:0];

  assign result_0_7_0 = $signed(result_0_7[64:1]);

  assign result_0_7_1 = result_0_7[0:0];

  assign result_0_8_0 = $signed(result_0_8[64:1]);

  assign result_0_8_1 = result_0_8[0:0];

  assign result_0_9_0 = $signed(result_0_9[64:1]);

  assign result_0_9_1 = result_0_9[0:0];

  assign result_0_10_0 = $signed(result_0_10[64:1]);

  assign result_0_10_1 = result_0_10[0:0];

  assign result_0_11_0 = $signed(result_0_11[64:1]);

  assign result_0_11_1 = result_0_11[0:0];

  assign result_1_0 = result_1[17:17];

  assign result_1_1 = result_1[16:16];

  assign result_1_2 = result_1[15:15];

  assign result_1_3 = result_1[14:14];

  assign result_1_4 = result_1[13:0];

  assign result_1_4_0 = result_1_4[13:13];

  assign result_1_4_1 = result_1_4[12:12];

  assign result_1_4_2 = result_1_4[11:11];

  assign result_1_4_3 = result_1_4[10:10];

  assign result_1_4_4 = result_1_4[9:9];

  assign result_1_4_5 = result_1_4[8:8];

  assign result_1_4_6 = result_1_4[7:7];

  assign result_1_4_7 = result_1_4[6:6];

  assign result_1_4_8 = result_1_4[5:5];

  assign result_1_4_9 = result_1_4[4:4];

  assign result_1_4_10 = result_1_4[3:3];

  assign result_1_4_11 = result_1_4[2:2];

  assign result_1_4_12 = result_1_4[1:1];

  assign result_1_4_13 = result_1_4[0:0];


endmodule

