Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 0cb8f4a33b4a4a2c8106032722186150 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_1_tb_behav xil_defaultlib.alu_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode138
Compiling module xil_defaultlib.ALU_1_decode138_0_0
Compiling module xil_defaultlib.ALU_1_decode138_0_1
Compiling module xil_defaultlib.four_2_input_and_gate
Compiling module xil_defaultlib.ALU_1_four_2_input_and_gate_0_0
Compiling module xil_defaultlib.ALU_1_four_2_input_and_gate_0_1
Compiling module xil_defaultlib.ALU_1_four_2_input_and_gate_0_2
Compiling module xil_defaultlib.ALU_1_four_2_input_and_gate_0_4
Compiling module xil_defaultlib.four_2_input_or_gate
Compiling module xil_defaultlib.ALU_1_four_2_input_or_gate_0_0
Compiling module xil_defaultlib.mux_8_to_1
Compiling module xil_defaultlib.ALU_1_mux_8_to_1_0_0
Compiling module xil_defaultlib.ALU_1_mux_8_to_1_0_1
Compiling module xil_defaultlib.six_not_gate
Compiling module xil_defaultlib.ALU_1_six_not_gate_0_0
Compiling module xil_defaultlib.ALU_1_six_not_gate_0_1
Compiling module xil_defaultlib.ALU_1_six_not_gate_1_0
Compiling module xil_defaultlib.ALU_1
Compiling module xil_defaultlib.ALU_1_wrapper
Compiling module xil_defaultlib.alu_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_1_tb_behav
