// Seed: 3299107924
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output uwire id_2
);
  supply1 id_4, id_5, id_6;
  tri id_7 = id_5;
  assign module_1.id_0 = 0;
  wire id_8;
  tri1 id_9 = 1 + 1;
  id_10(
      .id_0(id_2), .id_1({1{1'd0}})
  ); id_11 :
  assert property (@(negedge id_8) id_0 - $display)
  else $display(1);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri  id_2
);
  integer id_4;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4
  );
endmodule
