Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sun Jan 31 21:55:04 2021
| Host              : WD-SN850 running 64-bit Ubuntu 20.04.2 LTS
| Command           : report_timing_summary -file ./results/post_route_timing_summary.rpt
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.314        0.000                      0               564871        0.010        0.000                      0               564871        0.431        0.000                       0                470465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_pl_0                     {0.000 5.000}        10.000          100.000         
clk_wiz_inst/inst/clk_in100  {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_uzed       {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_uzed      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                           4.637        0.000                      0                 4903        0.011        0.000                      0                 4903        3.500        0.000                       0                  2059  
clk_wiz_inst/inst/clk_in100                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out_clk_wiz_uzed             0.314        0.000                      0               559808        0.010        0.000                      0               559808        0.431        0.000                       0                468402  
  clkfbout_clk_wiz_uzed                                                                                                                                                        8.710        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0              clk_out_clk_wiz_uzed        0.344        0.000                      0                   64        0.083        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.454        0.000                      0                   96        0.233        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[33]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.359ns (8.997%)  route 3.631ns (91.003%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.925ns (routing 0.555ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.499ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2060, routed)        1.925     2.133    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X30Y254        FDSE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y254        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.213 r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=19, routed)          0.253     2.466    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word
    SLICE_X27Y256        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     2.555 r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[63]_INST_0_i_2/O
                         net (fo=3, routed)           0.353     2.908    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[63]_INST_0_i_2_n_0
    SLICE_X26Y253        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.031 r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[63]_INST_0_i_1/O
                         net (fo=66, routed)          1.748     4.779    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/goreg_dm.dout_i_reg[19]
    SLICE_X51Y121        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.067     4.846 r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[33]_INST_0/O
                         net (fo=1, routed)           1.277     6.123    system_i/zynq_ultra_ps_e_0/inst/maxigp2_rdata[33]
    PS8_X0Y0             PS8                                          r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[33]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2060, routed)        1.530    11.698    system_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.104    11.802    
                         clock uncertainty           -0.130    11.672    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RDATA[33])
                                                     -0.912    10.760    system_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.760    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  4.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.689ns (routing 0.499ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.555ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2060, routed)        1.689     1.857    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X31Y246        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y246        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.915 r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.085     2.000    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X30Y246        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2060, routed)        1.895     2.103    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X30Y246        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -0.174     1.929    
    SLICE_X30Y246        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.989    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_inst/inst/clk_in100
  To Clock:  clk_wiz_inst/inst/clk_in100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_inst/inst/clk_in100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/clk_in100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y5  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y5  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_uzed
  To Clock:  clk_out_clk_wiz_uzed

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 gen_code_label[1].heater_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_code_label[1].heater_inst/lfsr_gen_inst/dataout_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out_clk_wiz_uzed rise@2.000ns - clk_out_clk_wiz_uzed rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.079ns (5.160%)  route 1.452ns (94.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 3.849 - 2.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 1.274ns, distribution 1.243ns)
  Clock Net Delay (Destination): 2.370ns (routing 1.156ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2060, routed)        1.786     1.786    clk_wiz_inst/inst/clk_in100
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.838    -1.052 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.808    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.780 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=474800, routed)      2.517     1.737    gen_code_label[1].heater_inst/clk_out
    SLICE_X65Y121        FDRE                                         r  gen_code_label[1].heater_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.816 r  gen_code_label[1].heater_inst/reset_reg/Q
                         net (fo=32, routed)          1.452     3.268    gen_code_label[1].heater_inst/lfsr_gen_inst/SR[0]
    SLICE_X87Y53         FDSE                                         r  gen_code_label[1].heater_inst/lfsr_gen_inst/dataout_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      2.000     2.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     2.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2060, routed)        1.598     3.598    clk_wiz_inst/inst/clk_in100
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.357     1.241 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.455    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.479 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=474800, routed)      2.370     3.849    gen_code_label[1].heater_inst/lfsr_gen_inst/clk_out
    SLICE_X87Y53         FDSE                                         r  gen_code_label[1].heater_inst/lfsr_gen_inst/dataout_reg[0]/C
                         clock pessimism             -0.137     3.712    
                         clock uncertainty           -0.056     3.656    
    SLICE_X87Y53         FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.074     3.582    gen_code_label[1].heater_inst/lfsr_gen_inst/dataout_reg[0]
  -------------------------------------------------------------------
                         required time                          3.582    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  0.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 gen_code_label[27].heater_inst/gen_srl[36].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            gen_code_label[27].heater_inst/gen_srl[36].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_uzed rise@0.000ns - clk_out_clk_wiz_uzed rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.058ns (32.044%)  route 0.123ns (67.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Net Delay (Source):      2.427ns (routing 1.156ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.738ns (routing 1.274ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2060, routed)        1.598     1.598    clk_wiz_inst/inst/clk_in100
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.357    -0.759 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    -0.545    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.521 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=474800, routed)      2.427     1.906    gen_code_label[27].heater_inst/gen_srl[36].srl32_1/U0/i_synth/i_bb_inst/clk
    SLICE_X0Y272         FDRE                                         r  gen_code_label[27].heater_inst/gen_srl[36].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y272         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.964 r  gen_code_label[27].heater_inst/gen_srl[36].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][29]/Q
                         net (fo=1, routed)           0.123     2.087    gen_code_label[27].heater_inst/gen_srl[36].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg_n_0_[0][29]
    SLICE_X3Y272         SRLC32E                                      r  gen_code_label[27].heater_inst/gen_srl[36].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2060, routed)        1.786     1.786    clk_wiz_inst/inst/clk_in100
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.838    -1.052 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.808    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.780 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=474800, routed)      2.738     1.958    gen_code_label[27].heater_inst/gen_srl[36].srl32_1/U0/i_synth/i_bb_inst/clk
    SLICE_X3Y272         SRLC32E                                      r  gen_code_label[27].heater_inst/gen_srl[36].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][29]_srl32/CLK
                         clock pessimism              0.063     2.021    
    SLICE_X3Y272         SRLC32E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.056     2.077    gen_code_label[27].heater_inst/gen_srl[36].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][29]_srl32
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_uzed
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         2.000       0.431      RAMB36_X0Y53  gen_code_label[20].heater_inst/gen_bram[8].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.000       0.458      RAMB36_X0Y71  gen_code_label[15].heater_inst/gen_bram[1].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.000       0.458      RAMB36_X3Y20  gen_code_label[19].heater_inst/gen_bram[6].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_uzed
  To Clock:  clkfbout_clk_wiz_uzed

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_uzed
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X1Y132  clk_wiz_inst/inst/clkf_buf/I
Max Period  n/a     MMCME4_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCM_X1Y5      clk_wiz_inst/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out_clk_wiz_uzed

Setup :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[1].heater_inst/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out_clk_wiz_uzed rise@2.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.114ns (8.407%)  route 1.242ns (91.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 3.709 - 2.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.742ns (routing 0.555ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.230ns (routing 1.156ns, distribution 1.074ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2060, routed)        1.742     1.950    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y211        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y211        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.029 f  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           1.194     3.223    gen_code_label[1].heater_inst/GPIO_0_out_tri_o[0]
    SLICE_X65Y121        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     3.258 r  gen_code_label[1].heater_inst/reset_i_1__25/O
                         net (fo=1, routed)           0.048     3.306    gen_code_label[1].heater_inst/reset_i_1__25_n_0
    SLICE_X65Y121        FDRE                                         r  gen_code_label[1].heater_inst/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      2.000     2.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     2.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2060, routed)        1.598     3.598    clk_wiz_inst/inst/clk_in100
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.357     1.241 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.455    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.479 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=474800, routed)      2.230     3.709    gen_code_label[1].heater_inst/clk_out
    SLICE_X65Y121        FDRE                                         r  gen_code_label[1].heater_inst/reset_reg/C
                         clock pessimism              0.064     3.773    
                         clock uncertainty           -0.148     3.625    
    SLICE_X65Y121        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     3.650    gen_code_label[1].heater_inst/reset_reg
  -------------------------------------------------------------------
                         required time                          3.650    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  0.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[6].heater_inst/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_uzed rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.093ns (35.769%)  route 0.167ns (64.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.524ns (routing 0.499ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.274ns, distribution 1.223ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2060, routed)        1.524     1.692    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y34         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.750 f  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.145     1.895    gen_code_label[6].heater_inst/GPIO_0_out_tri_o[0]
    SLICE_X51Y34         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.930 r  gen_code_label[6].heater_inst/reset_i_1__24/O
                         net (fo=1, routed)           0.022     1.952    gen_code_label[6].heater_inst/reset_i_1__24_n_0
    SLICE_X51Y34         FDRE                                         r  gen_code_label[6].heater_inst/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2060, routed)        1.786     1.786    clk_wiz_inst/inst/clk_in100
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.838    -1.052 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -0.808    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.780 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=474800, routed)      2.497     1.717    gen_code_label[6].heater_inst/clk_out
    SLICE_X51Y34         FDRE                                         r  gen_code_label[6].heater_inst/reset_reg/C
                         clock pessimism             -0.056     1.661    
                         clock uncertainty            0.148     1.809    
    SLICE_X51Y34         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.869    gen_code_label[6].heater_inst/reset_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.179ns (14.039%)  route 1.096ns (85.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 11.841 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.555ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.499ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2060, routed)        1.883     2.091    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y251        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y251        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.171 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.332     2.503    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y253        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.602 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.764     3.366    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X24Y260        FDPE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2060, routed)        1.673    11.841    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y260        FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.174    12.015    
                         clock uncertainty           -0.130    11.886    
    SLICE_X24Y260        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    11.820    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.820    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                  8.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.064ns (24.521%)  route 0.197ns (75.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.037ns (routing 0.305ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.346ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2060, routed)        1.037     1.176    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y251        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y251        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.217 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.077     1.294    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y253        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.317 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.120     1.437    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X33Y252        FDPE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2060, routed)        1.176     1.348    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X33Y252        FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.124     1.224    
    SLICE_X33Y252        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.204    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.233    





