#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun  4 06:43:32 2023
# Process ID: 5880
# Current directory: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15532 D:\Semester 02\Computer Organization And digital Design\New Labs\Micro Processor\3_Bit_Adder\3_Bit_Adder.xpr
# Log file: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/vivado.log
# Journal file: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sources_1/imports/new/FA.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sources_1/imports/new/FA.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sim_1/new/TB_RCA_3.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sim_1/new/TB_RCA_3.vhd}}
file delete -force {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sim_1/new/TB_RCA_3.vhd}
import_files -force -norecurse {{D:/Semester 02/Computer Organization And digital Design/New Labs/New Lab 03/lab3/lab3.srcs/sources_1/new/FA.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sources_1/imports/new/FA.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sources_1/imports/new/FA.vhd}}
file delete -force {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sources_1/imports/new/FA.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jun  4 06:58:07 2023] Launched synth_1...
Run output will be captured here: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jun  4 06:59:35 2023] Launched impl_1...
Run output will be captured here: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sim_1/new/RCA_3_TB.vhd} w ]
add_files -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sim_1/new/RCA_3_TB.vhd}}
update_compile_order -fileset sim_1
set_property top RCA_3_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RCA_3_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RCA_3_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.srcs/sim_1/new/RCA_3_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3e193812ca744e9ba2e6bf4a94fbc639 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RCA_3_TB_behav xil_defaultlib.RCA_3_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.rca_3_tb
Built simulation snapshot RCA_3_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Semester -notrace
couldn't read file "D:/Semester": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  4 07:04:28 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RCA_3_TB_behav -key {Behavioral:sim_1:Functional:RCA_3_TB} -tclbatch {RCA_3_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source RCA_3_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RCA_3_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 987.785 ; gain = 18.184
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 07:06:35 2023...
