/*
 *	Conventions:
 *	isel = input-select
 *	asel = address-select
 *	csel = command-select
 *
 *	Fields and Parameters:
 *	pc_register_write[0:0] = {H, L}
 *	mpc_register_write[1:1] = {H, L}
 *	port2_register_write[2:2] = {H, L}
 *	port3_register_write[3:3] = {H, L}
 *	operand1_register_write[4:4] = {H, L}
 *	operand2_register_write[5:5] = {H, L}
 *	address_register_write[6:6] = {H, L}
 *	cache_register_file_port0_isel[7:9] = {system.port1, system.port0, CONST(0), program_rom.out, math_alu.high, math_alu.low}
 *	cache_register_file_port0_write[10:10] = {H, L}
 *	math_alu_iselB[11:13] = {CONST(1), CONST(0), math_alu.high, math_alu.low, operand2_register.out}
 *	math_alu_csel[14:18] = {RR, GEQ_U, ADD, LEQ_U, SRA, LT, SRL, SUB_U, SLL, MUL_U, SUB, GT_U, OR, ADD_U, MUL, DIV_U, EQ, GT, DIV, NOT, GEQ, AND, LEQ, RL, XOR, LT_U}
 *	m2_multiplexer_isel[19:19] = {program_rom.out, mpc_inc_alu.out}
 *
 *	Use noop(0) for one clock cycle without any operation
 */

#include processors/example_cpu/microprogram_def.mdl

/*
 *	Processor startup
 */
init(0x00) {
	perm mpc_register_write(H);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 *	Rx = P0
 */
function LP0(auto, 0x10, 1) {
	fix cache_register_file_port0_isel(system.port0);
	set pc_register_write(H);
	set address_register_write(H);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 *	Rx = P1
 */
function LP1(auto, 0x11, 1) {
	fix cache_register_file_port0_isel(system.port1);
	set pc_register_write(H);
	set address_register_write(H);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 *	P2 = Rx
 */
function SP2(auto, 0x12, 1) {
	set pc_register_write(H);
	set address_register_write(H);
	set port2_register_write(H);
	call fetch();
}

/*
 *	P2 = Rx
 */
function SP3(auto, 0x13, 1) {
	set pc_register_write(H);
	set address_register_write(H);
	set port3_register_write(H);
	call fetch();
}

/*
 * Rz = Rx + Ry (unsigned)
 */
function ADDU(auto, 0x20, 3) {
	fix math_alu_csel(ADD_U), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx - Ry (unsigned)
 */
function SUBU(auto, 0x21, 3) {
	fix math_alu_csel(SUB_U), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx * Ry (unsigned)
 */
function MULU(auto, 0x22, 3) {
	fix math_alu_csel(MUL_U), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx / Ry (unsigned)
 */
function DIVU(auto, 0x23, 3) {
	fix math_alu_csel(DIV_U), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx + Ry (signed)
 */
function ADD(auto, 0x24, 3) {
	fix math_alu_csel(ADD), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx - Ry (signed)
 */
function SUB(auto, 0x25, 3) {
	fix math_alu_csel(SUB), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx * Ry (signed)
 */
function MUL(auto, 0x26, 3) {
	fix math_alu_csel(MUL), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx / Ry (signed)
 */
function DIV(auto, 0x27, 3) {
	fix math_alu_csel(DIV), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx rotatet right by Ry
 */
function RR(auto, 0x28, 3) {
	fix math_alu_csel(RR), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx rotatet left by Ry
 */
function RL(auto, 0x29, 3) {
	fix math_alu_csel(RL), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx logical right shifted by Ry
 */
function SRL(auto, 0x2A, 3) {
	fix math_alu_csel(SRL), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx logical left shifted by Ry
 */
function SLL(auto, 0x2B, 3) {
	fix math_alu_csel(SLL), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx arithmetic right shifted by Ry
 */
function SRA(auto, 0x2C, 3) {
	fix math_alu_csel(SRA), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx | Ry, (bitwise or)
 */
function OR(auto, 0x2D, 3) {
	fix math_alu_csel(OR), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx & Ry, (bitewise and)
 */
function AND(auto, 0x2E, 3) {
	fix math_alu_csel(AND), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = Rx ~ Ry, (bitwise exclusive or)
 */
function XOR(auto, 0x2F, 3) {
	fix math_alu_csel(XOR), cache_register_file_port0_isel(math_alu.low);
	call load_operands();
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * Rz = !Rx, (bitwise not)
 */
function NOT(auto, 0x30, 2) {
	fix math_alu_csel(NOT), cache_register_file_port0_isel(math_alu.low);
	fix operand2_register_isel(cache_register_file.out);
	set pc_register_write(H);
	set address_register_write(H);
	set noop(0);
	set operand1_register_write(H);
	set pc_register_write(H);
	set noop(0);
	set address_register_write(H);
	set noop(0);
	set cache_register_file_port0_write(H);
	call fetch();
}

/*
 * pc = Rx
 */
function JMP(auto, 0x40, 1) {
	set pc_register_write(H);
	set alu_status_register_isel(const.1);
	set alu_status_register_write(H), alu_status_register_isel(const.1);
	set pc_register_write(H);
	set alu_status_register_isel(const.0);
	set alu_status_register_write(H), alu_status_register_isel(const.0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 * pc = Rz, if Rx == Ry (unsigned)
 */
function BEQ(auto, 0x41, 3) {
	call load_operands();
	fix math_alu_csel(EQ);
	set pc_register_write(H);
	set alu_status_register_isel(math_alu.status);
	set alu_status_register_write(H), alu_status_register_isel(math_alu.status);
	set pc_register_write(H);
	set alu_status_register_isel(const.0);
	set alu_status_register_write(H), alu_status_register_isel(const.0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 * pc = Rz, if Rx > Ry (unsigned)
 */
function BGTU(auto, 0x42, 3) {
	call load_operands();
	fix math_alu_csel(GT_U);
	set pc_register_write(H);
	set alu_status_register_isel(math_alu.status);
	set alu_status_register_write(H), alu_status_register_isel(math_alu.status);
	set pc_register_write(H);
	set alu_status_register_isel(const.0);
	set alu_status_register_write(H), alu_status_register_isel(const.0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 * pc = Rz, if Rx < Ry (unsigned)
 */
function BLTU(auto, 0x43, 3) {
	call load_operands();
	fix math_alu_csel(LT_U);
	set pc_register_write(H);
	set alu_status_register_isel(math_alu.status);
	set alu_status_register_write(H), alu_status_register_isel(math_alu.status);
	set pc_register_write(H);
	set alu_status_register_isel(const.0);
	set alu_status_register_write(H), alu_status_register_isel(const.0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 * pc = Rz, if Rx >= Ry (unsigned)
 */
function BGEQU(auto, 0x44, 3) {
	call load_operands();
	fix math_alu_csel(GEQ_U);
	set pc_register_write(H);
	set alu_status_register_isel(math_alu.status);
	set alu_status_register_write(H), alu_status_register_isel(math_alu.status);
	set pc_register_write(H);
	set alu_status_register_isel(const.0);
	set alu_status_register_write(H), alu_status_register_isel(const.0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 * pc = Rz, if Rx <= Ry (unsigned)
 */
function BLEQU(auto, 0x45, 3) {
	call load_operands();
	fix math_alu_csel(LEQ_U);
	set pc_register_write(H);
	set alu_status_register_isel(math_alu.status);
	set alu_status_register_write(H), alu_status_register_isel(math_alu.status);
	set pc_register_write(H);
	set alu_status_register_isel(const.0);
	set alu_status_register_write(H), alu_status_register_isel(const.0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 * pc = Rz, if Rx >= Ry (signed)
 */
function BGEQ(auto, 0x46, 3) {
	call load_operands();
	fix math_alu_csel(GEQ);
	set pc_register_write(H);
	set alu_status_register_isel(math_alu.status);
	set alu_status_register_write(H), alu_status_register_isel(math_alu.status);
	set pc_register_write(H);
	set alu_status_register_isel(const.0);
	set alu_status_register_write(H), alu_status_register_isel(const.0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 * pc = Rz, if Rx > Ry (signed)
 */
function BGT(auto, 0x47, 3) {
	call load_operands();
	fix math_alu_csel(GT);
	set pc_register_write(H);
	set alu_status_register_isel(math_alu.status);
	set alu_status_register_write(H), alu_status_register_isel(math_alu.status);
	set pc_register_write(H);
	set alu_status_register_isel(const.0);
	set alu_status_register_write(H), alu_status_register_isel(const.0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 * pc = Rz, if Rx < Ry (signed)
 */
function BLT(auto, 0x48, 3) {
	call load_operands();
	fix math_alu_csel(LT);
	set pc_register_write(H);
	set alu_status_register_isel(math_alu.status);
	set alu_status_register_write(H), alu_status_register_isel(math_alu.status);
	set pc_register_write(H);
	set alu_status_register_isel(const.0);
	set alu_status_register_write(H), alu_status_register_isel(const.0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 * pc = Rz, if Rx <= Ry (signed)
 */
function BLEQ(auto, 0x49, 3) {
	call load_operands();
	fix math_alu_csel(LEQ);
	set pc_register_write(H);
	set alu_status_register_isel(math_alu.status);
	set alu_status_register_write(H), alu_status_register_isel(math_alu.status);
	set pc_register_write(H);
	set alu_status_register_isel(const.0);
	set alu_status_register_write(H), alu_status_register_isel(const.0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

/*
 * Rx = #const
 */
 function LC(auto, 0x14, 2) {
 	fix cache_register_file_port0_isel(program_rom.out);
 	set pc_register_write(H);
 	set noop(0);
 	set address_register_write(H);
 	set noop(0);
 	set pc_register_write(H);
 	set noop(0);
 	set cache_register_file_port0_write(H);
 	call fetch();
 }

/*
 * 1+3 Cycle No Operation
 */
function NOP(auto, 0x50, 0) {
	set noop(0);
	call fetch();
}

virtual fetch() {
	set pc_register_write(H);
	set noop(0);
	set m2_multiplexer_isel(cmd_trans_rom.out);
}

virtual load_operands() {
	fix operand2_register_isel(cache_register_file.out);
	set pc_register_write(H);
	set address_register_write(H);
	set noop(0);
	set operand1_register_write(H);
	set pc_register_write(H);
	set address_register_write(H);
	set noop(0);
	set operand2_register_write(H);
}