.device LFE5U-25F

.comment Part: LFE5U-25F-6CABGA256

.tile CIB_R13C26:CIB_DSP
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R14C71:CIB_LR
arc: H00L0100 V02N0301
arc: JA0 H00L0100
enum: CIB.JB0MUX 0

.tile CIB_R15C71:CIB_LR
arc: N1_V02N0301 S1_V02N0201

.tile CIB_R16C71:CIB_LR
arc: JA3 V00T0000
arc: V00T0000 H02E0201
enum: CIB.JB3MUX 0

.tile CIB_R17C1:CIB_LR
arc: JA0 H02W0501
arc: S1_V02S0701 H06W0203
enum: CIB.JB0MUX 0

.tile CIB_R17C71:CIB_LR
arc: H00L0000 V02N0201
arc: H00L0100 S1_V02N0101
arc: JA0 H00L0000
arc: JA3 H00L0100
arc: S1_V02S0701 H06E0203
arc: N1_V02N0201 W3_H06E0103
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R18C71:CIB_LR
arc: N1_V02N0201 S1_V02N0201

.tile CIB_R19C1:CIB_LR
arc: JA0 N1_V02S0701
arc: JA3 H02W0701
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R19C71:CIB_LR
arc: JA0 N1_V02S0701
arc: JA3 V00T0000
arc: V00T0000 W1_H02E0201
arc: N1_V02N0101 W3_H06E0103
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R1C24:CIB
arc: JA0 E1_H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R1C26:CIB
arc: W1_H02W0501 S3_V06N0303

.tile CIB_R1C27:CIB
arc: E1_H02E0701 V06N0203
arc: H00L0100 V02N0101
arc: JA0 H00L0100
enum: CIB.JB0MUX 0

.tile CIB_R1C28:CIB
arc: E1_H02E0701 V06N0203
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C29:CIB
arc: E1_H02E0501 S1_V02N0501
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C30:CIB
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C32:CIB
arc: E1_H02E0701 S1_V02N0701

.tile CIB_R1C33:CIB
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C34:CIB
arc: E1_H02E0701 V01N0101
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C35:CIB
arc: E1_H02E0501 V06N0303
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C36:CIB
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C39:CIB
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R20C1:CIB_LR
arc: JA0 E1_H02W0701
arc: JA3 H02W0701
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R20C71:CIB_LR
arc: JA0 W1_H02E0701
arc: JA3 W1_H02E0501
arc: N1_V02N0201 H06E0103
arc: S1_V02S0701 H06E0203
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R21C1:CIB_LR
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701

.tile CIB_R22C1:CIB_LR
arc: JA0 V02S0501
arc: JA3 V02S0701
arc: S1_V02S0301 E3_H06W0003
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R22C71:CIB_LR
arc: JA0 N1_V02S0701
arc: JA3 W1_H02E0501
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 W3_H06E0303
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R23C1:CIB_LR
arc: H00L0100 V02S0301
arc: JA0 V02N0701
arc: JA3 H00L0100
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H02W0701
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R23C71:CIB_LR
arc: H00L0000 V02S0001
arc: JA0 H00L0000
arc: JA3 W1_H02E0701
arc: S1_V02S0501 W1_H02E0501
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R24C1:CIB_LR
arc: N1_V02N0701 E1_H02W0701

.tile CIB_R24C71:CIB_LR
arc: S1_V02S0701 N1_V02S0601

.tile CIB_R25C12:CIB_EBR
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R25C13:CIB_EBR
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R25C18:CIB_EBR
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R25C19:CIB_EBR
arc: S3_V06S0003 N3_V06S0303
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R25C1:CIB_LR_S
arc: JA0 N1_V02S0501
arc: JA3 N1_V02S0701
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R25C24:CIB_EBR
arc: N1_V02N0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R25C25:CIB_EBR
arc: N1_V02N0101 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R25C27:CIB_EBR
arc: N1_V02N0301 H06E0003

.tile CIB_R25C28:CIB_EBR
arc: N1_V02N0701 H06E0203

.tile CIB_R25C30:CIB_EBR
arc: N1_V02N0301 W3_H06E0003

.tile CIB_R25C6:CIB_EBR
arc: E3_H06E0103 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R25C71:CIB_LR_S
arc: JA0 V02S0701
arc: JA3 N1_V02S0501
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R25C7:CIB_EBR
arc: E3_H06E0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R26C1:CIB_LR
arc: JA0 H02W0701
arc: JA3 H02W0501
arc: S1_V02S0501 E1_H02W0501
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R28C1:CIB_LR
arc: JA0 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R29C1:CIB_LR
arc: JD7 V00B0000
arc: V00B0000 S1_V02N0201

.tile CIB_R31C1:CIB_LR
arc: N1_V02N0201 S3_V06N0103

.tile CIB_R37C19:CIB_EBR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R37C1:CIB_LR_S
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R37C6:CIB_EBR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R37C7:CIB_EBR
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R43C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R47C71:CIB_LR
arc: S1_V02S0501 H06E0303

.tile CIB_R49C12:CIB
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R49C18:CIB
arc: JA0 H02W0701
arc: E3_H06E0103 W3_H06E0103
enum: CIB.JB0MUX 0

.tile CIB_R49C19:CIB
arc: W1_H02W0701 N3_V06S0203

.tile CIB_R49C1:CIB_LR_S
arc: N3_V06N0303 JF5

.tile CIB_R49C24:CIB
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R49C30:CIB
arc: N1_V02N0201 W3_H06E0103

.tile CIB_R49C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C4:CIB
arc: JA0 V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R49C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R49C69:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C6:CIB_EFB0
arc: E3_H06E0003 JQ0
arc: N3_V06N0003 JQ0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C71:CIB_LR_S
arc: JA0 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R49C7:CIB_EFB1
arc: N3_V06N0003 JQ0
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile MIB_R0C24:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C27:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C28:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C29:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C30:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C33:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C34:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C35:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C36:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C39:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C69:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R13C21:DSP_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R13C31:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0000

.tile MIB_R13C32:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0000

.tile MIB_R13C3:DSP_SPINE_UL1
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile MIB_R13C41:DSP_SPINE_UR0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R14C72:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R15C72:PICR1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R16C72:PICR2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R17C0:PICL0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R17C72:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R18C0:PICL1_DQS0
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R18C72:PICR1_DQS0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R19C0:PICL2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R19C72:PICR2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C0:BANKREF7A
enum: BANK.VCCIO 3V3

.tile MIB_R1C24:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C27:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C28:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C29:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C30:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C33:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C34:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C35:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C36:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C39:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C72:BANKREF2A
enum: BANK.VCCIO 3V3

.tile MIB_R20C0:PICL0_DQS2
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R20C72:PICR0_DQS2
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R21C0:PICL1_DQS3
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R21C72:PICR1_DQS3
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R22C0:PICL2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R22C72:PICR2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R23C0:PICL0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R23C72:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R24C0:PICL1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R24C72:PICR1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R25C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R25C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0

.tile MIB_R25C72:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R26C0:PICL0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R27C0:PICL1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R28C0:PICL2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R37C21:EBR_SPINE_LL0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R37C31:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0000

.tile MIB_R37C32:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0000

.tile MIB_R48C0:PICL1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R48C72:PICR1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS25

.tile MIB_R49C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R49C72:MIB_CIB_LR_A
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS25

.tile MIB_R50C18:SPICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R50C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R50C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R50C4:EFB0_PICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R50C6:EFB2_PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS25
enum: PIOA.BASE_TYPE INPUT_LVCMOS25
enum: PIOA.HYSTERESIS ON

.tile MIB_R50C71:BANKREF3
enum: BANK.VCCIO 2V5

.tile MIB_R50C7:EFB3_PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS25
enum: PIOB.BASE_TYPE INPUT_LVCMOS25
enum: PIOB.HYSTERESIS ON

.tile R10C27:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R11C29:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R11C32:PLC2
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0303

.tile R12C28:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R12C35:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R12C39:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R14C27:PLC2
arc: N3_V06N0003 S1_V02N0001

.tile R14C34:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R15C26:PLC2
arc: V01S0100 S3_V06N0303

.tile R16C25:PLC2
arc: H00R0000 S1_V02N0401
arc: V00B0000 S1_V02N0201
arc: A3 V00B0000
arc: A5 S1_V02N0101
arc: A7 V02N0301
arc: B0 H02W0301
arc: B2 S1_V02N0301
arc: B4 H00R0000
arc: B6 S1_V02N0501
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0301 F3
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C26:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: S1_V02S0601 H01E0001
arc: W1_H02W0301 N1_V01S0100
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: S1_V02S0101 F1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R16C27:PLC2
arc: H00L0100 S1_V02N0101
arc: S1_V02S0601 H01E0001
arc: V00T0000 H02E0201
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: M0 V00T0000
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C70:PLC2
arc: E1_H02E0201 S1_V02N0201

.tile R17C12:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R17C18:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R17C23:PLC2
arc: V00B0000 V02N0201
arc: A1 V02N0701
arc: B1 V02N0301
arc: C1 V02N0401
arc: D1 V02N0001
arc: E1_H02E0201 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: M0 V00B0000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R17C24:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: V00B0100 V02N0101
arc: A0 V02N0701
arc: B0 V02N0301
arc: C0 V02N0401
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: M0 V00B0100
arc: M2 E1_H02W0601
arc: MUXCLK1 CLK0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C25:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: N1_V02N0301 V01N0101
arc: S1_V02S0101 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: A1 V02N0701
arc: A3 V00B0000
arc: B1 V02N0101
arc: B3 V01N0001
arc: C1 V02N0401
arc: C3 V02N0401
arc: D1 V02N0001
arc: D3 V02N0001
arc: E1_H01E0001 F0
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0000
arc: M2 V00B0100
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000001000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R17C26:PLC2
arc: E1_H02E0701 V02N0701
arc: H00R0000 H02E0401
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H01E0001
arc: V00B0000 W1_H02E0401
arc: W1_H02W0601 V01N0001
arc: A0 H00R0000
arc: A2 V00T0000
arc: B0 H02E0301
arc: B2 H00R0000
arc: C0 V02N0601
arc: C2 V02N0401
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 H02E0201
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V00T0000 Q2
word: SLICEA.K0.INIT 1011111110000000
word: SLICEB.K0.INIT 1100101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C27:PLC2
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: S1_V02S0301 H06E0003
arc: V00T0100 S1_V02N0701
arc: A0 H00R0000
arc: A1 H02E0701
arc: B0 V00T0000
arc: B1 Q1
arc: C0 V02N0401
arc: C1 W1_H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 S1_V02N0201
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1010110011001100
word: SLICEA.K1.INIT 1110010011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C28:PLC2
arc: E1_H02E0101 V02N0101
arc: H00R0100 S1_V02N0701
arc: V00B0100 H02E0701
arc: A0 S1_V02N0501
arc: B0 E1_H02W0301
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1011111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C29:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0701
arc: S3_V06S0103 H06E0103
arc: V00B0000 S1_V02N0201
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0101
arc: A1 H00L0100
arc: B1 V02N0101
arc: C1 V02N0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00B0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q6
arc: S1_V02S0001 F0
arc: S3_V06S0003 F0
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C2:PLC2
arc: W1_H02W0501 S1_V02N0501

.tile R17C30:PLC2
arc: S1_V02S0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003

.tile R17C31:PLC2
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02N0701
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: E3_H06E0303 Q5
arc: M5 H00L0100
arc: MUXCLK2 CLK0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C32:PLC2
arc: N3_V06N0303 H06E0303

.tile R17C35:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R17C37:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C41:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R17C43:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R17C47:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R17C49:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C4:PLC2
arc: W3_H06W0203 E1_H02W0401

.tile R17C53:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R17C55:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C59:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R17C61:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R17C65:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R17C67:PLC2
arc: E1_H01E0001 W3_H06E0003

.tile R17C68:PLC2
arc: E3_H06E0203 H01E0001

.tile R17C6:PLC2
arc: W1_H02W0401 E3_H06W0203

.tile R18C23:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0601 E1_H02W0601
arc: V00T0100 E1_H02W0301
arc: A1 E1_H02W0501
arc: B1 H02W0301
arc: C1 E1_H02W0401
arc: D1 E1_H02W0201
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: S1_V02S0001 F0
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C24:PLC2
arc: E1_H02E0401 V02N0401
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 V01N0001
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: A1 H00R0000
arc: A3 H00L0100
arc: B1 E1_H02W0101
arc: B3 E1_H02W0301
arc: C1 E1_H01W0000
arc: C3 H02W0401
arc: D1 E1_H02W0001
arc: D3 H02W0201
arc: E1_H02E0201 F2
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0100
arc: M2 V00T0000
arc: V01S0000 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C25:PLC2
arc: E1_H02E0301 V02N0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H01W0100
arc: A1 H00L0000
arc: A3 N1_V02S0501
arc: B1 E1_H01W0100
arc: B2 N1_V02S0301
arc: B4 V02N0701
arc: B6 V02N0701
arc: B7 V02N0701
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00T0000
arc: C6 V02N0001
arc: C7 V00T0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D1 V00T0100
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: D4 H00R0100
arc: D6 N1_V02S0401
arc: D7 N1_V02S0601
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q7
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q7
arc: V00B0000 Q6
arc: V00T0100 Q3
arc: V01S0000 Q4
arc: V01S0100 Q6
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000110000000000
word: SLICED.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0000101000000000
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 0011000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C26:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 W1_H02E0401
arc: V00T0100 H02E0101
arc: W1_H02W0201 E1_H02W0701
arc: A0 H00L0000
arc: A1 V02N0501
arc: A5 V00T0000
arc: A6 H02E0501
arc: A7 H00R0000
arc: B0 V02N0301
arc: B1 Q1
arc: B2 V02N0101
arc: B3 N1_V02S0101
arc: B5 V01S0000
arc: B7 S1_V02N0701
arc: C0 F6
arc: C1 E1_H01W0000
arc: C2 N1_V02S0601
arc: C3 H00L0100
arc: C5 H02E0601
arc: C6 H02E0401
arc: C7 V01N0101
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 V02S0201
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: D5 H02E0201
arc: D6 E1_H01W0100
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H00R0100 F7
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0601 F6
arc: S1_V02S0101 Q3
arc: S1_V02S0601 F4
arc: S3_V06S0303 F6
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q3
word: SLICEA.K1.INIT 1010110011001100
word: SLICED.K0.INIT 0000000001010000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1100101010101010
word: SLICEB.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0000110000000000
word: SLICED.K1.INIT 1101110011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C27:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 W1_H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 W1_H02E0601
arc: V00T0000 H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: A0 E1_H01E0001
arc: A1 H02E0701
arc: A4 W1_H02E0501
arc: A7 V00T0100
arc: B0 V00B0000
arc: B1 Q1
arc: B2 V02N0101
arc: B4 H00L0000
arc: B7 W1_H02E0101
arc: C0 V02N0401
arc: C1 F4
arc: C2 N1_V02S0601
arc: C4 W1_H02E0401
arc: C7 W1_H02E0601
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 H02E0001
arc: D2 V02N0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q0
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q2
arc: H01W0000 F4
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 W1_H02E0301
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0101 Q1
arc: S3_V06S0303 F6
arc: V00B0000 F4
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1110001010101010
word: SLICEA.K1.INIT 1010110011001100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001000000000000
word: SLICEC.K0.INIT 0000001000000010
word: SLICEB.K0.INIT 0011000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C28:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 H02E0601
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0701 S1_V02N0701
arc: A1 H02E0701
arc: B1 W1_H02E0301
arc: C1 H02E0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 W1_H02E0201
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: M0 V00T0000
arc: M2 V00B0000
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0103 Q2
arc: S1_V02S0201 F0
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C29:PLC2
arc: E1_H02E0501 V02N0501
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H06E0303
arc: V00B0100 V02N0301
arc: V00T0100 H02E0301
arc: W1_H02W0501 V02N0501
arc: A1 E1_H02W0501
arc: B1 E1_H02W0101
arc: C1 H02E0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0001
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: S1_V02S0001 F0
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C30:PLC2
arc: H00R0100 V02N0701
arc: S1_V02S0701 H06E0203
arc: A0 V02N0501
arc: B0 V00T0000
arc: C0 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1010110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C31:PLC2
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 H02E0201
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303

.tile R18C32:PLC2
arc: W1_H02W0601 W3_H06E0303

.tile R18C33:PLC2
arc: H00R0000 H02W0401
arc: V00B0000 H02W0601
arc: E1_H01E0001 W3_H06E0003
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: E3_H06E0303 Q6
arc: M6 V00B0000
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C34:PLC2
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 H01E0001
arc: E3_H06E0203 W3_H06E0203

.tile R18C35:PLC2
arc: N3_V06N0203 W3_H06E0203

.tile R18C39:PLC2
arc: N3_V06N0303 W3_H06E0303

.tile R18C40:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R18C46:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R18C52:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R18C58:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R18C64:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R18C70:PLC2
arc: N1_V02N0201 W3_H06E0103

.tile R19C12:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R19C13:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R19C14:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R19C18:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R19C19:PLC2
arc: S3_V06S0303 E3_H06W0303
arc: E3_H06E0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R19C20:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile R19C23:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: H00R0100 E1_H02W0501
arc: V00B0100 H02W0701
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: B0 V00T0000
arc: B1 Q1
arc: C0 V02S0601
arc: C1 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02N0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1010110011001100
word: SLICEA.K1.INIT 1010110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C24:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: C0 H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 H02E0001
arc: D2 N1_V01S0000
arc: E1_H02E0701 F7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: S1_V02S0001 Q2
arc: V00T0000 Q0
word: SLICEA.K1.INIT 1010110011001100
word: SLICEB.K0.INIT 1010110011001100
word: SLICEA.K0.INIT 1010110011001100
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C25:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: H00L0100 S1_V02N0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0303 W3_H06E0203
arc: A0 H02E0701
arc: A2 V02S0501
arc: A3 V00B0000
arc: A4 N1_V01S0100
arc: A5 V02S0101
arc: B6 V02S0701
arc: B7 N1_V01S0000
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEB.K0.INIT 0101010101010000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C26:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 H02E0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: A4 F7
arc: A6 V02S0301
arc: B0 V02S0301
arc: B1 V02S0101
arc: B4 S1_V02N0501
arc: B7 V00B0000
arc: C4 F6
arc: C6 V02S0001
arc: C7 S1_V02N0201
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D4 V02S0601
arc: D6 H02E0201
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: N3_V06N0203 Q4
arc: S1_V02S0401 F4
arc: S3_V06S0303 F6
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0011001100110000
word: SLICED.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0000000000000101
word: SLICEC.K0.INIT 0011000100010001
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C27:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 H06E0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 W1_H02E0301
arc: A0 W1_H02E0701
arc: A1 H00L0100
arc: A2 H01E0001
arc: A3 W1_H02E0701
arc: A5 H02E0701
arc: A7 H02E0501
arc: B0 V02S0101
arc: B1 N1_V02S0301
arc: B2 H00L0000
arc: B3 Q3
arc: B5 H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 W1_H02E0401
arc: C3 N1_V01S0100
arc: C5 V02S0201
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 H00R0000
arc: D5 V02S0601
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0501 F7
arc: S1_V02S0501 F7
arc: S3_V06S0203 F7
arc: V01S0000 F7
arc: V01S0100 F4
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q3
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 1011111110000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000100000000
word: SLICEB.K1.INIT 1010110011001100
word: SLICED.K1.INIT 0000101010101010
word: SLICEA.K1.INIT 1110101000101010
word: SLICEB.K0.INIT 1110010011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C28:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H06E0303
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: A0 H00R0000
arc: A2 E1_H02W0501
arc: B0 V00T0000
arc: B2 H02E0301
arc: C0 W1_H02E0601
arc: C2 N1_V01N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D2 N1_V01S0000
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0201 Q2
arc: V00T0000 Q0
word: SLICEB.K0.INIT 1011100011110000
word: SLICEA.K0.INIT 1010110011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C29:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 H02W0701
arc: W1_H02W0301 E1_H01W0100
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: B0 V00T0000
arc: B1 Q1
arc: C0 H02E0601
arc: C1 V02S0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H00R0000
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1010110011001100
word: SLICEA.K1.INIT 1010110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C2:PLC2
arc: N1_V02N0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203

.tile R19C30:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02E0201
arc: W1_H02W0501 E1_H01W0100
arc: H01W0100 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: A0 H02W0501
arc: B0 V00T0000
arc: C0 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1010110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C31:PLC2
arc: S1_V02S0301 W1_H02E0301
arc: H01W0100 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303

.tile R19C33:PLC2
arc: H00R0000 H02W0401
arc: V00T0000 H02W0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q0
arc: M0 V00T0000
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C34:PLC2
arc: W1_H02W0401 V02N0401
arc: W1_H02W0001 W3_H06E0003

.tile R19C35:PLC2
arc: H00R0100 V02N0701
arc: V00T0000 H02W0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: E3_H06E0103 Q2
arc: M2 V00T0000
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C36:PLC2
arc: W1_H02W0001 W3_H06E0003

.tile R19C39:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R19C41:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R19C45:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R19C47:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R19C51:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R19C53:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R19C57:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R19C59:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R19C63:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R19C65:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R19C69:PLC2
arc: E1_H02E0201 W3_H06E0103

.tile R19C6:PLC2
arc: E3_H06E0103 S3_V06N0103

.tile R19C7:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R19C8:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R20C11:PLC2
arc: S3_V06S0303 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile R20C12:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R20C17:PLC2
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R20C18:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R20C22:PLC2
arc: E1_H02E0701 E3_H06W0203
arc: S1_V02S0401 E3_H06W0203

.tile R20C23:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: H00L0100 V02S0101
arc: H00R0100 H02E0701
arc: N1_V02N0201 E1_H01W0000
arc: V00B0000 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C24:PLC2
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0001
arc: A1 H00L0100
arc: B1 N1_V02S0101
arc: C1 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 N1_V02S0201
arc: E1_H01E0001 F0
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: M0 V00B0000
arc: M1 H00L0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C25:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 H01E0001
arc: S1_V02S0501 E1_H02W0501
arc: V00B0100 H02E0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: A0 V02S0701
arc: B0 V00T0000
arc: C0 N1_V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1010110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C26:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0501 E1_H02W0501
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02E0301
arc: W1_H02W0301 E1_H01W0100
arc: A0 V02S0701
arc: A3 V02S0501
arc: B0 V00T0000
arc: B3 N1_V02S0101
arc: B7 V02S0701
arc: C0 N1_V02S0401
arc: C3 H02E0401
arc: C7 V02N0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D3 H02E0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
arc: N1_V02N0701 F7
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1010110011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000010
word: SLICED.K1.INIT 0000000000000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R20C27:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0701 V02S0701
arc: H00R0100 V02S0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 E1_H01W0000
arc: V00B0100 V02S0101
arc: V00T0100 V02S0701
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V02S0101
arc: B0 V00T0000
arc: B1 W1_H02E0101
arc: B2 V02S0101
arc: B3 Q3
arc: B4 H02E0101
arc: C0 N1_V01S0100
arc: C1 H00L0100
arc: C2 N1_V01N0001
arc: C3 V02S0401
arc: C4 Q4
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0001
arc: D2 E1_H02W0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0601 Q4
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1010110011001100
word: SLICEA.K1.INIT 1011100011110000
word: SLICEB.K0.INIT 1011100011110000
word: SLICEB.K1.INIT 1010110011001100
word: SLICEC.K0.INIT 1101100011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C28:PLC2
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02S0601
arc: V00B0100 H02E0701
arc: W1_H02W0001 V02N0001
arc: A0 H00R0000
arc: A7 H02E0701
arc: B0 V00T0000
arc: C0 N1_V02S0601
arc: C7 V02N0201
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D7 S1_V02N0601
arc: E1_H01E0101 F7
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F7
arc: N1_V02N0701 F7
arc: V00T0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0101000000000000
word: SLICEA.K0.INIT 1010110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R20C29:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0601 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0701 H02E0701
arc: S1_V02S0701 H01E0101
arc: V00B0000 H02W0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: A0 V02S0501
arc: A2 V02S0501
arc: B0 V00T0000
arc: B2 H00L0000
arc: C0 H02E0601
arc: C2 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D2 W1_H02E0201
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V00T0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1110010011001100
word: SLICEB.K0.INIT 1110010011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C2:PLC2
arc: W1_H02W0701 E1_H02W0701

.tile R20C30:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0701 W1_H02E0701
arc: V00T0000 V02S0401
arc: W1_H02W0401 V02S0401
arc: A0 N1_V02S0701
arc: B0 V02S0101
arc: C0 H02E0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1101111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C31:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0701 H06E0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: M2 V00B0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C32:PLC2
arc: H00R0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: M0 V00T0000
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C33:PLC2
arc: H00R0100 H02W0701
arc: E1_H01E0001 W3_H06E0003
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E3_H06E0303 Q6
arc: M6 H02W0401
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C34:PLC2
arc: N3_V06N0203 H06E0203
arc: W1_H02W0401 H01E0001
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203

.tile R20C35:PLC2
arc: N1_V02N0701 H01E0101

.tile R20C37:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R20C38:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile R20C39:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R20C3:PLC2
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: W1_H02W0701 E1_H02W0601

.tile R20C43:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103

.tile R20C44:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R20C45:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R20C49:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R20C4:PLC2
arc: W1_H02W0701 E1_H02W0701

.tile R20C50:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R20C51:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R20C55:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R20C56:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile R20C57:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R20C5:PLC2
arc: W1_H02W0601 E3_H06W0303

.tile R20C61:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R20C62:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003

.tile R20C63:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R20C67:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203

.tile R20C68:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R20C69:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: S1_V02S0501 W3_H06E0303

.tile R20C6:PLC2
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R21C12:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003

.tile R21C18:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203

.tile R21C23:PLC2
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 N1_V02S0001

.tile R21C24:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 V02S0701
arc: V00B0100 V02S0301
arc: W3_H06W0303 E3_H06W0203
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C25:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 E1_H01W0000
arc: W1_H02W0201 E1_H02W0201
arc: A0 H02W0501
arc: B0 V00T0000
arc: C0 S1_V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1110010011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C26:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: H00R0000 N1_V02S0401
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0501 V06S0303
arc: B7 H02E0101
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: N1_V02N0501 F7
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000000000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C27:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06S0303
arc: H00L0100 W1_H02E0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02E0001
arc: V00B0100 S1_V02N0301
arc: A0 V02N0501
arc: A1 H00L0100
arc: B0 W1_H02E0101
arc: B1 Q1
arc: C0 N1_V01N0001
arc: C1 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1101100011110000
word: SLICEA.K1.INIT 1010110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C28:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 W1_H02E0201
arc: H00R0000 N1_V02S0401
arc: N1_V02N0201 W1_H02E0201
arc: C0 H00L0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C29:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00R0100 N1_V02S0701
arc: S1_V02S0201 N1_V02S0201
arc: W1_H02W0001 V06S0003
arc: A0 W1_H02E0501
arc: B0 V00T0000
arc: C0 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1110110001001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R21C30:PLC2
arc: H00R0100 V02S0701
arc: V00B0000 V02S0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0301 S1_V02N0301
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q7
arc: M0 V00T0100
arc: M4 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C36:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile R21C3:PLC2
arc: S3_V06S0203 H06W0203

.tile R21C42:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R21C48:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R21C54:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R21C60:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R21C66:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R21C69:PLC2
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H06E0203

.tile R21C6:PLC2
arc: S3_V06S0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R22C11:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R22C13:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R22C14:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R22C17:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R22C19:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R22C20:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R22C22:PLC2
arc: E1_H02E0401 N1_V02S0401

.tile R22C23:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: W3_H06W0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C25:PLC2
arc: H00R0100 N1_V02S0501
arc: V00B0000 V02S0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: W3_H06W0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C26:PLC2
arc: E1_H02E0501 V06S0303
arc: H00R0100 N1_V02S0501
arc: V00T0000 E1_H02W0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: M0 V00T0000
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C27:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 N1_V02S0401
arc: N1_V02N0501 H02E0501
arc: V00B0000 N1_V02S0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: E3_H06E0103 Q2
arc: M2 V00B0000
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C28:PLC2
arc: H00R0000 H02E0401
arc: N1_V02N0601 N1_V01S0000
arc: V00B0000 V02N0201
arc: A0 W1_H02E0501
arc: B0 V00B0000
arc: C0 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1101111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C29:PLC2
arc: H00L0000 V02S0201
arc: H00R0100 N1_V02S0701
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q3
arc: M3 H00L0000
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C2:PLC2
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303

.tile R22C33:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R22C35:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R22C39:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R22C41:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R22C45:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R22C47:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R22C51:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R22C53:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R22C57:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R22C59:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R22C5:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R22C63:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R22C65:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R22C69:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0001 W3_H06E0003

.tile R22C7:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R22C8:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R23C11:PLC2
arc: W3_H06W0303 V06S0303

.tile R23C24:PLC2
arc: N1_V02N0501 S1_V02N0501

.tile R23C25:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101

.tile R23C27:PLC2
arc: N1_V02N0301 S1_V02N0301

.tile R23C28:PLC2
arc: N1_V02N0201 S1_V02N0701

.tile R23C29:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R23C30:PLC2
arc: N1_V02N0301 S1_V02N0301

.tile R23C3:PLC2
arc: W1_H02W0701 V06S0203

.tile R23C4:PLC2
arc: W3_H06W0303 E1_H01W0100

.tile R23C5:PLC2
arc: H01W0100 E3_H06W0303

.tile R23C69:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701

.tile R24C27:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R24C3:PLC2
arc: W1_H02W0701 V06S0203

.tile R26C2:PLC2
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701

.tile R26C3:PLC2
arc: W1_H02W0501 N3_V06S0303

.tile R27C26:PLC2
arc: F4 F4_SLICE
arc: N3_V06N0203 F4
arc: S3_V06S0203 F4
word: SLICEC.K0.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R27C6:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R28C2:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203

.tile R2C27:PLC2
arc: N1_V02N0101 S3_V06N0103

.tile R2C32:PLC2
arc: E1_H02E0701 V06N0203

.tile R2C34:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0701 W1_H02E0701

.tile R2C39:PLC2
arc: N1_V02N0701 S1_V02N0601

.tile R31C19:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R31C6:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R31C7:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R33C26:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R33C6:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R39C26:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0601 E1_H01W0000
arc: V00T0000 H02W0001
arc: A0 V02N0501
arc: B0 V02N0301
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0100110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C27:PLC2
arc: S1_V02S0701 H02E0701
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 S1_V02N0001
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A4 V02N0301
arc: B0 V02N0101
arc: B1 V01N0001
arc: B2 H00R0000
arc: B4 H00L0000
arc: C0 F4
arc: C1 F4
arc: C2 V02N0601
arc: C4 V00T0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0001
arc: D2 V02N0001
arc: D4 E1_H01W0100
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00R0000 F4
arc: H01W0000 F4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0100110011001100
word: SLICEA.K1.INIT 0100110011001100
word: SLICEB.K0.INIT 0111000011110000
word: SLICEC.K0.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R39C28:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: A0 V02N0501
arc: A1 V02N0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: C0 H02E0601
arc: C1 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 S1_V02N0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: V01S0000 Q1
word: SLICEA.K0.INIT 0111111100000000
word: SLICEA.K1.INIT 0111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C29:PLC2
arc: H00R0000 W1_H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: A0 V02N0501
arc: C0 V02N0401
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S3_V06S0203 Q4
word: SLICEA.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C30:PLC2
arc: W1_H02W0301 S1_V02N0301

.tile R39C6:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R3C29:PLC2
arc: N1_V02N0501 S1_V02N0501

.tile R3C32:PLC2
arc: N1_V02N0701 S1_V02N0601

.tile R40C26:PLC2
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E1_H02W0501
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: B0 H00R0100
arc: B1 H00R0100
arc: C0 V02S0601
arc: C1 E1_H01W0000
arc: C7 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02S0001
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 F7
word: SLICEA.K0.INIT 0111111100000000
word: SLICEA.K1.INIT 0111000011110000
word: SLICED.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R40C27:PLC2
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02E0501
arc: V00B0000 V02S0001
arc: W1_H02W0001 V02N0001
arc: A0 V02S0701
arc: A2 H02E0701
arc: A3 V00B0000
arc: A4 V02S0301
arc: A6 N1_V01S0100
arc: B5 H01E0101
arc: B7 H02E0301
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: N1_V01N0001 F4
arc: N1_V02N0101 F3
arc: N1_V02N0601 F6
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R40C28:PLC2
arc: N1_V02N0501 W1_H02E0501
arc: V00B0000 V02S0001
arc: B0 V00B0000
arc: B1 V02S0301
arc: B2 E1_H01W0100
arc: B7 N1_V01S0000
arc: C7 H02E0601
arc: D7 E1_H01W0100
arc: E1_H01E0101 F2
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F7
arc: N1_V02N0001 F0
arc: V01S0000 F1
arc: W1_H02W0501 F7
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000000000110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R40C29:PLC2
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: V00B0000 W1_H02E0401
arc: A0 H02E0501
arc: B0 V00B0000
arc: C0 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C30:PLC2
arc: W1_H02W0301 V02N0301

.tile R41C26:PLC2
arc: N1_V02N0201 N1_V01S0000

.tile R41C27:PLC2
arc: N1_V02N0001 S1_V02N0001

.tile R41C28:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S1_V02N0401

.tile R41C30:PLC2
arc: N1_V02N0301 S1_V02N0301

.tile R43C12:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R43C13:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R43C18:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R43C19:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103

.tile R43C24:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R43C25:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R43C27:PLC2
arc: N1_V02N0001 H06E0003

.tile R43C28:PLC2
arc: N1_V02N0401 H06E0203

.tile R43C29:PLC2
arc: V00T0100 S1_V02N0701
arc: CLK0 G_HPBX0000
arc: LSR1 H02W0301
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S3_V06S0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C30:PLC2
arc: N1_V02N0301 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003

.tile R43C6:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003

.tile R43C7:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003

.tile R45C29:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R45C6:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R46C29:PLC2
arc: E1_H02E0501 V06S0303

.tile R46C30:PLC2
arc: S1_V02S0501 H02E0501

.tile R47C30:PLC2
arc: V00B0000 S1_V02N0201
arc: V00T0100 V02S0501
arc: CLK0 G_HPBX0000
arc: E3_H06E0303 Q6
arc: LSR0 V00B0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C36:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R47C42:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R47C48:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R47C54:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R47C60:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R47C66:PLC2
arc: E1_H02E0601 W3_H06E0303

.tile R47C68:PLC2
arc: E3_H06E0303 W1_H02E0601

.tile R48C4:PLC2
arc: S1_V02S0701 E1_H02W0701

.tile R48C6:PLC2
arc: W1_H02W0701 V06S0203

.tile R4C27:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R4C28:PLC2
arc: N3_V06N0203 S1_V02N0401

.tile R4C35:PLC2
arc: N3_V06N0303 S1_V02N0501

.tile R4C39:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R5C29:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R5C32:PLC2
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R6C28:PLC2
arc: N1_V02N0401 S3_V06N0203

.tile R6C35:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R6C39:PLC2
arc: N1_V02N0301 S3_V06N0003

.tile R7C26:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R8C27:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R8C34:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile TAP_R16C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R17C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R18C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R18C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R19C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R19C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R20C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R20C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R21C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R22C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R39C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R40C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R43C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R47C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

