{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 07 15:05:04 2012 " "Info: Processing started: Sun Oct 07 15:05:04 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_module_64048060 -c vga_module_64048060 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_module_64048060 -c vga_module_64048060" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vga_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Info: Found entity 1: vga_module" {  } { { "source/vga_module.v" "" { Text "C:/1_module/Experiment/09_vga/02-vga_module_64048060/source/vga_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vga_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/vga_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control_module " "Info: Found entity 1: vga_control_module" {  } { { "source/vga_control_module.v" "" { Text "C:/1_module/Experiment/09_vga/02-vga_module_64048060/source/vga_control_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_module " "Info: Found entity 1: sync_module" {  } { { "source/sync_module.v" "" { Text "C:/1_module/Experiment/09_vga/02-vga_module_64048060/source/sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pll_module_bb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pll_module_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Info: Found entity 1: pll_module" {  } { { "source/pll_module_bb.v" "" { Text "C:/1_module/Experiment/09_vga/02-vga_module_64048060/source/pll_module_bb.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "pll_module pll_module.v(39) " "Error (10228): Verilog HDL error at pll_module.v(39): module \"pll_module\" cannot be declared more than once" {  } { { "source/pll_module.v" "" { Text "C:/1_module/Experiment/09_vga/02-vga_module_64048060/source/pll_module.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pll_module pll_module_bb.v(34) " "Info (10499): HDL info at pll_module_bb.v(34): see declaration for object \"pll_module\"" {  } { { "source/pll_module_bb.v" "" { Text "C:/1_module/Experiment/09_vga/02-vga_module_64048060/source/pll_module_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pll_module.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file source/pll_module.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Error: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 07 15:05:04 2012 " "Error: Processing ended: Sun Oct 07 15:05:04 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
