// Seed: 1983847087
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1) begin : LABEL_0
    @(id_3 * 1 << id_3 or negedge 1) assume #1  (1 ? id_1 : id_8) id_10 <= 1;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5
  );
  wire id_11;
  wire id_12, id_13;
endmodule
