{"vcs1":{"timestamp_begin":1747649275.032547600, "rt":9.11, "ut":9.31, "st":0.57}}
{"vcselab":{"timestamp_begin":1747649284.214172502, "rt":0.39, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747649284.657900791, "rt":0.46, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747649274.415953389}
{"VCS_COMP_START_TIME": 1747649274.415953389}
{"VCS_COMP_END_TIME": 1747649285.251095230}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 484004}}
{"vcselab": {"peak_mem": 183888}}
