*** 
*** EL2_HVC_SYSREG_FFFFFFFF000D1004 (9:38:51 5/16/2019)
*** Generated by proveit - ProofLite-6.0.10 (xx/xx/xx)
*** 
 Proof summary for theory EL2_HVC_SYSREG_FFFFFFFF000D1004
    adr_0_TCC1............................proved - complete   [shostak](0.02 s)
    add_addsub_shift_1_TCC1...............proved - complete   [shostak](0.00 s)
    br_2_TCC1.............................proved - complete   [shostak](0.00 s)
    Theory totals: 3 formulas, 3 attempted, 3 succeeded (0.03 s)

Grand Totals: 3 proofs, 3 attempted, 3 succeeded (0.03 s)
