Library {
  Name			  "newfft_library"
  Version		  6.2
  MdlSubVersion		  0
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  PostLoadFcn		  "% Stub definitions for mask variables\ndelay_depth="
"16;\nn_bits=8;\nbin_pt=7;"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Mon Aug 21 14:15:01 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mdexter"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Jun 18 15:46:19 2007"
  ModelVersionFormat	  "1.%<AutoIncrement:363>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "newfft_library"
    Location		    [206, 74, 986, 760]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Butterfly"
      Ports		      []
      Position		      [15, 15, 65, 65]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Butterfly"
	Location		[906, 254, 1404, 946]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_butterfly"
	  Ports			  [3, 3]
	  Position		  [30, 26, 120, 74]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "shift 0"
	  UserDataPersistent	  on
	  UserData		  "DataTag0"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 Butterfly"
	  MaskDescription	  "The radix-2 butterfly produces a+b and a-b "
"outputs for a and b inputs."
	  MaskHelp		  "<pre>\nDescription::\n\nThe radix-2 butterf"
"ly produces a+b and a-b outputs for a and b inputs.\nThe outputs are one bit "
"wider than the inputs.\nThe output precision (i.e. the number of fractional b"
"its) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): Specifies"
" the width of the real/imaginary components.\nWidth of each component is assu"
"med equal.\n\nShift Bits (shift): Specifies how many bits to shift (down) by."
"  A positive value causes\nthe specified number of least significant bits to "
"be dropped.  Usually zero or positive values\nare used to permit or limit bit"
" growth, but negative values can be used to induce bit growth.\n\nQuantizatio"
"n (quantization): Specifies quantization handling (when shift bits > 0).\n\nA"
"dder Latency (add_latency): Latency to use for the underlying real adders.\n<"
"/pre>"
	  MaskPromptString	  "Bit Width In|Shift Bits|Quantization|Adder "
"Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "n_bits=@1;shift=@2;quantization=@3;add_late"
"ncy=@4;"
	  MaskInitialization	  "return\nr2_butterfly_init(gcb, ...\n    n_b"
"its,shift,quantization,add_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|0|Round  (unbiased: Even Values)|1"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "r2_butterfly"
	    Location		    [48, 133, 782, 642]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [35, 88, 65, 102]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [35, 288, 65, 302]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 413, 60, 427]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [340, 397, 385, 443]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_im"
	      Ports		      [2, 1]
	      Position		      [235, 117, 285, 168]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_re"
	      Ports		      [2, 1]
	      Position		      [235, 42, 285, 93]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [110, 19, 155, 166]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag1"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [110, 224, 155, 366]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant0"
	      Ports		      [1, 1]
	      Position		      [440, 55, 485, 85]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant1"
	      Ports		      [1, 1]
	      Position		      [440, 130, 485, 160]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant2"
	      Ports		      [1, 1]
	      Position		      [445, 235, 490, 265]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant3"
	      Ports		      [1, 1]
	      Position		      [445, 305, 490, 335]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [525, 33, 575, 182]
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [525, 216, 575, 354]
	      UserDataPersistent      on
	      UserData		      "DataTag4"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift0"
	      Ports		      [1, 1]
	      Position		      [335, 49, 390, 91]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      Ports		      [1, 1]
	      Position		      [335, 124, 390, 166]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      Ports		      [1, 1]
	      Position		      [335, 229, 390, 271]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift3"
	      Ports		      [1, 1]
	      Position		      [335, 299, 390, 341]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_im"
	      Ports		      [2, 1]
	      Position		      [235, 292, 285, 343]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_re"
	      Ports		      [2, 1]
	      Position		      [235, 222, 285, 273]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a+b"
	      Position		      [630, 103, 660, 117]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a-b"
	      Position		      [635, 278, 665, 292]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [630, 413, 660, 427]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"sub_re"
		DstPort			2
	      }
	      Branch {
		Points			[0, -180]
		DstBlock		"add_re"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [10, 0]
	      Branch {
		DstBlock		"sub_im"
		DstPort			2
	      }
	      Branch {
		Points			[0, -175]
		DstBlock		"add_im"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		DstBlock		"add_re"
		DstPort			1
	      }
	      Branch {
		Points			[0, 180]
		DstBlock		"sub_re"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [0, 0; 40, 0]
	      Branch {
		DstBlock		"add_im"
		DstPort			1
	      }
	      Branch {
		Points			[0, 175]
		DstBlock		"sub_im"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_re"
	      SrcPort		      1
	      DstBlock		      "shift0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_im"
	      SrcPort		      1
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a+b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a-b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "requant0"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "requant1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "requant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "requant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "shift0"
	      SrcPort		      1
	      DstBlock		      "requant0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "requant1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub_re"
	      SrcPort		      1
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "requant2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub_im"
	      SrcPort		      1
	      DstBlock		      "shift3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift3"
	      SrcPort		      1
	      DstBlock		      "requant3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_butterfly_dit_j"
	  Ports			  [3, 3]
	  Position		  [310, 26, 400, 74]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "shift 0"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 Butterfly with fixed -j twiddle (DI"
"T, twiddle before butterfly)"
	  MaskDescription	  "The radix-2 butterfly with fixed DIT -j twi"
"ddle produces a-jb on the a+b output and a+jb on the a-b output for a and b i"
"nputs.  It is intended for use within a radix-4 butterfly."
	  MaskHelp		  "<pre>\nDescription::\n\nThe radix-2 butterf"
"ly with fixed DIT -j twiddle produces a-jb on the a+b output\nand a+jb on the"
" a-b output for a and b inputs.\n\nIt is intended for use within a radix-4 bu"
"tterfly.\n\nThe outputs are one bit wider than the inputs.\nThe output precis"
"ion (i.e. the number of fractional bits) stays the same.\n\nMask Parameters::"
"\n\nBit Width In (n_bits): Specifies the width of the real/imaginary componen"
"ts.\nWidth of each component is assumed equal.\n\nShift Bits (shift): Specifi"
"es how many bits to shift (down) by.  A positive value causes\nthe specified "
"number of least significant bits to be dropped.  Usually zero or positive val"
"ues\nare used to permit or limit bit growth, but negative values can be used "
"to induce bit growth.\n\nQuantization (quantization): Specifies quantization "
"handling (when shift bits > 0).\n\nAdder Latency (add_latency): Latency to us"
"e for the underlying real adders.\n</pre>"
	  MaskPromptString	  "Bit Width In|Shift Bits|Quantization|Adder "
"Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "n_bits=@1;shift=@2;quantization=@3;add_late"
"ncy=@4;"
	  MaskInitialization	  "return\nr2_butterfly_init(gcb, ...\n    n_b"
"its,shift,quantization,add_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|0|Round  (unbiased: Even Values)|1"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "r2_butterfly_dit_j"
	    Location		    [739, 201, 1530, 710]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [35, 88, 65, 102]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [35, 288, 65, 302]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 413, 60, 427]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [345, 397, 390, 443]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_im"
	      Ports		      [2, 1]
	      Position		      [235, 117, 285, 168]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_re"
	      Ports		      [2, 1]
	      Position		      [235, 42, 285, 93]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [110, 19, 155, 166]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [110, 224, 155, 366]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant0"
	      Ports		      [1, 1]
	      Position		      [445, 55, 490, 85]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant1"
	      Ports		      [1, 1]
	      Position		      [445, 130, 490, 160]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant2"
	      Ports		      [1, 1]
	      Position		      [450, 235, 495, 265]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant3"
	      Ports		      [1, 1]
	      Position		      [450, 305, 495, 335]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [545, 33, 595, 182]
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [545, 216, 595, 354]
	      UserDataPersistent      on
	      UserData		      "DataTag9"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift0"
	      Ports		      [1, 1]
	      Position		      [340, 49, 395, 91]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      Ports		      [1, 1]
	      Position		      [340, 124, 395, 166]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      Ports		      [1, 1]
	      Position		      [340, 229, 395, 271]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift3"
	      Ports		      [1, 1]
	      Position		      [340, 299, 395, 341]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_im"
	      Ports		      [2, 1]
	      Position		      [235, 222, 285, 273]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_re"
	      Ports		      [2, 1]
	      Position		      [235, 292, 285, 343]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a+b"
	      Position		      [650, 103, 680, 117]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a-b"
	      Position		      [655, 278, 685, 292]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [655, 413, 685, 427]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a-b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a+b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_im"
	      SrcPort		      1
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_re"
	      SrcPort		      1
	      DstBlock		      "shift0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [55, 0]
	      Branch {
		DstBlock		"add_im"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"sub_im"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"add_re"
		DstPort			1
	      }
	      Branch {
		Points			[0, 250]
		DstBlock		"sub_re"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [10, 0]
	      Branch {
		DstBlock		"sub_re"
		DstPort			2
	      }
	      Branch {
		Points			[0, -250]
		DstBlock		"add_re"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		DstBlock		"sub_im"
		DstPort			2
	      }
	      Branch {
		Points			[0, -105]
		DstBlock		"add_im"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub_re"
	      SrcPort		      1
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub_im"
	      SrcPort		      1
	      DstBlock		      "shift3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift0"
	      SrcPort		      1
	      DstBlock		      "requant0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "requant1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "requant2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift3"
	      SrcPort		      1
	      DstBlock		      "requant3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "requant0"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "requant1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "requant2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "requant3"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_butterfly_dit_j_opt"
	  Ports			  [4, 3]
	  Position		  [165, 26, 255, 74]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "shift 0"
	  UserDataPersistent	  on
	  UserData		  "DataTag10"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 Butterfly with optional -j twiddle "
"(DIT, twiddle before butterfly)"
	  MaskDescription	  "The radix-2 butterfly produces a+b and a-b "
"outputs for a and b inputs.  This variation efficiently includes an optional "
"-j twiddle factor that can be applied before the butterfly (suitable for use "
"in stage two of a DIT FFT)."
	  MaskHelp		  "<pre>\nDescription::\n\nThe radix-2 butterf"
"ly produces a+b and a-b outputs for a and b inputs.\nThis variation efficient"
"ly includes an optional -j twiddle factor that can be\napplied before the but"
"terfly (suitable for use in stage two of a DIT FFT).\n\nThe -j twiddle factor"
" is applied to tbe b input when tw_en is high,\nthus producing a-jb on the a+"
"b output and a+jb on the a-b output.\n\nThe outputs are one bit wider than th"
"e inputs.\nThe output precision (i.e. the number of fractional bits) stays th"
"e same.\n\nMask Parameters::\n\nBit Width In (n_bits): Specifies the width of"
" the real/imaginary components.\nWidth of each component is assumed equal.\n"
"\nShift Bits (shift): Specifies how many bits to shift (down) by.  A positive"
" value causes\nthe specified number of least significant bits to be dropped. "
" Usually zero or positive values\nare used to permit or limit bit growth, but"
" negative values can be used to induce bit growth.\n\nQuantization (quantizat"
"ion): Specifies quantization handling (when shift bits > 0).\n\nAdder Latency"
" (add_latency): Latency to use for the underlying real adders.\n</pre>"
	  MaskPromptString	  "Bit Width In|Shift Bits|Quantization|Adder "
"Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "n_bits=@1;shift=@2;quantization=@3;add_late"
"ncy=@4;"
	  MaskInitialization	  "return\nr2_butterfly_init(gcb, ...\n    n_b"
"its,shift,quantization,add_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|0|Round  (unbiased: Even Values)|1"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "r2_butterfly_dit_j_opt"
	    Location		    [371, 321, 1223, 888]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [35, 88, 65, 102]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [35, 293, 65, 307]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 463, 60, 477]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tw_en"
	      Position		      [30, 413, 60, 427]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [470, 447, 515, 493]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [200, 455, 245, 485]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [200, 115, 245, 145]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [200, 40, 245, 70]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [250, 175, 280, 200]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [215, 412, 240, 428]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [215, 227, 240, 293]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [215, 307, 240, 373]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_im"
	      Ports		      [3, 1]
	      Position		      [370, 119, 420, 171]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition or Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_re"
	      Ports		      [2, 1]
	      Position		      [370, 42, 420, 93]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bool"
	      Ports		      [1, 1]
	      Position		      [255, 370, 275, 405]
	      Orientation	      "up"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [110, 19, 155, 166]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [110, 221, 155, 379]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag12"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant0"
	      Ports		      [1, 1]
	      Position		      [575, 55, 620, 85]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant1"
	      Ports		      [1, 1]
	      Position		      [575, 130, 620, 160]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant2"
	      Ports		      [1, 1]
	      Position		      [580, 235, 625, 265]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "requant3"
	      Ports		      [1, 1]
	      Position		      [580, 325, 625, 355]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [675, 33, 725, 182]
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [675, 204, 725, 386]
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift0"
	      Ports		      [1, 1]
	      Position		      [470, 49, 525, 91]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      Ports		      [1, 1]
	      Position		      [470, 124, 525, 166]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      Ports		      [1, 1]
	      Position		      [470, 229, 525, 271]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift3"
	      Ports		      [1, 1]
	      Position		      [470, 319, 525, 361]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_im"
	      Ports		      [3, 1]
	      Position		      [370, 314, 420, 366]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition or Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_re"
	      Ports		      [2, 1]
	      Position		      [370, 222, 420, 273]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a+b"
	      Position		      [780, 103, 810, 117]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a-b"
	      Position		      [785, 288, 815, 302]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [780, 463, 810, 477]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a-b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a+b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, 100]
		DstBlock		"Mux1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -60]
		DstBlock		"Mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "tw_en"
	      SrcPort		      1
	      Points		      [125, 0]
	      Branch {
		Points			[0, -100]
		Branch {
		  Points		  [0, -80]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		DstBlock		"sub_im"
		DstPort			2
	      }
	      Branch {
		Points			[0, -195]
		DstBlock		"add_im"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[0, 195]
		DstBlock		"sub_im"
		DstPort			1
	      }
	      Branch {
		DstBlock		"add_im"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [95, 0]
	      Branch {
		Points			[0, 180]
		DstBlock		"sub_re"
		DstPort			1
	      }
	      Branch {
		DstBlock		"add_re"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, -180]
		DstBlock		"add_re"
		DstPort			2
	      }
	      Branch {
		DstBlock		"sub_re"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "bool"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "add_im"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "bool"
	      SrcPort		      1
	      Points		      [0, -10]
	      Branch {
		DstBlock		"sub_im"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "shift0"
	      SrcPort		      1
	      DstBlock		      "requant0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "requant1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "requant2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift3"
	      SrcPort		      1
	      DstBlock		      "requant3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_re"
	      SrcPort		      1
	      DstBlock		      "shift0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "requant0"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "requant1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "requant2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "requant3"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sub_re"
	      SrcPort		      1
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub_im"
	      SrcPort		      1
	      DstBlock		      "shift3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_im"
	      SrcPort		      1
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r4_butterfly"
	  Ports			  [5, 5]
	  Position		  [30, 126, 120, 204]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "shift 0"
	  UserDataPersistent	  on
	  UserData		  "DataTag15"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-4 Butterfly"
	  MaskDescription	  "The radix-4 butterfly performs a 4 point FF"
"T on its four inputs (a_in,b_in,c_in,d_in), which are assumed to be in normal"
" order.  Its ouputs (a_out,b_out,c_out,d_out) are in bit-reversed order (desp"
"ite the lexigraphical ordering of the output port names)."
	  MaskHelp		  "<pre>\nDescription::\n\nThe radix-4 butterf"
"ly performs a 4 point FFT on its four inputs (a_in,b_in,c_in,d_in),\nwhich ar"
"e assumed to be in normal order.  Its ouputs (a_out,b_out,c_out,d_out) are\ni"
"n bit-reversed order (despite the lexigraphical ordering of the output port n"
"ames).\n\nThe outputs are two bits wider than the inputs.\nThe output precisi"
"on (i.e. the number of fractional bits) stays the same.\n\nMask Parameters::"
"\n\nBit Width In (n_bits): Specifies the width of the real/imaginary componen"
"ts.\nWidth of each component is assumed equal.\n\nShift Bits (shift): Specifi"
"es how many bits to shift (down) by.  A positive value causes\nthe specified "
"number of least significant bits to be dropped.  Usually zero or positive val"
"ues\nare used to permit or limit bit growth, but negative values can be used "
"to induce bit growth.\n\nQuantization (quantization): Specifies quantization "
"handling (when shift bits > 0).\n\nAdder Latency (add_latency): Latency to us"
"e for the underlying real adders.\n</pre>"
	  MaskPromptString	  "Bit Width In|Shift Bits|Quantization|Adder "
"Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "n_bits=@1;shift=@2;quantization=@3;add_late"
"ncy=@4;"
	  MaskInitialization	  "return\nr4_butterfly_init(gcb, ...\n    n_b"
"its,shift,quantization,add_latency);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|0|Round  (unbiased: Even Values)|1"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "r4_butterfly"
	    Location		    [280, 537, 885, 1046]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [35, 83, 65, 97]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [35, 178, 65, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c_in"
	      Position		      [35, 118, 65, 132]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d_in"
	      Position		      [35, 213, 65, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [35, 258, 65, 272]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [440, 125, 450, 135]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "butterfly0"
	      Ports		      [3, 3]
	      Position		      [145, 91, 235, 139]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "shift 0"
	      UserDataPersistent      on
	      UserData		      "DataTag16"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Butterfly"
	      MaskDescription	      "The radix-2 butterfly produces a+b and "
"a-b outputs for a and b inputs."
	      MaskHelp		      "<pre>\nDescription::\n\nThe radix-2 but"
"terfly produces a+b and a-b outputs for a and b inputs.\nThe outputs are one "
"bit wider than the inputs.\nThe output precision (i.e. the number of fraction"
"al bits) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): Speci"
"fies the width of the real/imaginary components.\nWidth of each component is "
"assumed equal.\n\nShift Bits (shift): Specifies how many bits to shift (down)"
" by.  A positive value causes\nthe specified number of least significant bits"
" to be dropped.  Usually zero or positive values\nare used to permit or limit"
" bit growth, but negative values can be used to induce bit growth.\n\nQuantiz"
"ation (quantization): Specifies quantization handling (when shift bits > 0)."
"\n\nAdder Latency (add_latency): Latency to use for the underlying real adder"
"s.\n</pre>"
	      MaskPromptString	      "Bit Width In|Shift Bits|Quantization|Ad"
"der Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_bits=@1;shift=@2;quantization=@3;add_"
"latency=@4;"
	      MaskInitialization      "return\nr2_butterfly_init(gcb, ...\n   "
" n_bits,shift,quantization,add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0|Truncate|1"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"butterfly0"
		Location		[48, 133, 782, 642]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [35, 88, 65, 102]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 288, 65, 302]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 413, 60, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [340, 397, 385, 443]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_im"
		  Ports			  [2, 1]
		  Position		  [235, 117, 285, 168]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_re"
		  Ports			  [2, 1]
		  Position		  [235, 42, 285, 93]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [110, 19, 155, 166]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag17"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [110, 224, 155, 366]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag18"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant0"
		  Ports			  [1, 1]
		  Position		  [440, 55, 485, 85]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant1"
		  Ports			  [1, 1]
		  Position		  [440, 130, 485, 160]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant2"
		  Ports			  [1, 1]
		  Position		  [445, 235, 490, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant3"
		  Ports			  [1, 1]
		  Position		  [445, 305, 490, 335]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [525, 33, 575, 182]
		  UserDataPersistent	  on
		  UserData		  "DataTag19"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [525, 216, 575, 354]
		  UserDataPersistent	  on
		  UserData		  "DataTag20"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift0"
		  Ports			  [1, 1]
		  Position		  [335, 49, 390, 91]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift1"
		  Ports			  [1, 1]
		  Position		  [335, 124, 390, 166]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift2"
		  Ports			  [1, 1]
		  Position		  [335, 229, 390, 271]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift3"
		  Ports			  [1, 1]
		  Position		  [335, 299, 390, 341]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_im"
		  Ports			  [2, 1]
		  Position		  [235, 292, 285, 343]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_re"
		  Ports			  [2, 1]
		  Position		  [235, 222, 285, 273]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [630, 103, 660, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [635, 278, 665, 292]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [630, 413, 660, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "shift3"
		  SrcPort		  1
		  DstBlock		  "requant3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_im"
		  SrcPort		  1
		  DstBlock		  "shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift2"
		  SrcPort		  1
		  DstBlock		  "requant2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_re"
		  SrcPort		  1
		  DstBlock		  "shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift1"
		  SrcPort		  1
		  DstBlock		  "requant1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift0"
		  SrcPort		  1
		  DstBlock		  "requant0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant0"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_im"
		  SrcPort		  1
		  DstBlock		  "shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_re"
		  SrcPort		  1
		  DstBlock		  "shift0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "sub_im"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [0, 0; 55, 0]
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "add_im"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "butterfly1"
	      Ports		      [3, 3]
	      Position		      [145, 186, 235, 234]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "shift 0"
	      UserDataPersistent      on
	      UserData		      "DataTag21"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Butterfly"
	      MaskDescription	      "The radix-2 butterfly produces a+b and "
"a-b outputs for a and b inputs."
	      MaskHelp		      "<pre>\nDescription::\n\nThe radix-2 but"
"terfly produces a+b and a-b outputs for a and b inputs.\nThe outputs are one "
"bit wider than the inputs.\nThe output precision (i.e. the number of fraction"
"al bits) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): Speci"
"fies the width of the real/imaginary components.\nWidth of each component is "
"assumed equal.\n\nShift Bits (shift): Specifies how many bits to shift (down)"
" by.  A positive value causes\nthe specified number of least significant bits"
" to be dropped.  Usually zero or positive values\nare used to permit or limit"
" bit growth, but negative values can be used to induce bit growth.\n\nQuantiz"
"ation (quantization): Specifies quantization handling (when shift bits > 0)."
"\n\nAdder Latency (add_latency): Latency to use for the underlying real adder"
"s.\n</pre>"
	      MaskPromptString	      "Bit Width In|Shift Bits|Quantization|Ad"
"der Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_bits=@1;shift=@2;quantization=@3;add_"
"latency=@4;"
	      MaskInitialization      "return\nr2_butterfly_init(gcb, ...\n   "
" n_bits,shift,quantization,add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0|Truncate|1"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"butterfly1"
		Location		[48, 133, 782, 642]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [35, 88, 65, 102]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 288, 65, 302]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 413, 60, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [340, 397, 385, 443]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_im"
		  Ports			  [2, 1]
		  Position		  [235, 117, 285, 168]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_re"
		  Ports			  [2, 1]
		  Position		  [235, 42, 285, 93]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [110, 19, 155, 166]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag22"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [110, 224, 155, 366]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag23"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant0"
		  Ports			  [1, 1]
		  Position		  [440, 55, 485, 85]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant1"
		  Ports			  [1, 1]
		  Position		  [440, 130, 485, 160]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant2"
		  Ports			  [1, 1]
		  Position		  [445, 235, 490, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant3"
		  Ports			  [1, 1]
		  Position		  [445, 305, 490, 335]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [525, 33, 575, 182]
		  UserDataPersistent	  on
		  UserData		  "DataTag24"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [525, 216, 575, 354]
		  UserDataPersistent	  on
		  UserData		  "DataTag25"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift0"
		  Ports			  [1, 1]
		  Position		  [335, 49, 390, 91]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift1"
		  Ports			  [1, 1]
		  Position		  [335, 124, 390, 166]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift2"
		  Ports			  [1, 1]
		  Position		  [335, 229, 390, 271]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift3"
		  Ports			  [1, 1]
		  Position		  [335, 299, 390, 341]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_im"
		  Ports			  [2, 1]
		  Position		  [235, 292, 285, 343]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_re"
		  Ports			  [2, 1]
		  Position		  [235, 222, 285, 273]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [630, 103, 660, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [635, 278, 665, 292]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [630, 413, 660, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "shift3"
		  SrcPort		  1
		  DstBlock		  "requant3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_im"
		  SrcPort		  1
		  DstBlock		  "shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift2"
		  SrcPort		  1
		  DstBlock		  "requant2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_re"
		  SrcPort		  1
		  DstBlock		  "shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift1"
		  SrcPort		  1
		  DstBlock		  "requant1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift0"
		  SrcPort		  1
		  DstBlock		  "requant0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant0"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_im"
		  SrcPort		  1
		  DstBlock		  "shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_re"
		  SrcPort		  1
		  DstBlock		  "shift0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "sub_im"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [0, 0; 55, 0]
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "add_im"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "butterfly2"
	      Ports		      [3, 3]
	      Position		      [335, 91, 425, 139]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "shift 0"
	      UserDataPersistent      on
	      UserData		      "DataTag26"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Butterfly"
	      MaskDescription	      "The radix-2 butterfly produces a+b and "
"a-b outputs for a and b inputs."
	      MaskHelp		      "<pre>\nDescription::\n\nThe radix-2 but"
"terfly produces a+b and a-b outputs for a and b inputs.\nThe outputs are one "
"bit wider than the inputs.\nThe output precision (i.e. the number of fraction"
"al bits) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): Speci"
"fies the width of the real/imaginary components.\nWidth of each component is "
"assumed equal.\n\nShift Bits (shift): Specifies how many bits to shift (down)"
" by.  A positive value causes\nthe specified number of least significant bits"
" to be dropped.  Usually zero or positive values\nare used to permit or limit"
" bit growth, but negative values can be used to induce bit growth.\n\nQuantiz"
"ation (quantization): Specifies quantization handling (when shift bits > 0)."
"\n\nAdder Latency (add_latency): Latency to use for the underlying real adder"
"s.\n</pre>"
	      MaskPromptString	      "Bit Width In|Shift Bits|Quantization|Ad"
"der Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_bits=@1;shift=@2;quantization=@3;add_"
"latency=@4;"
	      MaskInitialization      "return\nr2_butterfly_init(gcb, ...\n   "
" n_bits,shift,quantization,add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "9|0|Truncate|1"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"butterfly2"
		Location		[48, 133, 782, 642]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [35, 88, 65, 102]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 288, 65, 302]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 413, 60, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [340, 397, 385, 443]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_im"
		  Ports			  [2, 1]
		  Position		  [235, 117, 285, 168]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_re"
		  Ports			  [2, 1]
		  Position		  [235, 42, 285, 93]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [110, 19, 155, 166]
		  AttributesFormatString  "9_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag27"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "9|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [110, 224, 155, 366]
		  AttributesFormatString  "9_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag28"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "9|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant0"
		  Ports			  [1, 1]
		  Position		  [440, 55, 485, 85]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant1"
		  Ports			  [1, 1]
		  Position		  [440, 130, 485, 160]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant2"
		  Ports			  [1, 1]
		  Position		  [445, 235, 490, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant3"
		  Ports			  [1, 1]
		  Position		  [445, 305, 490, 335]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [525, 33, 575, 182]
		  UserDataPersistent	  on
		  UserData		  "DataTag29"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [525, 216, 575, 354]
		  UserDataPersistent	  on
		  UserData		  "DataTag30"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift0"
		  Ports			  [1, 1]
		  Position		  [335, 49, 390, 91]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift1"
		  Ports			  [1, 1]
		  Position		  [335, 124, 390, 166]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift2"
		  Ports			  [1, 1]
		  Position		  [335, 229, 390, 271]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift3"
		  Ports			  [1, 1]
		  Position		  [335, 299, 390, 341]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_im"
		  Ports			  [2, 1]
		  Position		  [235, 292, 285, 343]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_re"
		  Ports			  [2, 1]
		  Position		  [235, 222, 285, 273]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [630, 103, 660, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [635, 278, 665, 292]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [630, 413, 660, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "shift3"
		  SrcPort		  1
		  DstBlock		  "requant3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_im"
		  SrcPort		  1
		  DstBlock		  "shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift2"
		  SrcPort		  1
		  DstBlock		  "requant2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_re"
		  SrcPort		  1
		  DstBlock		  "shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift1"
		  SrcPort		  1
		  DstBlock		  "requant1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift0"
		  SrcPort		  1
		  DstBlock		  "requant0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant0"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_im"
		  SrcPort		  1
		  DstBlock		  "shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_re"
		  SrcPort		  1
		  DstBlock		  "shift0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "sub_im"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [0, 0; 55, 0]
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "add_im"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "butterfly3j"
	      Ports		      [3, 3]
	      Position		      [335, 186, 425, 234]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "shift 0"
	      UserDataPersistent      on
	      UserData		      "DataTag31"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Butterfly with fixed -j twiddle"
" (DIT, twiddle before butterfly)"
	      MaskDescription	      "The radix-2 butterfly with fixed DIT -j"
" twiddle produces a-jb on the a+b output and a+jb on the a-b output for a and"
" b inputs.  It is intended for use within a radix-4 butterfly."
	      MaskHelp		      "<pre>\nDescription::\n\nThe radix-2 but"
"terfly with fixed DIT -j twiddle produces a-jb on the a+b output\nand a+jb on"
" the a-b output for a and b inputs.\n\nIt is intended for use within a radix-"
"4 butterfly.\n\nThe outputs are one bit wider than the inputs.\nThe output pr"
"ecision (i.e. the number of fractional bits) stays the same.\n\nMask Paramete"
"rs::\n\nBit Width In (n_bits): Specifies the width of the real/imaginary comp"
"onents.\nWidth of each component is assumed equal.\n\nShift Bits (shift): Spe"
"cifies how many bits to shift (down) by.  A positive value causes\nthe specif"
"ied number of least significant bits to be dropped.  Usually zero or positive"
" values\nare used to permit or limit bit growth, but negative values can be u"
"sed to induce bit growth.\n\nQuantization (quantization): Specifies quantizat"
"ion handling (when shift bits > 0).\n\nAdder Latency (add_latency): Latency t"
"o use for the underlying real adders.\n</pre>"
	      MaskPromptString	      "Bit Width In|Shift Bits|Quantization|Ad"
"der Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_bits=@1;shift=@2;quantization=@3;add_"
"latency=@4;"
	      MaskInitialization      "return\nr2_butterfly_init(gcb, ...\n   "
" n_bits,shift,quantization,add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "9|0|Truncate|1"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"butterfly3j"
		Location		[739, 201, 1530, 710]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [35, 88, 65, 102]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 288, 65, 302]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 413, 60, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [345, 397, 390, 443]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_im"
		  Ports			  [2, 1]
		  Position		  [235, 117, 285, 168]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_re"
		  Ports			  [2, 1]
		  Position		  [235, 42, 285, 93]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [110, 19, 155, 166]
		  AttributesFormatString  "9_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag32"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "9|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [110, 224, 155, 366]
		  AttributesFormatString  "9_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag33"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "9|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant0"
		  Ports			  [1, 1]
		  Position		  [445, 55, 490, 85]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant1"
		  Ports			  [1, 1]
		  Position		  [445, 130, 490, 160]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant2"
		  Ports			  [1, 1]
		  Position		  [450, 235, 495, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant3"
		  Ports			  [1, 1]
		  Position		  [450, 305, 495, 335]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [545, 33, 595, 182]
		  UserDataPersistent	  on
		  UserData		  "DataTag34"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [545, 216, 595, 354]
		  UserDataPersistent	  on
		  UserData		  "DataTag35"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift0"
		  Ports			  [1, 1]
		  Position		  [340, 49, 395, 91]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift1"
		  Ports			  [1, 1]
		  Position		  [340, 124, 395, 166]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift2"
		  Ports			  [1, 1]
		  Position		  [340, 229, 395, 271]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift3"
		  Ports			  [1, 1]
		  Position		  [340, 299, 395, 341]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_im"
		  Ports			  [2, 1]
		  Position		  [235, 222, 285, 273]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_re"
		  Ports			  [2, 1]
		  Position		  [235, 292, 285, 343]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [650, 103, 680, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [655, 278, 685, 292]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [655, 413, 685, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "requant3"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant2"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant0"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift3"
		  SrcPort		  1
		  DstBlock		  "requant3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift2"
		  SrcPort		  1
		  DstBlock		  "requant2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift1"
		  SrcPort		  1
		  DstBlock		  "requant1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift0"
		  SrcPort		  1
		  DstBlock		  "requant0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_im"
		  SrcPort		  1
		  DstBlock		  "shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_re"
		  SrcPort		  1
		  DstBlock		  "shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "add_im"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -250]
		    DstBlock		    "add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, 250]
		    DstBlock		    "sub_re"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 105]
		    DstBlock		    "sub_im"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_re"
		  SrcPort		  1
		  DstBlock		  "shift0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_im"
		  SrcPort		  1
		  DstBlock		  "shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [510, 83, 540, 97]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [510, 118, 540, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_out"
	      Position		      [510, 173, 540, 187]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d_out"
	      Position		      [510, 218, 540, 232]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 258, 540, 272]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "butterfly0"
	      SrcPort		      1
	      DstBlock		      "butterfly2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1"
	      SrcPort		      2
	      DstBlock		      "butterfly3j"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly1"
	      SrcPort		      3
	      DstBlock		      "butterfly3j"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "butterfly0"
	      SrcPort		      3
	      DstBlock		      "butterfly2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "butterfly0"
	      SrcPort		      2
	      DstBlock		      "butterfly3j"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1"
	      SrcPort		      1
	      DstBlock		      "butterfly2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 10]
	      DstBlock		      "butterfly0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -10]
	      DstBlock		      "butterfly0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "d_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -10]
	      DstBlock		      "butterfly1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 10]
	      DstBlock		      "butterfly1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly2"
	      SrcPort		      1
	      Points		      [50, 0; 0, -10]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly2"
	      SrcPort		      2
	      Points		      [50, 0; 0, 10]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly3j"
	      SrcPort		      1
	      Points		      [50, 0; 0, -15]
	      DstBlock		      "c_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly3j"
	      SrcPort		      2
	      Points		      [50, 0; 0, 15]
	      DstBlock		      "d_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [45, 0; 0, -40]
	      Branch {
		DstBlock		"butterfly1"
		DstPort			3
	      }
	      Branch {
		Points			[0, -95]
		DstBlock		"butterfly0"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "butterfly3j"
	      SrcPort		      3
	      Points		      [30, 0; 0, 40]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly2"
	      SrcPort		      3
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Delay"
      Ports		      []
      Position		      [90, 15, 140, 65]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Delay"
	Location		[915, 736, 1413, 1036]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "complex_delay"
	  Ports			  [1, 1]
	  Position		  [50, 24, 110, 56]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "depth = 16\\ndelay bram"
	  UserDataPersistent	  on
	  UserData		  "DataTag36"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Complex Delay"
	  MaskDescription	  "A delay block that treats its input as comp"
"lex, splits it into real and imaginary components, delays each component by a"
" specified amount, and then re-joins them into a complex output.  The underly"
"ing storage is user-selectable (either BRAM or SLR16 elements)."
	  MaskHelp		  "<pre>\nDescription::\n\nA delay block that "
"treats its input as complex, splits it into real and imaginary components,\nd"
"elays each component by a specified amount, and then re-joins them into a com"
"plex\noutput.  The underlying storage is user-selectable (either BRAM or SLR1"
"6 elements).\n\nMask Parameters::\n\nDelay Depth (delay_depth): The length of"
" the delay.\n\nBit Width (n_bits): Specifies the width of the real/imaginary "
"components.\nWidth of each component is assumed equal.\n\nUse BRAM (use_bram)"
": Check this checkbox to implement the delay using BRAM.\nIf unchecked, the d"
"elay will be implemented using SLR16 elements.\n</pre>"
	  MaskPromptString	  "Delay Depth|Bit Width|Use BRAM"
	  MaskStyleString	  "edit,edit,checkbox"
	  MaskTunableValueString  "off,off,off"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "delay_depth=@1;n_bits=@2;use_bram=@3;"
	  MaskInitialization	  "return\ncomplex_delay_init(gcb, ...\n    de"
"lay_depth,n_bits,use_bram);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "16|8|on"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "complex_delay"
	    Location		    [272, 537, 1491, 1090]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [30, 98, 60, 112]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [100, 84, 140, 126]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag37"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_im"
	      Ports		      [1, 1]
	      Position		      [190, 144, 250, 176]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "bram depth = %<delay_depth>"
	      UserDataPersistent      on
	      UserData		      "DataTag38"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "BRAM Delay"
	      MaskDescription	      "A delay block that uses BRAM for its st"
"orage."
	      MaskHelp		      "<pre>\nDescription::\n\nA delay block t"
"hat uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay_dep"
"th): The length of the delay.\n\nBuffer Latency (buffer_latency): The latency"
" of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be cha"
"nged via the block's dialog box.\nFuture versions may enable the setting of t"
"hat parameter from the dialog.\n</pre>"
	      MaskPromptString	      "Delay Depth|Buffer Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,off"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,off"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "delay_depth=@1;buffer_latency=@2;"
	      MaskInitialization      "return\ndelay_bram_init(gcb,delay_depth"
");"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "16|"
	      MaskTabNameString	      ","
	      System {
		Name			"delay_im"
		Location		[433, 403, 932, 623]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [70, 103, 100, 117]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [165, 133, 180, 147]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [0, 1]
		  Position		  [130, 71, 180, 89]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "4"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "14"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Ports			  [3, 1]
		  Position		  [230, 61, 295, 159]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "16"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [390, 103, 420, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_re"
	      Ports		      [1, 1]
	      Position		      [185, 39, 245, 71]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "bram depth = %<delay_depth>"
	      UserDataPersistent      on
	      UserData		      "DataTag39"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "BRAM Delay"
	      MaskDescription	      "A delay block that uses BRAM for its st"
"orage."
	      MaskHelp		      "<pre>\nDescription::\n\nA delay block t"
"hat uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay_dep"
"th): The length of the delay.\n\nBuffer Latency (buffer_latency): The latency"
" of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be cha"
"nged via the block's dialog box.\nFuture versions may enable the setting of t"
"hat parameter from the dialog.\n</pre>"
	      MaskPromptString	      "Delay Depth|Buffer Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,off"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,off"
	      MaskVisibilityString    "on,off"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "delay_depth=@1;buffer_latency=@2;"
	      MaskInitialization      "return\ndelay_bram_init(gcb,delay_depth"
");"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "16|"
	      MaskTabNameString	      ","
	      System {
		Name			"delay_re"
		Location		[433, 403, 932, 623]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [70, 103, 100, 117]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [165, 133, 180, 147]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [0, 1]
		  Position		  [130, 71, 180, 89]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "4"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "14"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram"
		  Ports			  [3, 1]
		  Position		  [230, 61, 295, 159]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "16"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [390, 103, 420, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bram"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "bram"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [290, 89, 330, 131]
	      UserDataPersistent      on
	      UserData		      "DataTag40"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [365, 103, 395, 117]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [15, 0; 0, -40]
	      DstBlock		      "delay_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_re"
	      SrcPort		      1
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "delay_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_im"
	      SrcPort		      1
	      Points		      [10, 0; 0, -40]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_bram"
	  Ports			  [1, 1]
	  Position		  [50, 109, 110, 141]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "bram depth = 16"
	  UserDataPersistent	  on
	  UserData		  "DataTag41"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "BRAM Delay"
	  MaskDescription	  "A delay block that uses BRAM for its storag"
"e."
	  MaskHelp		  "<pre>\nDescription::\n\nA delay block that "
"uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay_depth):"
" The length of the delay.\n\nBuffer Latency (buffer_latency): The latency of "
"the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be changed"
" via the block's dialog box.\nFuture versions may enable the setting of that "
"parameter from the dialog.\n</pre>"
	  MaskPromptString	  "Delay Depth|Buffer Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,off"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,off"
	  MaskVisibilityString	  "on,off"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "delay_depth=@1;buffer_latency=@2;"
	  MaskInitialization	  "return\ndelay_bram_init(gcb,delay_depth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "16|"
	  MaskTabNameString	  ","
	  System {
	    Name		    "delay_bram"
	    Location		    [433, 403, 932, 623]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [70, 103, 100, 117]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [165, 133, 180, 147]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [130, 71, 180, 89]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "4"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "14"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Ports		      [3, 1]
	      Position		      [230, 61, 295, 159]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "16"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [390, 103, 420, 117]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bram"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_slr"
	  Ports			  [1, 1]
	  Position		  [50, 179, 110, 211]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "slr depth = 16"
	  UserDataPersistent	  on
	  UserData		  "DataTag42"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "SLR16 Delay"
	  MaskDescription	  "A delay block that uses SLR16 elements for "
"its storage."
	  MaskHelp		  "<pre>\nDescription::\n\nA delay block that "
"uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n</pre>"
	  MaskPromptString	  "Delay Depth"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "delay_depth=@1;"
	  MaskInitialization	  "return\ndelay_slr_init(gcb,delay_depth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "16"
	  System {
	    Name		    "delay_slr"
	    Location		    [433, 403, 932, 623]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [70, 103, 100, 117]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slr"
	      Ports		      [1, 1]
	      Position		      [220, 87, 265, 133]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "16"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [390, 103, 420, 117]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "slr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slr"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FFT"
      Ports		      []
      Position		      [165, 15, 215, 65]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"FFT"
	Location		[609, 271, 1389, 957]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_dit_fft"
	  Ports			  [3, 3]
	  Position		  [35, 30, 125, 80]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "1 points\\n8_7 r/i in\\n9_7 twiddles"
	  UserDataPersistent	  on
	  UserData		  "DataTag43"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Biplex Radix-2 DIT FFT"
	  MaskDescription	  "A biplex radix-2 decimation-in-time Fast Fo"
"urier Transform."
	  MaskHelp		  "<pre>\nDescription::\n\nA biplex radix-2 de"
"cimation-in-time Fast Fourier Transform.\n\nThe two inputs to the biplex FFT "
"are independent complex signals (e.g. A and B).\n\nWithout an output commutat"
"or, the two outputs of the FFT are commuted such that the a_out\nsignal is re"
"ally the \"lower\" half of A's transform followed by the \"lower\" half of B'"
"s\ntransform and b_out is really the \"upper\" half of A's transform followed"
" by the \"upper\"\nhalf of B's transform.\n\nIf it is desired to have the two"
" halves of A's transform follow each other on the same path\nand the two halv"
"es of B's transform follow each other on the same path, then be sure to\nchec"
"k the \"Output Commutator\" checkbox.  This will result in the \"lower\" half"
" of A (or B)\nfollowed by the \"upper\" half of A (or B).  Including the outp"
"ut commutator uses additional\nresources.\n\nIf the \"Normal\" Ouput Order op"
"tion is chosen, the output will be in normal order (though still in\ncommuted"
" halves if no output commutator is used).  If the \"Bit Reversed\" Output Ord"
"er\" option is\nselected, the output halves (either commuted or not) will eac"
"h be in bit reversed order\n(i.e. each half of each transform will be in bit "
"reversed output order).   Normal output is easier\nfor humans to work with (e"
"specially for testing), but it uses additional resources.  Bit reversed\noutp"
"ut is the implementation's inhernet output order so that option uses no addit"
"ional resources.\n\nThe number of bits for each real and imaginary component "
"grows by two through each stage.\nIf a stage's input bit width is 17 or less,"
" three embedded multipliers will be used per complex multiply.\nIf a stage's "
"input bit width is 18, four embedded multipliers will be used per complex mul"
"tiply.\nIf a stage's input bit width exceeds 18, then substantially more embe"
"dded multipliers will be used\nper complex multiply.  Enabling \"shifting\" i"
"n some (or all) stages can limit the bit growth\nto prevent this.  See the Sh"
"ifting Schedule parameter for more info.\n\nMask Parameters::\n\nTotal Stages"
" (n_stages):  The number of total stages in the FFT.\nThe FFT will have 2^n_s"
"tages points.\n\nNumber of Bits In (n_bits): Specifies the width of the real/"
"imaginary components of ports\na_in and b_in.  Assumed equal for both compone"
"nts.  The output bit width will be\nn_bits+n_stages (assuming sum(shifts)==0)"
".\n\nBinary Point In (bin_pt): Specifies the binary point position of the rea"
"l/imaginary\ncomponents of ports a_in and b_in.  Assumed equal for both compo"
"nents.\n\nShifting Schedule (shifts): A vector specifying how many bits to sh"
"ift by at each stage.\nMissing values are assumed to be zero; extra values ar"
"e ignored.\n\nNumber of Stages Using BRAM for Biplex Commutators (commutator_"
"bram): Number of stages\nthat will use BRAM for commutator memory.  Remaining"
" stages will use SLR16 elements (slices).\n\nNumber of Stages Using BRAM for "
"Twiddle Coefficients (twiddle_bram): Number of stages that\nwill use BRAM for"
" twiddle coeeficient storage.  Remaining stages will use distributed memory\n"
"(slices).\n\nTwiddle Coefficient Bitwidth (n_bits_w): Specifies the width of "
"the real/imaginary\ncomponents of the twiddle coefficients.  Assumed equal fo"
"r both components.\n\nMultiplier Latency (mult_latency): Latency to use for t"
"he underlying real multipliers.\n\nAdder Latency (add_latency): Latency to us"
"e for the underlying real adders.\n\nCommute Output (commute_output): Popup o"
"ptions for an output commutator.  See decription\nabove for details on the ou"
"tput commutator.  Choices are:\n    \"No\" - No output commutator\n    \"Yes "
"(SLR16)\" - Include output commutator using SLR16 elements\n    \"Yes (BRAM)"
"\" - Include output commutator using BRAM\n\nOutput Order (output_order): Pop"
"up options for selecting the output order.  See description\nabove for detail"
"s on the output order.  Choices are:\n    \"Bit Reversed\" - Output each half"
" of each transform in bit reversed order.\n    \"Normal\" - Output each half "
"of each transform in normal order.\n</pre>"
	  MaskPromptString	  "Total Stages|Number of Bits In|Binary Point"
" In|Shifting Schedule|Number of Stages Using BRAM for Biplex Commutators (i.e"
". delays)|Number of Stages Using BRAM for Twiddle Coefficients|Twiddle Coeffi"
"cient Bitwidth|Multiplier Latency|Adder Latency|Commute Output|Output Order|S"
"how Sub-Block Options|Sub-Block Masks"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,edi"
"t,popup(No|Yes (SLR16)|Yes (BRAM)),popup(Bit Reversed|Normal),checkbox,popup("
"Keep|DumbDown|Unmask)"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||mvs=get_param(gcb,'MaskVisibilit"
"yString');\nif strcmp(get_param(gcb,'show_sbo'),'on')\n  onoff='on';\nelse\n "
" onoff='off';\nend\nmvs=regexprep(mvs,'o[nf]*$',onoff);\nset_param(gcb,'MaskV"
"isibilityString',mvs);\n|"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,"
	  MaskVariables		  "n_stages=@1;n_bits=@2;bin_pt=@3;shifts=@4;c"
"ommutator_bram=@5;twiddle_bram=@6;n_bits_w=@7;mult_latency=@8;add_latency=@9;"
"commute_output=@10;output_order=@11;show_sbo=@12;munge_submasks=@13;"
	  MaskInitialization	  "%tic\nr2_dit_fft_init(gcb, ...\n  n_stages,"
" ...\n  n_bits, ...\n  bin_pt, ...\n  shifts, ...\n  commutator_bram, ...\n  "
"twiddle_bram, ...\n  n_bits_w, ...\n  mult_latency, ...\n  add_latency, ...\n"
"  commute_output, ...\n  output_order, ...\n  lower(get_param(gcb,'munge_subm"
"asks')) );\n%disp('r2_dit_fft initialization complete.');\n%toc"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|8|7|[0]|0|0|9|3|1|No|Bit Reversed|off|Dum"
"bDown"
	  MaskTabNameString	  ",,,,,,,,,,,,"
	  System {
	    Name		    "r2_dit_fft"
	    Location		    [433, 403, 931, 719]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [25, 13, 55, 27]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [25, 48, 55, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 83, 55, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [85, 13, 115, 27]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [85, 48, 115, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [85, 83, 115, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_dit_stage"
	  Ports			  [3, 3]
	  Position		  [175, 30, 265, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "stage 1 of 8\ndelay bram\ntwiddle dist\nshi"
"ft 0"
	  UserDataPersistent	  on
	  UserData		  "DataTag44"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 DIT FFT Stage"
	  MaskDescription	  "A radix-2 decimation-in-time Fast Fourier T"
"ransform stage."
	  MaskHelp		  "<pre>\nDescription::\n\nA radix-2 decimatio"
"n-in-time Fast Fourier Transform stage.\n\nThis radix-2 decimation-in-time FF"
"T stage is designed to be daisy chained together\nto form a multi-stage FFT. "
" The resulting FFT will have (2^n_stages) points.\n\nThe two inputs to the ch"
"ain are independent complex signals (e.g. A and B).\n\nThe two outputs of the"
" last stage of the chain are commuted such that the a_out signal is really\nt"
"he \"lower\" half of A's transform followed by the \"lower\" half of B's tran"
"sform and b_out is really\nthe \"upper\" half of A's transform followed by th"
"e \"upper\" half of B's transform.  Each half is in bit-reversed order.\n\nIf"
" it is desired to have the two halves of A's transform follow each other on t"
"he same path and\nthe two halves of B's transform follow each other on the sa"
"me path, then a_out and b_out can\nbe fed through a biplex_commutator with bl"
"ock size 2^n_stages.  This will result in the \"lower\"\nhalf of A (or B) fol"
"lowed by the \"upper\" half of A (or B), but note that each half of A (or B)"
"\nwill still remain in bit-reversed order (i.e. each output is bit-reversed i"
"n halves; it is not bit reversed\nin its entirety).\n\nThe number of bits for"
" each real and imaginary component grows by one through this stage.\nIf the i"
"nput bit width is 17 or less, three embedded multipliers will be used per com"
"plex multiply.\nIf the input bit width is 18, four embedded multipliers will "
"be used per complex multiply.\nIf the input bit width exceeds 18, then substa"
"ntially more embedded multipliers will be used\nper complex multiply.  Enabli"
"ng \"shifting\" in some (or all) stages can limit the bit growth\nto prevent "
"this.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The number of total s"
"tages in the FFT.\nThe FFT will have 2^n_stages points.\n\nCurrent Stage (cur"
"_stage):  The number of the current stage.  Note that stages are counted\nfro"
"m 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage).\n\nNumber of"
" Bits In (n_bits): Specifies the width of the real/imaginary components of po"
"rts\na_in and b_in.  Assumed equal for both components.  The real/imaginary c"
"omponents of\noorts a_out and b_out will be one bit wider.\n\nBinary Point In"
" (bin_pt): Specifies the binary point position of the real/imaginary\ncompone"
"nts of ports a_in and b_in.  Assumed equal for both components.\n\nShift Bits"
" (shift): Specifies how many bits to shift (down) by.  A positive value cause"
"s\nthe specified number of least significant bits to be dropped.  Usually zer"
"o or positive values\nare used to permit or limit bit growth, but negative va"
"lues can be used to induce bit growth.\n\nUse BRAM for Biplex Commutator (com"
"mutator_bram): Check this checkbox to implement\nthe biplex commutator using "
"BRAM.  If unchecked, the biplex commutator will be implemented\nusing SLR16 e"
"lements (i.e. slices).\n\nUse BRAM for Twiddle Coefficients (twiddle_bram): C"
"heck this checkbox to store twiddle\ncoefficients in BRAM.  If unchecked, the"
" twiddle coefficients will be sored in distributed\nmemory (i.e. slices).\n\n"
"Twiddle Coefficient Bitwidth (n_bits_w): Specifies the width of the real/imag"
"inary\ncomponents of the twiddle coefficients.  Assumed equal for both compon"
"ents.\n\nMultiplier Latency (mult_latency): Latency to use for the underlying"
" real multipliers.\n\nAdder Latency (add_latency): Latency to use for the und"
"erlying real adders.\n</pre>"
	  MaskPromptString	  "Total Stages (2^N points)|Current Stage|Num"
"ber of Bits In|Binary Point In|Shift Bits|Use BRAM for Biplex Commutator|Use "
"BRAM For Twiddle Coefficients|Twiddle Coefficient Bitwidth|Multiplier Latency"
"|Adder Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,checkbox,checkbox,"
"edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "n_stages=@1;cur_stage=@2;n_bits=@3;bin_pt=@"
"4;shift=@5;commutator_bram=@6;twiddle_bram=@7;n_bits_w=@8;mult_latency=@9;add"
"_latency=@10;"
	  MaskInitialization	  "return\nr2_dit_stage_init(gcb, ...\n    n_s"
"tages,cur_stage,n_bits,bin_pt, ...\n    shift,commutator_bram,twiddle_bram, ."
"..\n    n_bits_w,mult_latency,add_latency);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|1|8|7|0|on|off|8|3|1"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "r2_dit_stage"
	    Location		    [234, 125, 874, 554]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [30, 63, 60, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 103, 60, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_commutator"
	      Ports		      [3, 3]
	      Position		      [115, 44, 205, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 256\ndelay bram"
	      UserDataPersistent      on
	      UserData		      "DataTag45"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Commutator"
	      MaskDescription	      "The biplex commutator commutes the firs"
"t half of the BloBhi input \"block\"  with the last half of the AloAhi input "
"\"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a pow"
"er of 2).  sync_in precedes the first data input sample by one clock cycle.  "
"Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
	      MaskHelp		      "<pre>\nDescription::\n\nThe biplex comm"
"utator commutes the first half of the BloBhi input \"block\"  with the last h"
"alf\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive s"
"amples (i.e. always a\npower of 2).\n\nsync_in precedes the first data input "
"sample by one clock cycle.\nsync_out precedes the corresponding output sample"
" by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1."
"\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm o"
"f the length of one complete input block.\nThis MUST be an integer because th"
"e current implementation requires that\nthe input block size MUST be a power "
"of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/ima"
"ginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (us"
"e_bram): Check this checkbox to implement the internal delays using BRAM.\nIf"
" unchecked, the internal delays will be implemented using SLR16 elements.\n</"
"pre>"
	      MaskPromptString	      "Log2 Block Size|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "log2_size=@1;n_bits=@2;use_bram=@3;"
	      MaskInitialization      "return\nbiplex_commutator_init(gcb, ..."
"\n    log2_size, ...\n    n_bits, ...\n    use_bram);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|8|on"
	      MaskTabNameString	      ",,"
	      System {
		Name			"biplex_commutator"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AloAhi"
		  Position		  [40, 48, 70, 62]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "BloBhi"
		  Position		  [40, 153, 70, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [40, 273, 70, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [110, 241, 160, 259]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "8"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [280, 270, 325, 290]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "129"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [285, 22, 310, 88]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [285, 127, 310, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [115, 144, 175, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "bram depth = 128"
		  UserDataPersistent	  on
		  UserData		  "DataTag46"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "BRAM Delay"
		  MaskDescription	  "A delay block that uses BRAM for it"
"s storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay"
"_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The lat"
"ency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be"
" changed via the block's dialog box.\nFuture versions may enable the setting "
"of that parameter from the dialog.\n</pre>"
		  MaskPromptString	  "Delay Depth|Buffer Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,off"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "delay_depth=@1;buffer_latency=@2;"
		  MaskInitialization	  "return\ndelay_bram_init(gcb,delay_d"
"epth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "128|"
		  MaskTabNameString	  ","
		  System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "7"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "126"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "128"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_lo"
		  Ports			  [1, 1]
		  Position		  [350, 39, 410, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "bram depth = 128"
		  UserDataPersistent	  on
		  UserData		  "DataTag47"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "BRAM Delay"
		  MaskDescription	  "A delay block that uses BRAM for it"
"s storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay"
"_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The lat"
"ency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be"
" changed via the block's dialog box.\nFuture versions may enable the setting "
"of that parameter from the dialog.\n</pre>"
		  MaskPromptString	  "Delay Depth|Buffer Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,off"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "delay_depth=@1;buffer_latency=@2;"
		  MaskInitialization	  "return\ndelay_bram_init(gcb,delay_d"
"epth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "128|"
		  MaskTabNameString	  ","
		  System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "7"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "126"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "128"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "top_bit"
		  Ports			  [1, 1]
		  Position		  [195, 242, 230, 258]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "AloBlo"
		  Position		  [605, 48, 635, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AhiBhi"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [605, 273, 635, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_lo"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AloBlo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_lo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "BloBhi"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AhiBhi"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AloAhi"
		  SrcPort		  1
		  Points		  [0, 0; 160, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "top_bit"
		  SrcPort		  1
		  Points		  [15, 0; 0, -110]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "top_bit"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_butterfly"
	      Ports		      [3, 3]
	      Position		      [400, 46, 490, 94]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "shift 0"
	      UserDataPersistent      on
	      UserData		      "DataTag48"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Butterfly"
	      MaskDescription	      "The radix-2 butterfly produces a+b and "
"a-b outputs for a and b inputs."
	      MaskHelp		      "<pre>\nDescription::\n\nThe radix-2 but"
"terfly produces a+b and a-b outputs for a and b inputs.\nThe outputs are one "
"bit wider than the inputs.\nThe output precision (i.e. the number of fraction"
"al bits) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): Speci"
"fies the width of the real/imaginary components.\nWidth of each component is "
"assumed equal.\n\nShift Bits (shift): Specifies how many bits to shift (down)"
" by.  A positive value causes\nthe specified number of least significant bits"
" to be dropped.  Usually zero or positive values\nare used to permit or limit"
" bit growth, but negative values can be used to induce bit growth.\n\nQuantiz"
"ation (quantization): Specifies quantization handling (when shift bits > 0)."
"\n\nAdder Latency (add_latency): Latency to use for the underlying real adder"
"s.\n</pre>"
	      MaskPromptString	      "Bit Width In|Shift Bits|Quantization|Ad"
"der Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_bits=@1;shift=@2;quantization=@3;add_"
"latency=@4;"
	      MaskInitialization      "return\nr2_butterfly_init(gcb, ...\n   "
" n_bits,shift,quantization,add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0|Truncate|1"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"r2_butterfly"
		Location		[48, 133, 782, 642]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [35, 88, 65, 102]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 288, 65, 302]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 413, 60, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [340, 397, 385, 443]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_im"
		  Ports			  [2, 1]
		  Position		  [235, 117, 285, 168]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_re"
		  Ports			  [2, 1]
		  Position		  [235, 42, 285, 93]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [110, 19, 155, 166]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag49"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [110, 224, 155, 366]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag50"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant0"
		  Ports			  [1, 1]
		  Position		  [440, 55, 485, 85]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant1"
		  Ports			  [1, 1]
		  Position		  [440, 130, 485, 160]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant2"
		  Ports			  [1, 1]
		  Position		  [445, 235, 490, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant3"
		  Ports			  [1, 1]
		  Position		  [445, 305, 490, 335]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [525, 33, 575, 182]
		  UserDataPersistent	  on
		  UserData		  "DataTag51"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [525, 216, 575, 354]
		  UserDataPersistent	  on
		  UserData		  "DataTag52"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift0"
		  Ports			  [1, 1]
		  Position		  [335, 49, 390, 91]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift1"
		  Ports			  [1, 1]
		  Position		  [335, 124, 390, 166]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift2"
		  Ports			  [1, 1]
		  Position		  [335, 229, 390, 271]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift3"
		  Ports			  [1, 1]
		  Position		  [335, 299, 390, 341]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_im"
		  Ports			  [2, 1]
		  Position		  [235, 292, 285, 343]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_re"
		  Ports			  [2, 1]
		  Position		  [235, 222, 285, 273]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [630, 103, 660, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [635, 278, 665, 292]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [630, 413, 660, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "shift3"
		  SrcPort		  1
		  DstBlock		  "requant3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_im"
		  SrcPort		  1
		  DstBlock		  "shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift2"
		  SrcPort		  1
		  DstBlock		  "requant2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_re"
		  SrcPort		  1
		  DstBlock		  "shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift1"
		  SrcPort		  1
		  DstBlock		  "requant1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift0"
		  SrcPort		  1
		  DstBlock		  "requant0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant0"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_im"
		  SrcPort		  1
		  DstBlock		  "shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_re"
		  SrcPort		  1
		  DstBlock		  "shift0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "sub_im"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [0, 0; 55, 0]
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "add_im"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_twiddle"
	      Ports		      [3, 3]
	      Position		      [255, 45, 345, 95]
	      BackgroundColor	      "gray"
	      UserDataPersistent      on
	      UserData		      "DataTag53"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Stage-1 Twiddle Stage"
	      MaskDescription	      "A stage-1 twiddle stage for radix-2 Fas"
"t Fourier Transforms. Since there are no twiddles in stage 1 of an FFT, this "
"is just a dummy placeholder block that passes its inputs through to its outpu"
"ts.    Since it is a no-op, its use is completely optional."
	      MaskHelp		      "<pre>\nDescription::\n\nA stage-1 twidd"
"le stage for radix-2 Fast Fourier Transforms.\n\nSince there are no twiddles "
"in stage 1 of an FFT, this is just a dummy placeholder block that passes its "
"inputs through to its outputs.  Since it is a no-op, its use is completely op"
"tional.\n\nNote that stages are counted from 1 to n_stages for DIT (i.e. cur_"
"stage==1 for the first stage)\nand n_stages to 1for DIF (i.e. cur_stage==1 fo"
"r the last stage).  Therefore, this block, if used,\nshould be the first twid"
"dle stage of a DIT FFT or the last twiddle stage of a DIF FFT.\n\nMask Parame"
"ters::\n\n(N/A)"
	      MaskInitialization      "return\nr2_twiddle_1_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"r2_twiddle"
		Location		[600, 635, 1145, 1064]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [25, 58, 55, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b_in"
		  Position		  [25, 133, 55, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 208, 55, 222]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [385, 58, 415, 72]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [385, 133, 415, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [385, 208, 415, 222]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_in"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [550, 23, 580, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [550, 63, 580, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [550, 103, 580, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      3
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "biplex_commutator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "biplex_commutator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "biplex_commutator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      3
	      Points		      [20, 0; 0, 25]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      1
	      DstBlock		      "r2_butterfly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      2
	      DstBlock		      "r2_butterfly"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      3
	      DstBlock		      "r2_butterfly"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r4_dit_fft"
	  Ports			  [5, 5]
	  Position		  [35, 151, 125, 229]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "1 points\\n8_7 r/i in\\n9_7 twiddles"
	  UserDataPersistent	  on
	  UserData		  "DataTag54"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Quadplex Radix-4 DIT FFT"
	  MaskDescription	  "A quadplex radix-4 decimation-in-time Fast "
"Fourier Transform."
	  MaskHelp		  "<pre>\nDescription::\n\nA quadplex radix-4 "
"decimation-in-time Fast Fourier Transform.\n\nThe four inputs to the quadplex"
" FFT are independent complex signals (e.g. A, B, C, D).\n\nWithout an output "
"commutator, the four outputs of the FFT are commuted such that the\na_out sig"
"nal is really the first quarter of A's transform followed by the first quarte"
"r of B's\ntransform, the first quarter of C's transform and the first quarter"
" of D's transform.\nb_out is really the seconds quarter of A's transform foll"
"owed by the second quarter of\nB's transform and so on for the rest of b_out "
"as well as c_out and d_out.\n\nIf it is desired to have the four quarters of "
"A's transform follow each other on the\nsame path (and so on for the transfor"
"ms of B, C, and D), then be sure to check the\n\"Output Commutator\" checkbox"
".  This will result in the four quarters of A's transform\n(or B's, C's, D's)"
" being in sequential order.  Including the output commutator uses additional"
"\nresources.\n\nIf the Normal Ouput Order option is chosen, the output will b"
"e in normal order (though still in\ncommuted quarters if no output commutator"
" is used).  If the \"Bit Reversed\" Output Order\"\noption is selected, the o"
"utput quarters (either commuted or not) will each be in bit reversed\norder ("
"i.e. each quarter of each transform will be in bit reversed output order).   "
"Normal output\nis easier for humans to work with (especially for testing), bu"
"t it uses additional resources.\nBit reversed output is the implementation's "
"inhernet output order so that option uses no\nadditional resources.\n\n\nThe "
"number of bits for each real and imaginary component grows by two through thi"
"s stage.\nIf the bit width grows to exceed 17 bits (when using three real mul"
"tiplies per complex multiply;\n18 bits when using 4 real multiplies per compl"
"ex multiply), then subsequent stages will\ncomsume more FPGA resources.  A fu"
"ture version will provide an option to limit bit growth.\n\nThe number of bit"
"s for each real and imaginary component grows by two through each stage.\nIf "
"a stage's input bit width is 17 or less, three embedded multipliers will be u"
"sed per complex multiply.\nIf a stage's input bit width is 18, four embedded "
"multipliers will be used per complex multiply.\nIf a stage's input bit width "
"exceeds 18, then substantially more embedded multipliers will be used\nper co"
"mplex multiply.  Enabling \"shifting\" in some (or all) stages can limit the "
"bit growth\nto prevent this.  See the Shifting Schedule parameter for more in"
"fo.\n\n\nMask Parameters::\n\nTotal Stages (n_stages):  The number of total s"
"tages in the FFT.\nThe FFT will have 4^n_stages points.\n\nNumber of Bits In "
"(n_bits): Specifies the width of the real/imaginary components of ports\na_in"
" and b_in.  Assumed equal for both components.  The output bit width will be"
"\nn_bits+2*n_stages (assuming sum(shifts)==0).\n\nBinary Point In/Out (bin_pt"
"): Specifies the binary point position of the real/imaginary\ncomponents of p"
"orts a_in, b_in, c_in, and d_in.  Assumed equal for both components.\n\nShift"
"ing Schedule (shifts): A vector specifying how many bits to shift by at each "
"stage.\nMissing values are assumed to be zero; extra values are ignored.\n\nN"
"umber of Stages Using BRAM for Biplex Commutators (commutator_bram): Number o"
"f stages\nthat will use BRAM for commutator memory.  Remaining stages will us"
"e SLR16 elements (slices).\n\nNumber of Stages Using BRAM for Twiddle Coeffic"
"ients (twiddle_bram): Number of stages that\nwill use BRAM for twiddle coeefi"
"cient storage.  Remaining stages will use distributed memory\n(slices).\n\nTw"
"iddle Coefficient Bitwidth (n_bits_w): Specifies the width of the real/imagin"
"ary\ncomponents of the twiddle coefficients.  Assumed equal for both componen"
"ts.\n\nMultiplier Latency (mult_latency): Latency to use for the underlying r"
"eal multipliers.\n\nAdder Latency (add_latency): Latency to use for the under"
"lying real adders.\n\nCommute Output (commute_output): Popup options for an o"
"utput commutator.  See decription\nabove for details on the output commutator"
".  Choices are:\n    \"No\" - No output commutator\n    \"Yes (SLR16)\" - Inc"
"lude output commutator using SLR16 elements\n    \"Yes (BRAM)\" - Include out"
"put commutator using BRAM\n\nOutput Order (output_order): Popup options for s"
"electing the output order.  See description\nabove for details on the output "
"order.  Choices are:\n    \"Bit Reversed\" - Output each half of each transfo"
"rm in bit reversed order.\n    \"Normal\" - Output each half of each transfor"
"m in normal order.\n</pre>"
	  MaskPromptString	  "Total Stages|Number of Bits In|Binary Point"
" In|Shifting Schedule|Number of Stages Using BRAM for Biplex Commutators (i.e"
". delays)|Number of Stages Using BRAM for Twiddle Coefficients|Twiddle Coeffi"
"cient Bitwidth|Multiplier Latency|Adder Latency|Commute Output|Output Order|S"
"how Sub-Block Options|Sub-Block Masks"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,edi"
"t,popup(No|Yes (SLR16)|Yes (BRAM)),popup(Bit Reversed|Normal),checkbox,popup("
"Keep|DumbDown|Unmask)"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||mvs=get_param(gcb,'MaskVisibilit"
"yString');\nif strcmp(get_param(gcb,'show_sbo'),'on')\n  onoff='on';\nelse\n "
" onoff='off';\nend\nmvs=regexprep(mvs,'o[nf]*$',onoff);\nset_param(gcb,'MaskV"
"isibilityString',mvs);\n|"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,"
	  MaskVariables		  "n_stages=@1;n_bits=@2;bin_pt=@3;shifts=@4;c"
"ommutator_bram=@5;twiddle_bram=@6;n_bits_w=@7;mult_latency=@8;add_latency=@9;"
"commute_output=@10;output_order=@11;show_sbo=@12;munge_submasks=@13;"
	  MaskInitialization	  "%tic\nr4_dit_fft_init(gcb, ...\n  n_stages,"
" ...\n  n_bits, ...\n  bin_pt, ...\n  shifts, ...\n  commutator_bram, ...\n  "
"twiddle_bram, ...\n  n_bits_w, ...\n  mult_latency, ...\n  add_latency, ...\n"
"  commute_output, ...\n  output_order, ...\n  lower(get_param(gcb,'munge_subm"
"asks')) );\n%disp('r4_dit_fft initialization complete.');\n%toc"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|8|7|[0]|0|0|9|3|1|No|Bit Reversed|off|Dum"
"bDown"
	  MaskTabNameString	  ",,,,,,,,,,,,"
	  System {
	    Name		    "r4_dit_fft"
	    Location		    [465, 162, 1507, 972]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [20, 23, 50, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [20, 58, 50, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c_in"
	      Position		      [20, 93, 50, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d_in"
	      Position		      [20, 128, 50, 142]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [20, 163, 50, 177]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [95, 23, 125, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [95, 58, 125, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_out"
	      Position		      [95, 93, 125, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d_out"
	      Position		      [95, 128, 125, 142]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [95, 163, 125, 177]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_in"
	      SrcPort		      1
	      DstBlock		      "c_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d_in"
	      SrcPort		      1
	      DstBlock		      "d_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r4_dit_stage"
	  Ports			  [5, 5]
	  Position		  [175, 151, 265, 229]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "stage 1 of 4\ndelay bram\ntwiddle dist\nshi"
"ft 0"
	  UserDataPersistent	  on
	  UserData		  "DataTag55"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-4 DIT FFT Stage"
	  MaskDescription	  "A radix-4 decimation-in-time Fast Fourier T"
"ransform stage."
	  MaskHelp		  "<pre>\nDescription::\n\nA radix-4 decimatio"
"n-in-time Fast Fourier Transform stage.\n\nThis radix-4 decimation-in-time FF"
"T stage is designed to be daisy chained together\nto form a multi-stage FFT. "
" The resulting FFT will have (4^n_stages) points.\n\nThe four inputs to the c"
"hain are independent complex signals (e.g. A, B, C, and D).\n\nThe four outpu"
"ts of the last stage of the chain are commuted such that the a_out signal is "
"really\nthe first quarter of A's transform followed by the first quarter of B"
"'s transform, the first quarter\nof C's transform and the first quarter of D'"
"s transform.  b_out is really the seconds quarter of\nA's transform followed "
"by the second quarter of B's transform and so on for the rest of b_out\nas we"
"ll as c_out and d_out.  Each quarter is in bit-reversed order.\n\nIf it is de"
"sired to have the four quarters of A's transform follow each other on the\nsa"
"me path (and so on for the transforms of B, C, and D), then a_out and b_out c"
"an\nbe fed through a quadplex_commutator with block size 4^n_stages.  This wi"
"ll result\nin the four quarters of A's transform (or B's, C's, D's) being in "
"sequential order,\nbut note that each quarter of A's transform will still rem"
"ain in bit-reversed order\n(i.e. each output is bit-reversed in quarterss; it"
" is not bit reversed in its entirety).\n\nThe number of bits for each real an"
"d imaginary component grows by two through this stage.\nIf the input bit widt"
"h is 17 or less, three embedded multipliers will be used per complex multiply"
".\nIf the input bit width is 18, four embedded multipliers will be used per c"
"omplex multiply.\nIf the input bit width exceeds 18, then substantially more "
"embedded multipliers will be used\nper complex multiply.  Enabling \"shifting"
"\" in some (or all) stages can limit the bit growth\nto prevent this.\n\nMask"
" Parameters::\n\nTotal Stages (n_stages):  The number of total stages in the "
"FFT.\nThe FFT will have 4^n_stages points.\n\nCurrent Stage (cur_stage):  The"
" number of the current stage.  Note that stages are counted\nfrom 1 to n_stag"
"es for DIT (i.e. cur_stage==1 for the first stage).\n\nNumber of Bits In (n_b"
"its): Specifies the width of the real/imaginary components of ports\na_in and"
" b_in.  Assumed equal for both components.  The real/imaginary components of"
"\noorts a_out and b_out will be one bit wider.\n\nBinary Point In (bin_pt): S"
"pecifies the binary point position of the real/imaginary\ncomponents of ports"
" a_in and b_in.  Assumed equal for both components.\n\nShift Bits (shift): Sp"
"ecifies how many bits to shift (down) by.  A positive value causes\nthe speci"
"fied number of least significant bits to be dropped.  Usually zero or positiv"
"e values\nare used to permit or limit bit growth, but negative values can be "
"used to induce bit growth.\n\nUse BRAM for Biplex Commutator (commutator_bram"
"): Check this checkbox to implement\nthe biplex commutator using BRAM.  If un"
"checked, the biplex commutator will be implemented\nusing SLR16 elements (i.e"
". slices).\n\nUse BRAM for Twiddle Coefficients (twiddle_bram): Check this ch"
"eckbox to store twiddle\ncoefficients in BRAM.  If unchecked, the twiddle coe"
"fficients will be sored in distributed\nmemory (i.e. slices).\n\nTwiddle Coef"
"ficient Bitwidth (n_bits_w): Specifies the width of the real/imaginary\ncompo"
"nents of the twiddle coefficients.  Assumed equal for both components.\n\nMul"
"tiplier Latency (mult_latency): Latency to use for the underlying real multip"
"liers.\n\nAdder Latency (add_latency): Latency to use for the underlying real"
" adders.\n</pre>"
	  MaskPromptString	  "Total Stages (4^N points)|Current Stage|Num"
"ber of Bits In|Binary Point In|Shift Bits|Use BRAM for Quadplex Commutator|Us"
"e BRAM for Twiddle Coefficients|Twiddle Coefficient Bitwidth|Multiplier Laten"
"cy|Adder Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,checkbox,checkbox,"
"edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "n_stages=@1;cur_stage=@2;n_bits=@3;bin_pt=@"
"4;shift=@5;commutator_bram=@6;twiddle_bram=@7;n_bits_w=@8;mult_latency=@9;add"
"_latency=@10;"
	  MaskInitialization	  "return\nr4_dit_stage_init(gcb, ...\n    n_s"
"tages,cur_stage,n_bits,bin_pt, ...\n    shift,commutator_bram,twiddle_bram, ."
"..\n    n_bits_w,mult_latency,add_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|1|8|7|0|on|off|8|3|1"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "r4_dit_stage"
	    Location		    [482, 438, 1264, 867]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [25, 53, 55, 67]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [25, 98, 55, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c_in"
	      Position		      [25, 143, 55, 157]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d_in"
	      Position		      [25, 188, 55, 202]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 233, 55, 247]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "quadplex_commutator"
	      Ports		      [5, 5]
	      Position		      [155, 111, 245, 189]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 256\n4/4 bram"
	      UserDataPersistent      on
	      UserData		      "DataTag56"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Quadplex Commutator"
	      MaskDescription	      "The quadplex commutator performs a \"qu"
"arter-blockwise\" commutation of the four inputs.  A \"block\" is 4^log4_size"
" consecutive samples (i.e. always a power of 4).  sync_in precedes the first "
"data input sample by one clock cycle.  Overall latency from sync_in to sync_o"
"ut is 2^(log4_size)+2^(log4_size-1)+2."
	      MaskHelp		      "<pre>\nDescription::\n\nThe quadplex co"
"mmutator performs a \"quarter-blockwise\" commutation of the four inputs.\nA "
"\"block\" is 4^log4_size consecutive samples (i.e. always a power of 4).\n\ns"
"ync_in precedes the first data input sample by one clock cycle.\nsync_out pre"
"cedes the corresponding output sample by one clock cycle.\nOverall latency fr"
"om sync_in to sync_out is 2^(log4_size)+2^(log4_size-1)+2.\n\nMask Parameters"
"::\n\nLog4 Block Size (log4_size): The base-4 logarithm of the length of one "
"complete input block.\nThis MUST be an integer because the current implementa"
"tion requires that\nthe input block size MUST be a power of 4.  (aka \"N\")\n"
"\nBit Width (n_bits): Specifies the width of the real/imaginary components.\n"
"Width of each component is assumed equal.\n\nUse BRAM (use_bram): Check this "
"checkbox to implement the internal delays using BRAM.\nIf unchecked, the inte"
"rnal delays will be implemented using SLR16 elements.\n</pre>"
	      MaskPromptString	      "Log4 Block Size|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "log4_size=@1;n_bits=@2;use_bram=@3;"
	      MaskInitialization      "return\nquadplex_commutator_init(gcb, ."
"..\n    log4_size, ...\n    n_bits, ...\n    use_bram);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|on"
	      MaskTabNameString	      ",,"
	      System {
		Name			"quadplex_commutator"
		Location		[685, 365, 1491, 1090]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [35, 43, 65, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 138, 65, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [35, 78, 65, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [35, 173, 65, 187]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [35, 228, 65, 242]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [450, 85, 460, 95]
		  ShowName		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_commutator_01"
		  Ports			  [3, 3]
		  Position		  [345, 49, 435, 101]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "size = 128\ndelay bram"
		  UserDataPersistent	  on
		  UserData		  "DataTag57"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Biplex Commutator"
		  MaskDescription	  "The biplex commutator commutes the "
"first half of the BloBhi input \"block\"  with the last half of the AloAhi in"
"put \"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a"
" power of 2).  sync_in precedes the first data input sample by one clock cycl"
"e.  Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
		  MaskHelp		  "<pre>\nDescription::\n\nThe biplex "
"commutator commutes the first half of the BloBhi input \"block\"  with the la"
"st half\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecuti"
"ve samples (i.e. always a\npower of 2).\n\nsync_in precedes the first data in"
"put sample by one clock cycle.\nsync_out precedes the corresponding output sa"
"mple by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)"
"+1.\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarith"
"m of the length of one complete input block.\nThis MUST be an integer because"
" the current implementation requires that\nthe input block size MUST be a pow"
"er of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/"
"imaginary components.\nWidth of each component is assumed equal.\n\nUse BRAM "
"(use_bram): Check this checkbox to implement the internal delays using BRAM."
"\nIf unchecked, the internal delays will be implemented using SLR16 elements."
"\n</pre>"
		  MaskPromptString	  "Log2 Block Size|Bit Width|Use BRAM"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "log2_size=@1;n_bits=@2;use_bram=@3;"
		  MaskInitialization	  "return\nbiplex_commutator_init(gcb,"
" ...\n    log2_size, ...\n    n_bits, ...\n    use_bram);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "7|8|on"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "biplex_commutator_01"
		    Location		    [272, 537, 1491, 1090]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "AloAhi"
		    Position		    [40, 48, 70, 62]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "BloBhi"
		    Position		    [40, 153, 70, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [40, 273, 70, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [110, 241, 160, 259]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "7"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [280, 270, 325, 290]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "65"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [285, 22, 310, 88]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [285, 127, 310, 193]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [115, 144, 175, 176]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = 64"
		    UserDataPersistent	    on
		    UserData		    "DataTag58"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "64|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "62"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "64"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_lo"
		    Ports		    [1, 1]
		    Position		    [350, 39, 410, 71]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = 64"
		    UserDataPersistent	    on
		    UserData		    "DataTag59"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "64|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "62"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "64"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "top_bit"
		    Ports		    [1, 1]
		    Position		    [195, 242, 230, 258]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "AloBlo"
		    Position		    [605, 48, 635, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "AhiBhi"
		    Position		    [605, 153, 635, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [605, 273, 635, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_lo"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "AloBlo"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "delay_lo"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "BloBhi"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "AhiBhi"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AloAhi"
		    SrcPort		    1
		    Points		    [0, 0; 160, 0]
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "top_bit"
		    SrcPort		    1
		    Points		    [15, 0; 0, -110]
		    Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "top_bit"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_commutator_23"
		  Ports			  [3, 3]
		  Position		  [345, 144, 435, 196]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "size = 128\ndelay bram"
		  UserDataPersistent	  on
		  UserData		  "DataTag60"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Biplex Commutator"
		  MaskDescription	  "The biplex commutator commutes the "
"first half of the BloBhi input \"block\"  with the last half of the AloAhi in"
"put \"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a"
" power of 2).  sync_in precedes the first data input sample by one clock cycl"
"e.  Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
		  MaskHelp		  "<pre>\nDescription::\n\nThe biplex "
"commutator commutes the first half of the BloBhi input \"block\"  with the la"
"st half\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecuti"
"ve samples (i.e. always a\npower of 2).\n\nsync_in precedes the first data in"
"put sample by one clock cycle.\nsync_out precedes the corresponding output sa"
"mple by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)"
"+1.\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarith"
"m of the length of one complete input block.\nThis MUST be an integer because"
" the current implementation requires that\nthe input block size MUST be a pow"
"er of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/"
"imaginary components.\nWidth of each component is assumed equal.\n\nUse BRAM "
"(use_bram): Check this checkbox to implement the internal delays using BRAM."
"\nIf unchecked, the internal delays will be implemented using SLR16 elements."
"\n</pre>"
		  MaskPromptString	  "Log2 Block Size|Bit Width|Use BRAM"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "log2_size=@1;n_bits=@2;use_bram=@3;"
		  MaskInitialization	  "return\nbiplex_commutator_init(gcb,"
" ...\n    log2_size, ...\n    n_bits, ...\n    use_bram);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "7|8|on"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "biplex_commutator_23"
		    Location		    [272, 537, 1491, 1090]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "AloAhi"
		    Position		    [40, 48, 70, 62]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "BloBhi"
		    Position		    [40, 153, 70, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [40, 273, 70, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [110, 241, 160, 259]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "7"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [280, 270, 325, 290]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "65"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [285, 22, 310, 88]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [285, 127, 310, 193]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [115, 144, 175, 176]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = 64"
		    UserDataPersistent	    on
		    UserData		    "DataTag61"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "64|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "62"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "64"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_lo"
		    Ports		    [1, 1]
		    Position		    [350, 39, 410, 71]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = 64"
		    UserDataPersistent	    on
		    UserData		    "DataTag62"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "64|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "62"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "64"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "top_bit"
		    Ports		    [1, 1]
		    Position		    [195, 242, 230, 258]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "AloBlo"
		    Position		    [605, 48, 635, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "AhiBhi"
		    Position		    [605, 153, 635, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [605, 273, 635, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_lo"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "AloBlo"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "delay_lo"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "BloBhi"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "AhiBhi"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AloAhi"
		    SrcPort		    1
		    Points		    [0, 0; 160, 0]
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "top_bit"
		    SrcPort		    1
		    Points		    [15, 0; 0, -110]
		    Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "top_bit"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_commutator_ac"
		  Ports			  [3, 3]
		  Position		  [155, 49, 245, 101]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "size = 256\ndelay bram"
		  UserDataPersistent	  on
		  UserData		  "DataTag63"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Biplex Commutator"
		  MaskDescription	  "The biplex commutator commutes the "
"first half of the BloBhi input \"block\"  with the last half of the AloAhi in"
"put \"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a"
" power of 2).  sync_in precedes the first data input sample by one clock cycl"
"e.  Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
		  MaskHelp		  "<pre>\nDescription::\n\nThe biplex "
"commutator commutes the first half of the BloBhi input \"block\"  with the la"
"st half\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecuti"
"ve samples (i.e. always a\npower of 2).\n\nsync_in precedes the first data in"
"put sample by one clock cycle.\nsync_out precedes the corresponding output sa"
"mple by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)"
"+1.\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarith"
"m of the length of one complete input block.\nThis MUST be an integer because"
" the current implementation requires that\nthe input block size MUST be a pow"
"er of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/"
"imaginary components.\nWidth of each component is assumed equal.\n\nUse BRAM "
"(use_bram): Check this checkbox to implement the internal delays using BRAM."
"\nIf unchecked, the internal delays will be implemented using SLR16 elements."
"\n</pre>"
		  MaskPromptString	  "Log2 Block Size|Bit Width|Use BRAM"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "log2_size=@1;n_bits=@2;use_bram=@3;"
		  MaskInitialization	  "return\nbiplex_commutator_init(gcb,"
" ...\n    log2_size, ...\n    n_bits, ...\n    use_bram);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|8|on"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "biplex_commutator_ac"
		    Location		    [272, 537, 1491, 1090]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "AloAhi"
		    Position		    [40, 48, 70, 62]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "BloBhi"
		    Position		    [40, 153, 70, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [40, 273, 70, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [110, 241, 160, 259]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "8"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [280, 270, 325, 290]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "129"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [285, 22, 310, 88]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [285, 127, 310, 193]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [115, 144, 175, 176]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = 128"
		    UserDataPersistent	    on
		    UserData		    "DataTag64"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "128|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "7"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "126"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "128"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_lo"
		    Ports		    [1, 1]
		    Position		    [350, 39, 410, 71]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = 128"
		    UserDataPersistent	    on
		    UserData		    "DataTag65"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "128|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "7"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "126"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "128"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "top_bit"
		    Ports		    [1, 1]
		    Position		    [195, 242, 230, 258]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "AloBlo"
		    Position		    [605, 48, 635, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "AhiBhi"
		    Position		    [605, 153, 635, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [605, 273, 635, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_lo"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "AloBlo"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "delay_lo"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "BloBhi"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "AhiBhi"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AloAhi"
		    SrcPort		    1
		    Points		    [0, 0; 160, 0]
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "top_bit"
		    SrcPort		    1
		    Points		    [15, 0; 0, -110]
		    Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "top_bit"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_commutator_bd"
		  Ports			  [3, 3]
		  Position		  [155, 144, 245, 196]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "size = 256\ndelay bram"
		  UserDataPersistent	  on
		  UserData		  "DataTag66"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Biplex Commutator"
		  MaskDescription	  "The biplex commutator commutes the "
"first half of the BloBhi input \"block\"  with the last half of the AloAhi in"
"put \"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a"
" power of 2).  sync_in precedes the first data input sample by one clock cycl"
"e.  Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
		  MaskHelp		  "<pre>\nDescription::\n\nThe biplex "
"commutator commutes the first half of the BloBhi input \"block\"  with the la"
"st half\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecuti"
"ve samples (i.e. always a\npower of 2).\n\nsync_in precedes the first data in"
"put sample by one clock cycle.\nsync_out precedes the corresponding output sa"
"mple by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)"
"+1.\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarith"
"m of the length of one complete input block.\nThis MUST be an integer because"
" the current implementation requires that\nthe input block size MUST be a pow"
"er of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/"
"imaginary components.\nWidth of each component is assumed equal.\n\nUse BRAM "
"(use_bram): Check this checkbox to implement the internal delays using BRAM."
"\nIf unchecked, the internal delays will be implemented using SLR16 elements."
"\n</pre>"
		  MaskPromptString	  "Log2 Block Size|Bit Width|Use BRAM"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "log2_size=@1;n_bits=@2;use_bram=@3;"
		  MaskInitialization	  "return\nbiplex_commutator_init(gcb,"
" ...\n    log2_size, ...\n    n_bits, ...\n    use_bram);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|8|on"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "biplex_commutator_bd"
		    Location		    [272, 537, 1491, 1090]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "AloAhi"
		    Position		    [40, 48, 70, 62]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "BloBhi"
		    Position		    [40, 153, 70, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [40, 273, 70, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [110, 241, 160, 259]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "8"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [280, 270, 325, 290]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "129"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [285, 22, 310, 88]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [285, 127, 310, 193]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [115, 144, 175, 176]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = 128"
		    UserDataPersistent	    on
		    UserData		    "DataTag67"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "128|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "7"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "126"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "128"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_lo"
		    Ports		    [1, 1]
		    Position		    [350, 39, 410, 71]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = 128"
		    UserDataPersistent	    on
		    UserData		    "DataTag68"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "128|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "7"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "126"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "128"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "top_bit"
		    Ports		    [1, 1]
		    Position		    [195, 242, 230, 258]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "AloBlo"
		    Position		    [605, 48, 635, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "AhiBhi"
		    Position		    [605, 153, 635, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [605, 273, 635, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_lo"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "AloBlo"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "delay_lo"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "BloBhi"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "AhiBhi"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AloAhi"
		    SrcPort		    1
		    Points		    [0, 0; 160, 0]
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "top_bit"
		    SrcPort		    1
		    Points		    [15, 0; 0, -110]
		    Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "top_bit"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "abcd0"
		  Position		  [545, 43, 575, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "abcd1"
		  Position		  [545, 78, 575, 92]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "abcd2"
		  Position		  [545, 138, 575, 152]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "abcd3"
		  Position		  [545, 173, 575, 187]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [545, 228, 575, 242]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "biplex_commutator_01"
		  SrcPort		  3
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_commutator_23"
		  SrcPort		  3
		  Points		  [25, 0; 0, 50]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [60, 0; 0, -50]
		  Branch {
		    DstBlock		    "biplex_commutator_bd"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "biplex_commutator_ac"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [35, 0; 0, -10]
		  DstBlock		  "biplex_commutator_bd"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [35, 0; 0, 10]
		  DstBlock		  "biplex_commutator_bd"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [35, 0; 0, -10]
		  DstBlock		  "biplex_commutator_ac"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "biplex_commutator_bd"
		  SrcPort		  3
		  DstBlock		  "biplex_commutator_23"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "biplex_commutator_bd"
		  SrcPort		  2
		  DstBlock		  "biplex_commutator_23"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "biplex_commutator_ac"
		  SrcPort		  3
		  DstBlock		  "biplex_commutator_01"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "biplex_commutator_bd"
		  SrcPort		  1
		  DstBlock		  "biplex_commutator_01"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "biplex_commutator_ac"
		  SrcPort		  2
		  DstBlock		  "biplex_commutator_23"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_commutator_23"
		  SrcPort		  2
		  Points		  [50, 0; 0, 10]
		  DstBlock		  "abcd3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_commutator_23"
		  SrcPort		  1
		  Points		  [50, 0; 0, -10]
		  DstBlock		  "abcd2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_commutator_01"
		  SrcPort		  2
		  Points		  [50, 0; 0, 10]
		  DstBlock		  "abcd1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_commutator_01"
		  SrcPort		  1
		  Points		  [50, 0; 0, -10]
		  DstBlock		  "abcd0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [35, 0; 0, 10]
		  DstBlock		  "biplex_commutator_ac"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_commutator_ac"
		  SrcPort		  1
		  DstBlock		  "biplex_commutator_01"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r4_butterfly"
	      Ports		      [5, 5]
	      Position		      [470, 111, 560, 189]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "shift 0"
	      UserDataPersistent      on
	      UserData		      "DataTag69"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-4 Butterfly"
	      MaskDescription	      "The radix-4 butterfly performs a 4 poin"
"t FFT on its four inputs (a_in,b_in,c_in,d_in), which are assumed to be in no"
"rmal order.  Its ouputs (a_out,b_out,c_out,d_out) are in bit-reversed order ("
"despite the lexigraphical ordering of the output port names)."
	      MaskHelp		      "<pre>\nDescription::\n\nThe radix-4 but"
"terfly performs a 4 point FFT on its four inputs (a_in,b_in,c_in,d_in),\nwhic"
"h are assumed to be in normal order.  Its ouputs (a_out,b_out,c_out,d_out) ar"
"e\nin bit-reversed order (despite the lexigraphical ordering of the output po"
"rt names).\n\nThe outputs are two bits wider than the inputs.\nThe output pre"
"cision (i.e. the number of fractional bits) stays the same.\n\nMask Parameter"
"s::\n\nBit Width In (n_bits): Specifies the width of the real/imaginary compo"
"nents.\nWidth of each component is assumed equal.\n\nShift Bits (shift): Spec"
"ifies how many bits to shift (down) by.  A positive value causes\nthe specifi"
"ed number of least significant bits to be dropped.  Usually zero or positive "
"values\nare used to permit or limit bit growth, but negative values can be us"
"ed to induce bit growth.\n\nQuantization (quantization): Specifies quantizati"
"on handling (when shift bits > 0).\n\nAdder Latency (add_latency): Latency to"
" use for the underlying real adders.\n</pre>"
	      MaskPromptString	      "Bit Width In|Shift Bits|Quantization|Ad"
"der Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_bits=@1;shift=@2;quantization=@3;add_"
"latency=@4;"
	      MaskInitialization      "return\nr4_butterfly_init(gcb, ...\n   "
" n_bits,shift,quantization,add_latency);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0|Truncate|1"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"r4_butterfly"
		Location		[280, 537, 885, 1046]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [35, 83, 65, 97]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b_in"
		  Position		  [35, 178, 65, 192]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c_in"
		  Position		  [35, 118, 65, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d_in"
		  Position		  [35, 213, 65, 227]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [35, 258, 65, 272]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [440, 125, 450, 135]
		  ShowName		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly0"
		  Ports			  [3, 3]
		  Position		  [145, 91, 235, 139]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "shift 0"
		  UserDataPersistent	  on
		  UserData		  "DataTag70"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Radix-2 Butterfly"
		  MaskDescription	  "The radix-2 butterfly produces a+b "
"and a-b outputs for a and b inputs."
		  MaskHelp		  "<pre>\nDescription::\n\nThe radix-2"
" butterfly produces a+b and a-b outputs for a and b inputs.\nThe outputs are "
"one bit wider than the inputs.\nThe output precision (i.e. the number of frac"
"tional bits) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): S"
"pecifies the width of the real/imaginary components.\nWidth of each component"
" is assumed equal.\n\nShift Bits (shift): Specifies how many bits to shift (d"
"own) by.  A positive value causes\nthe specified number of least significant "
"bits to be dropped.  Usually zero or positive values\nare used to permit or l"
"imit bit growth, but negative values can be used to induce bit growth.\n\nQua"
"ntization (quantization): Specifies quantization handling (when shift bits > "
"0).\n\nAdder Latency (add_latency): Latency to use for the underlying real ad"
"ders.\n</pre>"
		  MaskPromptString	  "Bit Width In|Shift Bits|Quantizatio"
"n|Adder Latency"
		  MaskStyleString	  "edit,edit,popup(Truncate|Round  (un"
"biased: +/- Inf)|Round  (unbiased: Even Values)),edit"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on"
		  MaskToolTipString	  "on,on,on,on"
		  MaskVarAliasString	  ",,,"
		  MaskVariables		  "n_bits=@1;shift=@2;quantization=@3;"
"add_latency=@4;"
		  MaskInitialization	  "return\nr2_butterfly_init(gcb, ..."
"\n    n_bits,shift,quantization,add_latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0|Truncate|1"
		  MaskTabNameString	  ",,,"
		  System {
		    Name		    "butterfly0"
		    Location		    [48, 133, 782, 642]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [35, 88, 65, 102]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [35, 288, 65, 302]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [30, 413, 60, 427]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [340, 397, 385, 443]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add_im"
		    Ports		    [2, 1]
		    Position		    [235, 117, 285, 168]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add_re"
		    Ports		    [2, 1]
		    Position		    [235, 42, 285, 93]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [110, 19, 155, 166]
		    AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag71"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "8|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [110, 224, 155, 366]
		    AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag72"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "8|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant0"
		    Ports		    [1, 1]
		    Position		    [440, 55, 485, 85]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant1"
		    Ports		    [1, 1]
		    Position		    [440, 130, 485, 160]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant2"
		    Ports		    [1, 1]
		    Position		    [445, 235, 490, 265]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant3"
		    Ports		    [1, 1]
		    Position		    [445, 305, 490, 335]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [525, 33, 575, 182]
		    UserDataPersistent	    on
		    UserData		    "DataTag73"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [525, 216, 575, 354]
		    UserDataPersistent	    on
		    UserData		    "DataTag74"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift0"
		    Ports		    [1, 1]
		    Position		    [335, 49, 390, 91]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift1"
		    Ports		    [1, 1]
		    Position		    [335, 124, 390, 166]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift2"
		    Ports		    [1, 1]
		    Position		    [335, 229, 390, 271]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift3"
		    Ports		    [1, 1]
		    Position		    [335, 299, 390, 341]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sub_im"
		    Ports		    [2, 1]
		    Position		    [235, 292, 285, 343]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sub_re"
		    Ports		    [2, 1]
		    Position		    [235, 222, 285, 273]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+b"
		    Position		    [630, 103, 660, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-b"
		    Position		    [635, 278, 665, 292]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [630, 413, 660, 427]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -175]
		    DstBlock		    "add_im"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [0, 0; 55, 0]
		    Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 175]
		    DstBlock		    "sub_im"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add_re"
		    SrcPort		    1
		    DstBlock		    "shift0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add_im"
		    SrcPort		    1
		    DstBlock		    "shift1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "a+b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "a-b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "requant0"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "requant1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "requant2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "requant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift0"
		    SrcPort		    1
		    DstBlock		    "requant0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift1"
		    SrcPort		    1
		    DstBlock		    "requant1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sub_re"
		    SrcPort		    1
		    DstBlock		    "shift2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift2"
		    SrcPort		    1
		    DstBlock		    "requant2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sub_im"
		    SrcPort		    1
		    DstBlock		    "shift3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift3"
		    SrcPort		    1
		    DstBlock		    "requant3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly1"
		  Ports			  [3, 3]
		  Position		  [145, 186, 235, 234]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "shift 0"
		  UserDataPersistent	  on
		  UserData		  "DataTag75"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Radix-2 Butterfly"
		  MaskDescription	  "The radix-2 butterfly produces a+b "
"and a-b outputs for a and b inputs."
		  MaskHelp		  "<pre>\nDescription::\n\nThe radix-2"
" butterfly produces a+b and a-b outputs for a and b inputs.\nThe outputs are "
"one bit wider than the inputs.\nThe output precision (i.e. the number of frac"
"tional bits) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): S"
"pecifies the width of the real/imaginary components.\nWidth of each component"
" is assumed equal.\n\nShift Bits (shift): Specifies how many bits to shift (d"
"own) by.  A positive value causes\nthe specified number of least significant "
"bits to be dropped.  Usually zero or positive values\nare used to permit or l"
"imit bit growth, but negative values can be used to induce bit growth.\n\nQua"
"ntization (quantization): Specifies quantization handling (when shift bits > "
"0).\n\nAdder Latency (add_latency): Latency to use for the underlying real ad"
"ders.\n</pre>"
		  MaskPromptString	  "Bit Width In|Shift Bits|Quantizatio"
"n|Adder Latency"
		  MaskStyleString	  "edit,edit,popup(Truncate|Round  (un"
"biased: +/- Inf)|Round  (unbiased: Even Values)),edit"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on"
		  MaskToolTipString	  "on,on,on,on"
		  MaskVarAliasString	  ",,,"
		  MaskVariables		  "n_bits=@1;shift=@2;quantization=@3;"
"add_latency=@4;"
		  MaskInitialization	  "return\nr2_butterfly_init(gcb, ..."
"\n    n_bits,shift,quantization,add_latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0|Truncate|1"
		  MaskTabNameString	  ",,,"
		  System {
		    Name		    "butterfly1"
		    Location		    [48, 133, 782, 642]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [35, 88, 65, 102]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [35, 288, 65, 302]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [30, 413, 60, 427]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [340, 397, 385, 443]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add_im"
		    Ports		    [2, 1]
		    Position		    [235, 117, 285, 168]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add_re"
		    Ports		    [2, 1]
		    Position		    [235, 42, 285, 93]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [110, 19, 155, 166]
		    AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag76"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "8|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [110, 224, 155, 366]
		    AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag77"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "8|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant0"
		    Ports		    [1, 1]
		    Position		    [440, 55, 485, 85]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant1"
		    Ports		    [1, 1]
		    Position		    [440, 130, 485, 160]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant2"
		    Ports		    [1, 1]
		    Position		    [445, 235, 490, 265]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant3"
		    Ports		    [1, 1]
		    Position		    [445, 305, 490, 335]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [525, 33, 575, 182]
		    UserDataPersistent	    on
		    UserData		    "DataTag78"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [525, 216, 575, 354]
		    UserDataPersistent	    on
		    UserData		    "DataTag79"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift0"
		    Ports		    [1, 1]
		    Position		    [335, 49, 390, 91]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift1"
		    Ports		    [1, 1]
		    Position		    [335, 124, 390, 166]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift2"
		    Ports		    [1, 1]
		    Position		    [335, 229, 390, 271]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift3"
		    Ports		    [1, 1]
		    Position		    [335, 299, 390, 341]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sub_im"
		    Ports		    [2, 1]
		    Position		    [235, 292, 285, 343]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sub_re"
		    Ports		    [2, 1]
		    Position		    [235, 222, 285, 273]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+b"
		    Position		    [630, 103, 660, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-b"
		    Position		    [635, 278, 665, 292]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [630, 413, 660, 427]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -175]
		    DstBlock		    "add_im"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [0, 0; 55, 0]
		    Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 175]
		    DstBlock		    "sub_im"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add_re"
		    SrcPort		    1
		    DstBlock		    "shift0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add_im"
		    SrcPort		    1
		    DstBlock		    "shift1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "a+b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "a-b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "requant0"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "requant1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "requant2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "requant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift0"
		    SrcPort		    1
		    DstBlock		    "requant0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift1"
		    SrcPort		    1
		    DstBlock		    "requant1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sub_re"
		    SrcPort		    1
		    DstBlock		    "shift2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift2"
		    SrcPort		    1
		    DstBlock		    "requant2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sub_im"
		    SrcPort		    1
		    DstBlock		    "shift3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift3"
		    SrcPort		    1
		    DstBlock		    "requant3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly2"
		  Ports			  [3, 3]
		  Position		  [335, 91, 425, 139]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "shift 0"
		  UserDataPersistent	  on
		  UserData		  "DataTag80"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Radix-2 Butterfly"
		  MaskDescription	  "The radix-2 butterfly produces a+b "
"and a-b outputs for a and b inputs."
		  MaskHelp		  "<pre>\nDescription::\n\nThe radix-2"
" butterfly produces a+b and a-b outputs for a and b inputs.\nThe outputs are "
"one bit wider than the inputs.\nThe output precision (i.e. the number of frac"
"tional bits) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): S"
"pecifies the width of the real/imaginary components.\nWidth of each component"
" is assumed equal.\n\nShift Bits (shift): Specifies how many bits to shift (d"
"own) by.  A positive value causes\nthe specified number of least significant "
"bits to be dropped.  Usually zero or positive values\nare used to permit or l"
"imit bit growth, but negative values can be used to induce bit growth.\n\nQua"
"ntization (quantization): Specifies quantization handling (when shift bits > "
"0).\n\nAdder Latency (add_latency): Latency to use for the underlying real ad"
"ders.\n</pre>"
		  MaskPromptString	  "Bit Width In|Shift Bits|Quantizatio"
"n|Adder Latency"
		  MaskStyleString	  "edit,edit,popup(Truncate|Round  (un"
"biased: +/- Inf)|Round  (unbiased: Even Values)),edit"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on"
		  MaskToolTipString	  "on,on,on,on"
		  MaskVarAliasString	  ",,,"
		  MaskVariables		  "n_bits=@1;shift=@2;quantization=@3;"
"add_latency=@4;"
		  MaskInitialization	  "return\nr2_butterfly_init(gcb, ..."
"\n    n_bits,shift,quantization,add_latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "9|0|Truncate|1"
		  MaskTabNameString	  ",,,"
		  System {
		    Name		    "butterfly2"
		    Location		    [48, 133, 782, 642]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [35, 88, 65, 102]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [35, 288, 65, 302]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [30, 413, 60, 427]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [340, 397, 385, 443]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add_im"
		    Ports		    [2, 1]
		    Position		    [235, 117, 285, 168]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add_re"
		    Ports		    [2, 1]
		    Position		    [235, 42, 285, 93]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [110, 19, 155, 166]
		    AttributesFormatString  "9_0 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag81"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "9|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [110, 224, 155, 366]
		    AttributesFormatString  "9_0 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag82"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "9|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant0"
		    Ports		    [1, 1]
		    Position		    [440, 55, 485, 85]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "10"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant1"
		    Ports		    [1, 1]
		    Position		    [440, 130, 485, 160]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "10"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant2"
		    Ports		    [1, 1]
		    Position		    [445, 235, 490, 265]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "10"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant3"
		    Ports		    [1, 1]
		    Position		    [445, 305, 490, 335]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "10"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [525, 33, 575, 182]
		    UserDataPersistent	    on
		    UserData		    "DataTag83"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [525, 216, 575, 354]
		    UserDataPersistent	    on
		    UserData		    "DataTag84"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift0"
		    Ports		    [1, 1]
		    Position		    [335, 49, 390, 91]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift1"
		    Ports		    [1, 1]
		    Position		    [335, 124, 390, 166]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift2"
		    Ports		    [1, 1]
		    Position		    [335, 229, 390, 271]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift3"
		    Ports		    [1, 1]
		    Position		    [335, 299, 390, 341]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sub_im"
		    Ports		    [2, 1]
		    Position		    [235, 292, 285, 343]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sub_re"
		    Ports		    [2, 1]
		    Position		    [235, 222, 285, 273]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+b"
		    Position		    [630, 103, 660, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-b"
		    Position		    [635, 278, 665, 292]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [630, 413, 660, 427]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "shift3"
		    SrcPort		    1
		    DstBlock		    "requant3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sub_im"
		    SrcPort		    1
		    DstBlock		    "shift3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift2"
		    SrcPort		    1
		    DstBlock		    "requant2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sub_re"
		    SrcPort		    1
		    DstBlock		    "shift2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift1"
		    SrcPort		    1
		    DstBlock		    "requant1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift0"
		    SrcPort		    1
		    DstBlock		    "requant0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "requant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "requant2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "requant1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "requant0"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "a-b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "a+b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add_im"
		    SrcPort		    1
		    DstBlock		    "shift1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add_re"
		    SrcPort		    1
		    DstBlock		    "shift0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 175]
		    DstBlock		    "sub_im"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [0, 0; 55, 0]
		    Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -175]
		    DstBlock		    "add_im"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly3j"
		  Ports			  [3, 3]
		  Position		  [335, 186, 425, 234]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "shift 0"
		  UserDataPersistent	  on
		  UserData		  "DataTag85"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Radix-2 Butterfly with fixed -j twi"
"ddle (DIT, twiddle before butterfly)"
		  MaskDescription	  "The radix-2 butterfly with fixed DI"
"T -j twiddle produces a-jb on the a+b output and a+jb on the a-b output for a"
" and b inputs.  It is intended for use within a radix-4 butterfly."
		  MaskHelp		  "<pre>\nDescription::\n\nThe radix-2"
" butterfly with fixed DIT -j twiddle produces a-jb on the a+b output\nand a+j"
"b on the a-b output for a and b inputs.\n\nIt is intended for use within a ra"
"dix-4 butterfly.\n\nThe outputs are one bit wider than the inputs.\nThe outpu"
"t precision (i.e. the number of fractional bits) stays the same.\n\nMask Para"
"meters::\n\nBit Width In (n_bits): Specifies the width of the real/imaginary "
"components.\nWidth of each component is assumed equal.\n\nShift Bits (shift):"
" Specifies how many bits to shift (down) by.  A positive value causes\nthe sp"
"ecified number of least significant bits to be dropped.  Usually zero or posi"
"tive values\nare used to permit or limit bit growth, but negative values can "
"be used to induce bit growth.\n\nQuantization (quantization): Specifies quant"
"ization handling (when shift bits > 0).\n\nAdder Latency (add_latency): Laten"
"cy to use for the underlying real adders.\n</pre>"
		  MaskPromptString	  "Bit Width In|Shift Bits|Quantizatio"
"n|Adder Latency"
		  MaskStyleString	  "edit,edit,popup(Truncate|Round  (un"
"biased: +/- Inf)|Round  (unbiased: Even Values)),edit"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on"
		  MaskToolTipString	  "on,on,on,on"
		  MaskVarAliasString	  ",,,"
		  MaskVariables		  "n_bits=@1;shift=@2;quantization=@3;"
"add_latency=@4;"
		  MaskInitialization	  "return\nr2_butterfly_init(gcb, ..."
"\n    n_bits,shift,quantization,add_latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "9|0|Truncate|1"
		  MaskTabNameString	  ",,,"
		  System {
		    Name		    "butterfly3j"
		    Location		    [739, 201, 1530, 710]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [35, 88, 65, 102]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [35, 288, 65, 302]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [30, 413, 60, 427]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [345, 397, 390, 443]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add_im"
		    Ports		    [2, 1]
		    Position		    [235, 117, 285, 168]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add_re"
		    Ports		    [2, 1]
		    Position		    [235, 42, 285, 93]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [110, 19, 155, 166]
		    AttributesFormatString  "9_0 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag86"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "9|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [110, 224, 155, 366]
		    AttributesFormatString  "9_0 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag87"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "9|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant0"
		    Ports		    [1, 1]
		    Position		    [445, 55, 490, 85]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "10"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant1"
		    Ports		    [1, 1]
		    Position		    [445, 130, 490, 160]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "10"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant2"
		    Ports		    [1, 1]
		    Position		    [450, 235, 495, 265]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "10"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "requant3"
		    Ports		    [1, 1]
		    Position		    [450, 305, 495, 335]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "10"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [545, 33, 595, 182]
		    UserDataPersistent	    on
		    UserData		    "DataTag88"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [545, 216, 595, 354]
		    UserDataPersistent	    on
		    UserData		    "DataTag89"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift0"
		    Ports		    [1, 1]
		    Position		    [340, 49, 395, 91]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift1"
		    Ports		    [1, 1]
		    Position		    [340, 124, 395, 166]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift2"
		    Ports		    [1, 1]
		    Position		    [340, 229, 395, 271]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shift3"
		    Ports		    [1, 1]
		    Position		    [340, 299, 395, 341]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sub_im"
		    Ports		    [2, 1]
		    Position		    [235, 222, 285, 273]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sub_re"
		    Ports		    [2, 1]
		    Position		    [235, 292, 285, 343]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+b"
		    Position		    [650, 103, 680, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-b"
		    Position		    [655, 278, 685, 292]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [655, 413, 685, 427]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "requant3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "requant2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "requant1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "requant0"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift3"
		    SrcPort		    1
		    DstBlock		    "requant3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift2"
		    SrcPort		    1
		    DstBlock		    "requant2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift1"
		    SrcPort		    1
		    DstBlock		    "requant1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shift0"
		    SrcPort		    1
		    DstBlock		    "requant0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sub_im"
		    SrcPort		    1
		    DstBlock		    "shift3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sub_re"
		    SrcPort		    1
		    DstBlock		    "shift2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, -105]
		    DstBlock		    "add_im"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -250]
		    DstBlock		    "add_re"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 250]
		    DstBlock		    "sub_re"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [55, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "sub_im"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add_re"
		    SrcPort		    1
		    DstBlock		    "shift0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add_im"
		    SrcPort		    1
		    DstBlock		    "shift1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "a+b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "a-b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [510, 83, 540, 97]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [510, 118, 540, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  Position		  [510, 173, 540, 187]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  Position		  [510, 218, 540, 232]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 258, 540, 272]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "butterfly2"
		  SrcPort		  3
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly3j"
		  SrcPort		  3
		  Points		  [30, 0; 0, 40]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [45, 0; 0, -40]
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "butterfly0"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "butterfly1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "butterfly3j"
		  SrcPort		  2
		  Points		  [50, 0; 0, 15]
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly3j"
		  SrcPort		  1
		  Points		  [50, 0; 0, -15]
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2"
		  SrcPort		  2
		  Points		  [50, 0; 0, 10]
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2"
		  SrcPort		  1
		  Points		  [50, 0; 0, -10]
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_in"
		  SrcPort		  1
		  Points		  [15, 0; 0, 10]
		  DstBlock		  "butterfly1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "d_in"
		  SrcPort		  1
		  Points		  [15, 0; 0, -10]
		  DstBlock		  "butterfly1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_in"
		  SrcPort		  1
		  Points		  [15, 0; 0, -10]
		  DstBlock		  "butterfly0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  Points		  [15, 0; 0, 10]
		  DstBlock		  "butterfly0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1"
		  SrcPort		  1
		  DstBlock		  "butterfly2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly0"
		  SrcPort		  2
		  DstBlock		  "butterfly3j"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly0"
		  SrcPort		  3
		  DstBlock		  "butterfly2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "butterfly1"
		  SrcPort		  3
		  DstBlock		  "butterfly3j"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "butterfly1"
		  SrcPort		  2
		  DstBlock		  "butterfly3j"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly0"
		  SrcPort		  1
		  DstBlock		  "butterfly2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r4_twiddle"
	      Ports		      [5, 5]
	      Position		      [310, 111, 400, 189]
	      BackgroundColor	      "gray"
	      UserDataPersistent      on
	      UserData		      "DataTag90"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-4 Stage-1 Twiddle Stage"
	      MaskDescription	      "A stage-1 twiddle stage for radix-4 Fas"
"t Fourier Transforms. Since there are no twiddles in stage 1 of an FFT, this "
"is just a dummy placeholder block that passes its inputs through to its outpu"
"ts.    Since it is a no-op, its use is completely optional."
	      MaskHelp		      "<pre>\nDescription::\n\nA stage-1 twidd"
"le stage for radix-4 Fast Fourier Transforms.\n\nSince there are no twiddles "
"in stage 1 of an FFT, this is just a dummy placeholder block that passes its "
"inputs through to its outputs.  Since it is a no-op, its use is completely op"
"tional.\n\nNote that stages are counted from 1 to n_stages for DIT (i.e. cur_"
"stage==1 for the first stage)\nand n_stages to 1for DIF (i.e. cur_stage==1 fo"
"r the last stage).  Therefore, this block, if used,\nshould be the first twid"
"dle stage of a DIT FFT or the last twiddle stage of a DIF FFT.\n\nMask Parame"
"ters::\n\n(N/A)"
	      MaskInitialization      "return\ntwiddle_1_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"r4_twiddle"
		Location		[600, 635, 1145, 1064]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [25, 58, 55, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b_in"
		  Position		  [25, 103, 55, 117]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c_in"
		  Position		  [25, 148, 55, 162]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d_in"
		  Position		  [25, 193, 55, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 238, 55, 252]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [385, 58, 415, 72]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [385, 103, 415, 117]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  Position		  [385, 148, 415, 162]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  Position		  [385, 193, 415, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [385, 238, 415, 252]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_in"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "d_in"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_in"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [675, 53, 705, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [675, 98, 705, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_out"
	      Position		      [675, 143, 705, 157]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d_out"
	      Position		      [675, 188, 705, 202]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [675, 233, 705, 247]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "quadplex_commutator"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "r4_twiddle"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quadplex_commutator"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "r4_twiddle"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "quadplex_commutator"
	      SrcPort		      3
	      Points		      [0, 0]
	      DstBlock		      "r4_twiddle"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "quadplex_commutator"
	      SrcPort		      4
	      Points		      [0, 0]
	      DstBlock		      "r4_twiddle"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "quadplex_commutator"
	      SrcPort		      5
	      Points		      [0, 0]
	      DstBlock		      "r4_twiddle"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "r4_twiddle"
	      SrcPort		      1
	      DstBlock		      "r4_butterfly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r4_twiddle"
	      SrcPort		      2
	      DstBlock		      "r4_butterfly"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "r4_twiddle"
	      SrcPort		      3
	      DstBlock		      "r4_butterfly"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "r4_twiddle"
	      SrcPort		      4
	      DstBlock		      "r4_butterfly"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "r4_twiddle"
	      SrcPort		      5
	      DstBlock		      "r4_butterfly"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [60, 0; 0, 60]
	      DstBlock		      "quadplex_commutator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      Points		      [35, 0; 0, 30]
	      DstBlock		      "quadplex_commutator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_in"
	      SrcPort		      1
	      DstBlock		      "quadplex_commutator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "d_in"
	      SrcPort		      1
	      Points		      [35, 0; 0, -30]
	      DstBlock		      "quadplex_commutator"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [60, 0; 0, -60]
	      DstBlock		      "quadplex_commutator"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "r4_butterfly"
	      SrcPort		      1
	      Points		      [25, 0; 0, -60]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r4_butterfly"
	      SrcPort		      2
	      Points		      [65, 0; 0, -30]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r4_butterfly"
	      SrcPort		      3
	      Points		      [0, 0]
	      DstBlock		      "c_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r4_butterfly"
	      SrcPort		      4
	      Points		      [65, 0; 0, 30]
	      DstBlock		      "d_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r4_butterfly"
	      SrcPort		      5
	      Points		      [25, 0; 0, 60]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FIR"
      Ports		      []
      Position		      [240, 15, 290, 65]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"FIR"
	Location		[282, 135, 1062, 821]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "fir"
	  Ports			  [2, 2]
	  Position		  [30, 32, 120, 88]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "0 taps\\n8_7 coefs\\n8_7 in\\n9_7 out"
	  UserDataPersistent	  on
	  UserData		  "DataTag91"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "FIR Filter"
	  MaskDescription	  "A Finite Impluse Response Filter.  This FIR"
" filter does not have provisions for folding the input sequence to improve mu"
"ltiplier efficiency, so it is suboptimal for \"regular\" (i.e. non-WOLA) FIR "
"filters.  It is intended primarily for WOLA (Weighted OverLap Add) FIR filter"
"s."
	  MaskHelp		  "<pre>\nDescription::\n\nA Finite Impluse Re"
"sponse Filter.\n\nThis Finite Impluse Response Filter does not have provision"
"s for folding the input\nsequence to improve multiplier efficiency, so it is "
"suboptimal for \"regular\" (i.e. non-WOLA)\nFIR filters.  It is intended prim"
"arily for WOLA (Weighted OverLap Add) FIR filters.\n\nMask Parameters::\n\nCo"
"efficiant(s) (coefs): Matrix of real double(s) to use as coefficient(s).\nOne"
" column per tap.  Multiple rows will create a WOLA filter.\nThese should be s"
"pecified as doubles.  They will be rounded/saturated according to the\nspecif"
"ied number of bits (n_bits_c) and binary point (bin_pt_c).\n\nNumber of Coeff"
"icient Bits (n_bits_c): The number of bits used for the fixed point binary\nr"
"epresentation of the coefficient(s).\n\nCoefficient Binary Point (bin_pt_c): "
"The binary point of the fixed point binary representation\nof the coefficient"
"(s).\n\nNumber of Data Bits (n_bits_d): The number of bits for real/imaginary"
" components of the data.\n\nData Binary Point (bin_pt_d): The binary point fo"
"r real/imaginary components of the data.\n\nNumber of Bits Out (n_bits_o): Sp"
"ecifies the width of the output (overflow wraps).\nThe internal adders will u"
"se a bit width of (n_bits_o-bin_pt_o+bin_pt_c+bin_pt_d).\n\nBinary Point Out "
"(bin_pt_o): Specifies the binary point of the output (quantization truncates)"
".\nThe internal adders will use a binary point of (bin_pt_c+bin_pt_d).\n\nUse"
" BRAM for Coefficients (coef_bram): Check this checkbox to store the coeffici"
"ents in BRAM.\nIf unchecked, the coefficients will be stored in distributed m"
"emory (i.e. slices).\nThis is only relevant is length(coef) is greater than 1"
"; otherwise, a constant block is used.\n\nUse BRAM for Delay (delay_bram): Ch"
"eck this checkbox to implement the delay using BRAM.\nIf unchecked, the delay"
" will be implemented using SLR16 elements (i.e. slices).\n\nMultiplier Latenc"
"y (mult_latency): Latency to use for the underlying multiplier.\n\nAdder Late"
"ncy (add_latency): Latency to use for the underlying adder.\n</pre>"
	  MaskPromptString	  "Tap Coefficients|Number of Coefficient Bits"
"|Coefficient Binary Point|Number of Data Bits|Data Binary Point|Number of Bit"
"s Out|Binary Point Out|Use BRAM for Coefficients|Use BRAM for Delay|Multiplie"
"r Latency|Adder Latency|Show Sub-Block Options|Sub-Block Masks"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,checkbox"
",checkbox,edit,edit,checkbox,popup(Keep|DumbDown|Unmask)"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||mvs=get_param(gcb,'MaskVisibilit"
"yString');\nif strcmp(get_param(gcb,'show_sbo'),'on')\n  onoff='on';\nelse\n "
" onoff='off';\nend\nmvs=regexprep(mvs,'o[nf]*$',onoff);\nset_param(gcb,'MaskV"
"isibilityString',mvs);\n|"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,"
	  MaskVariables		  "coefs=@1;n_bits_c=@2;bin_pt_c=@3;n_bits_d=@"
"4;bin_pt_d=@5;n_bits_o=@6;bin_pt_o=@7;coef_bram=@8;delay_bram=@9;mult_latency"
"=@10;add_latency=@11;show_sbo=@12;munge_submasks=@13;"
	  MaskInitialization	  "%tic\nfir_init(gcb, ...\n  coefs, ...\n  n_"
"bits_c, ...\n  bin_pt_c, ...\n  n_bits_d, ...\n  bin_pt_d, ...\n  n_bits_o, ."
"..\n  bin_pt_o, ...\n  coef_bram, ...\n  delay_bram, ...\n  mult_latency, ..."
"\n  add_latency, ...\n  lower(get_param(gcb,'munge_submasks')) );\n%disp('fir"
"_init complete.');\n%toc"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "[]|8|7|8|7|9|7|off|off|3|1|off|DumbDown"
	  MaskTabNameString	  ",,,,,,,,,,,,"
	  System {
	    Name		    "fir"
	    Location		    [282, 135, 1062, 821]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [35, 28, 65, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [35, 63, 65, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [120, 28, 150, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [120, 63, 150, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_coef"
	  Ports			  [3, 4]
	  Position		  [30, 164, 120, 231]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "1 coefs in dist"
	  UserDataPersistent	  on
	  UserData		  "DataTag92"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "FIR Filter Coefficient Generator"
	  MaskDescription	  "A Finite Impluse Response filter coefficien"
"t generator.  This FIR filter coefficient generator outputs real coefficients"
".  It can output one coefficient or cycle through a vector of coefficients fo"
"r WOLA (Weighted OverLap Add) FIR filters."
	  MaskHelp		  "<pre>\nDescription::\n\nA Finite Impluse Re"
"sponse filter coefficient generator.\nThis FIR filter coefficient generator o"
"utputs real coefficients.\nIt can output one coefficient or cycle through a v"
"ector of coefficients for WOLA\n(Weighted OverLap Add) FIR filters.\n\nMask P"
"arameters::\n\nTap Coefficiant(s) (coef): The coefficient(s) to output.  For "
"a \"regular\" FIR filter, this will be a\nsingle number.  For a WOLA (Weighte"
"d OverLap Add) filter, this will be a vector of numbers. \nThese should be sp"
"ecified as doubles.   They will be rounded and saturated according to the\nsp"
"ecified number of bits (n_bits_c) and binary point (bin_pt_c).\n\nNumber of C"
"oefficient Bits (n_bits_c): The number of bits used for the fixed point binar"
"y\nrepresentation of the coefficient(s).\n\nCoefficient Binary Point (bin_pt_"
"c): The binary point of the fixed point binary representation\nof the coeffic"
"ient(s).\n\nUse BRAM for Coefficients (use_bram): Check this checkbox to stor"
"e the coefficients in BRAM.\nIf unchecked, the coefficients will be stored in"
" distributed memory (i.e. slices).\nThis is only relevant is length(coef) is "
"greater than 1; otherwise, a constant block is used.\n</pre>"
	  MaskPromptString	  "Tap Coefficient(s)|Number of Coefficient Bi"
"ts|Coefficient Binary Point|Use BRAM for Coefficients"
	  MaskStyleString	  "edit,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "coef=@1;n_bits_c=@2;bin_pt_c=@3;use_bram=@4"
";"
	  MaskInitialization	  "return\nfir_coef_init(gcb, ...\n    coef, ."
"..\n    n_bits_c, ...\n    bin_pt_c, ...\n    use_bram);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0.5|8|7|off"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "fir_coef"
	    Location		    [609, 271, 1389, 957]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sum_in"
	      Position		      [30, 68, 60, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 193, 60, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_gen"
	      Ports		      [1, 1]
	      Position		      [130, 109, 220, 141]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "coef = 0.5\n8_7 out"
	      UserDataPersistent      on
	      UserData		      "DataTag93"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Constant Generator"
	      MaskDescription	      "A constant \"generator\".  Used for pin"
" compatibility with coef_gen."
	      MaskHelp		      "<pre>\nDescription::\n\nA constant \"ge"
"nerator\".  Used for pin compatibility with coef_gen.  The sync_in port is si"
"mply terminated and the specified constant is presented on the coef_out outpu"
"t port.\n\nMask Parameters::\n\nConstant (coef): The constant to output.  Thi"
"s should be specified as a double.\nIt will be rounded/saturated according to"
" the specified number of bits (n_bits)\nand binary point (bin_pt).\n\nNumber "
"of Bits (n_bits): The number of bits used for the fixed point binary\nreprese"
"ntation of the coefficient.\n\nBinary Point (bin_pt): The binary point of the"
" fixed point binary representation\nof the coefficient.\n</pre>"
	      MaskPromptString	      "Constant|Number of Bits|Binary Point"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "coef=@1;n_bits=@2;bin_pt=@3;"
	      MaskInitialization      "return\nconst_gen_init(gcb,coef,n_bits,"
"bin_pt);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0.5|8|7"
	      MaskTabNameString	      ",,"
	      System {
		Name			"c_gen"
		Location		[525, 268, 1023, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [45, 108, 75, 122]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [90, 110, 100, 120]
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "constant"
		  Ports			  [0, 1]
		  Position		  [165, 101, 255, 129]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0.5"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "coef_out"
		  Position		  [310, 108, 340, 122]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "constant"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "coef_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "data_delay"
	      Ports		      [1, 1]
	      Position		      [145, 17, 200, 43]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sum_delay"
	      Ports		      [1, 1]
	      Position		      [145, 62, 200, 88]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [145, 187, 200, 213]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [295, 23, 325, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sum_out"
	      Position		      [295, 68, 325, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coef"
	      Position		      [295, 118, 325, 132]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [295, 193, 325, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "data_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_delay"
	      SrcPort		      1
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"sync_delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"c_gen"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sum_in"
	      SrcPort		      1
	      DstBlock		      "sum_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sum_delay"
	      SrcPort		      1
	      DstBlock		      "sum_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_gen"
	      SrcPort		      1
	      DstBlock		      "coef"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_core"
	  Ports			  [4, 3]
	  Position		  [170, 164, 260, 231]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "delay 1 in slr"
	  UserDataPersistent	  on
	  UserData		  "DataTag94"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "FIR Filter Core"
	  MaskDescription	  "A Finite Impluse Response Filter core with "
"complex inputs and real coefficients.  This FIR filter core does not have pro"
"visions for folding the input sequence to improve multiplier efficiency, so i"
"t is suboptimal for \"regular\" (i.e. non-WOLA) FIR filters.  It is intended "
"primarily for WOLA (Weighted OverLap Add) FIR filters."
	  MaskHelp		  "<pre>\nDescription::\n\nA Finite Impluse Re"
"sponse Filter core with complex inputs and real coefficients.\n\nThis Finite "
"Impluse Response Filter core is designed to be paired with a FIR Coefficient "
"Generator \nto form a FIR filter tap.  This FIR filter core does not have pro"
"visions for folding the input\nsequence to improve multiplier efficiency, so "
"it is suboptimal for \"regular\" (i.e. non-WOLA)\nFIR filters.  It is intende"
"d primarily for WOLA (Weighted OverLap Add) FIR filters.\n\nMask Parameters::"
"\n\nTap Delay (delay):  The inter-tap delay (the N in \"z^-N\").  For a regul"
"ar FIR filter, this will be 1.\n\nNumber of Data Bits (n_bits_d): The number "
"of bits for real/imaginary components of the data.\n\nData Binary Point (bin_"
"pt_d): The binary point for real/imaginary components of the data.\n\nNumber "
"of Sum Bits (n_bits_s): Specifies the width of the sum (overflow wraps).\n\nS"
"um Binary Point (bin_pt_s): Specifies the binary point of the sum (quantizati"
"on truncates).\n\nUse BRAM for Delay (use_bram): Check this checkbox to imple"
"ment the delay using BRAM.\nIf unchecked, the delay will be implemented using"
" SLR16 elements (i.e. slices).\n\nMultiplier Latency (mult_latency): Latency "
"to use for the underlying multiplier.\n\nAdder Latency (add_latency): Latency"
" to use for the underlying adder.\n\nAdder Bypass (add_bypass): Check this ch"
"eckbox to bypass the adder.\nTypically used for the first tap of a multi-tap "
"FIR filter.\n</pre>"
	  MaskPromptString	  "Tap Delay|Number of Data Bits|Data Binary P"
"oint|Number of Sum Bits|Sum Binary Point|Use BRAM for Delay|Multiplier Latenc"
"y|Adder Latency|Bypass Adder"
	  MaskStyleString	  "edit,edit,edit,edit,edit,checkbox,edit,edit"
",checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,"
	  MaskVariables		  "delay=@1;n_bits_d=@2;bin_pt_d=@3;n_bits_s=@"
"4;bin_pt_s=@5;use_bram=@6;mult_latency=@7;add_latency=@8;add_bypass=@9;"
	  MaskInitialization	  "return\nfir_core_init(gcb, ...\n    delay, "
"...\n    n_bits_d, ...\n    bin_pt_d, ...\n    n_bits_s, ...\n    bin_pt_s, ."
"..\n    use_bram, ...\n    mult_latency, ...\n    add_latency, ...\n    add_b"
"ypass);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|8|7|16|14|off|3|1|off"
	  MaskTabNameString	  ",,,,,,,,"
	  System {
	    Name		    "fir_core"
	    Location		    [282, 135, 1062, 821]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sum_in"
	      Position		      [30, 223, 60, 237]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coef"
	      Position		      [30, 183, 60, 197]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 278, 60, 292]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri_d"
	      Ports		      [1, 2]
	      Position		      [120, 69, 160, 111]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag95"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri_d"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri_s"
	      Ports		      [1, 2]
	      Position		      [120, 209, 160, 251]
	      AttributesFormatString  "16_14 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag96"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "16|14"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri_s"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "16"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      Ports		      [1, 1]
	      Position		      [345, 175, 390, 205]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      Ports		      [1, 1]
	      Position		      [345, 80, 390, 110]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dout_delay"
	      Ports		      [1, 1]
	      Position		      [255, 17, 310, 43]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mult_add_im"
	      Ports		      [3, 1]
	      Position		      [255, 164, 305, 216]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "out = a*b+c\nlatency = 4"
	      UserDataPersistent      on
	      UserData		      "DataTag97"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Multiply Add Block"
	      MaskDescription	      "A full precision multiply-add block.  P"
"roduces a*b+c at its ab_c output.  The add operation can be optionally bypass"
"ed.\n"
	      MaskHelp		      "<pre>\nDescription::\n\nThis full preci"
"sion multiply-add block produces a*b+c at its ab_c output.\nThe add operation"
" can be optionally bypassed.\n\nLatency is one multiplier latency plus one ad"
"der latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier Late"
"ncy (mult_latency): Latency to use for the underlying real multipliers.\n\nAd"
"der Latency (add_latency): Latency to use for the underlying real adders.\n\n"
"Bypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pre>"
	      MaskPromptString	      "Multiplier Latency|Adder Latency|Bypass"
" Adder"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "mult_latency=@1;add_latency=@2;add_bypa"
"ss=@3;"
	      MaskInitialization      "return\nmult_add_init(gcb, ...\n    mul"
"t_latency, ...\n    add_latency, ...\n    add_bypass);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|1|off"
	      MaskTabNameString	      ",,"
	      System {
		Name			"mult_add_im"
		Location		[282, 135, 1062, 821]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [30, 43, 60, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [30, 98, 60, 112]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [30, 158, 60, 172]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add"
		  Ports			  [2, 1]
		  Position		  [230, 120, 275, 180]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "7"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [125, 152, 180, 178]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mult"
		  Ports			  [2, 1]
		  Position		  [125, 22, 180, 133]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [330, 73, 360, 87]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "add"
		  SrcPort		  1
		  Points		  [15, 0; 0, -70]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mult_add_re"
	      Ports		      [3, 1]
	      Position		      [255, 69, 305, 121]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "out = a*b+c\nlatency = 4"
	      UserDataPersistent      on
	      UserData		      "DataTag98"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Multiply Add Block"
	      MaskDescription	      "A full precision multiply-add block.  P"
"roduces a*b+c at its ab_c output.  The add operation can be optionally bypass"
"ed.\n"
	      MaskHelp		      "<pre>\nDescription::\n\nThis full preci"
"sion multiply-add block produces a*b+c at its ab_c output.\nThe add operation"
" can be optionally bypassed.\n\nLatency is one multiplier latency plus one ad"
"der latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier Late"
"ncy (mult_latency): Latency to use for the underlying real multipliers.\n\nAd"
"der Latency (add_latency): Latency to use for the underlying real adders.\n\n"
"Bypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pre>"
	      MaskPromptString	      "Multiplier Latency|Adder Latency|Bypass"
" Adder"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "mult_latency=@1;add_latency=@2;add_bypa"
"ss=@3;"
	      MaskInitialization      "return\nmult_add_init(gcb, ...\n    mul"
"t_latency, ...\n    add_latency, ...\n    add_bypass);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|1|off"
	      MaskTabNameString	      ",,"
	      System {
		Name			"mult_add_re"
		Location		[282, 135, 1062, 821]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [30, 43, 60, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [30, 98, 60, 112]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [30, 158, 60, 172]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add"
		  Ports			  [2, 1]
		  Position		  [230, 120, 275, 180]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "7"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [125, 152, 180, 178]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mult"
		  Ports			  [2, 1]
		  Position		  [125, 22, 180, 133]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [330, 73, 360, 87]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "mult"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add"
		  SrcPort		  1
		  Points		  [15, 0; 0, -70]
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [455, 119, 495, 161]
	      UserDataPersistent      on
	      UserData		      "DataTag99"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[282, 135, 1062, 821]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [255, 272, 310, 298]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "tap_delay"
	      Ports		      [1, 1]
	      Position		      [440, 14, 500, 46]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "slr depth = 1"
	      UserDataPersistent      on
	      UserData		      "DataTag100"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "SLR16 Delay"
	      MaskDescription	      "A delay block that uses SLR16 elements "
"for its storage."
	      MaskHelp		      "<pre>\nDescription::\n\nA delay block t"
"hat uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay Depth "
"(delay_depth): The length of the delay.\n</pre>"
	      MaskPromptString	      "Delay Depth"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "delay_depth=@1;"
	      MaskInitialization      "return\ndelay_slr_init(gcb,delay_depth)"
";"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1"
	      System {
		Name			"tap_delay"
		Location		[433, 403, 932, 623]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [70, 103, 100, 117]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slr"
		  Ports			  [1, 1]
		  Position		  [220, 87, 265, 133]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [390, 103, 420, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slr"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [555, 23, 585, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sum_out"
	      Position		      [555, 133, 585, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [555, 278, 585, 292]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sum_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dout_delay"
	      SrcPort		      1
	      DstBlock		      "tap_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"dout_delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"c_to_ri_d"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri_d"
	      SrcPort		      1
	      DstBlock		      "mult_add_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri_d"
	      SrcPort		      2
	      Points		      [20, 0; 0, 75]
	      DstBlock		      "mult_add_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coef"
	      SrcPort		      1
	      Points		      [140, 0]
	      Branch {
		DstBlock		"mult_add_im"
		DstPort			2
	      }
	      Branch {
		Points			[0, -95]
		DstBlock		"mult_add_re"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "sum_in"
	      SrcPort		      1
	      DstBlock		      "c_to_ri_s"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri_s"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "mult_add_re"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri_s"
	      SrcPort		      2
	      Points		      [75, 0]
	      DstBlock		      "mult_add_im"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "mult_add_re"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult_add_im"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tap_delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      Points		      [20, 0; 0, 35]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      Points		      [20, 0; 0, -40]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_quantize"
	  Ports			  [3, 2]
	  Position		  [305, 34, 395, 86]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "delay 1 in slr\n1 coefs in dist"
	  UserDataPersistent	  on
	  UserData		  "DataTag101"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "FIR Filter Quantizer"
	  MaskDescription	  "A Finite Impluse Response Filter ouput quan"
"tizer.  This FIR filter output quantizer rounds the sum_in value to the preci"
"sion specified by n_bits and bin_pt.  Overflow wraps, but quantization rounds"
" to even if input binary point is greater than output binary point, otherwise"
" quantization tuncates."
	  MaskHelp		  "<pre>\nDescription::\n\nA Finite Impluse Re"
"sponse Filter ouput quantizer.  This FIR filter output quantizer\nrounds the "
"sum_in value to the precision specified by n_bits and bin_pt.\n\nOverflow wra"
"ps, but quantization rounds to even if input binary point is greater\nthan ou"
"tput binary point, otherwise quantization tuncates.\n\nMask Parameters::\n\nN"
"umber of Bits In (n_bits_s): Specifies the width of the sum_in input.\n\nBina"
"ry Point In (bin_pt_s): Specifies the binary point of the sum_in input.\n\nNu"
"mber of Bits Out (n_bits_o): Specifies the width of the output (overflow wrap"
"s).\n\nBinary Point Out (bin_pt_o): Specifies the binary point of the output "
"(quantization rounds to even\nif input binary point is greater than output bi"
"nary point, othersie quantization truncates).\n</pre>"
	  MaskPromptString	  "Number of Bits In|Binary Point In|Number of"
" Bits Out|Binary Point Out"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "n_bits_s=@1;bin_pt_s=@2;n_bits_o=@3;bin_pt_"
"o=@4;"
	  MaskInitialization	  "return\nfir_quantize_init(gcb, ...\n    n_b"
"its_s,bin_pt_s,n_bits_o,bin_pt_o);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "16|0|0|14"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "fir_quantize"
	    Location		    [438, 295, 1218, 981]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_term"
	      Position		      [30, 18, 60, 32]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sum_in"
	      Position		      [30, 78, 60, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 143, 60, 157]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [450, 20, 460, 30]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [120, 64, 160, 106]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag102"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [230, 139, 275, 161]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "quantize_im"
	      Ports		      [1, 1]
	      Position		      [225, 86, 275, 104]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "quantize_re"
	      Ports		      [1, 1]
	      Position		      [225, 66, 275, 84]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [335, 64, 375, 106]
	      UserDataPersistent      on
	      UserData		      "DataTag103"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sum_out"
	      Position		      [440, 78, 470, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [440, 143, 470, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sum_in"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sum_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "quantize_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quantize_re"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "quantize_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "quantize_im"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_term"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_tap"
	  Ports			  [3, 3]
	  Position		  [170, 35, 260, 85]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "delay 1 in slr\n1 coefs in dist"
	  UserDataPersistent	  on
	  UserData		  "DataTag104"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "FIR Filter Tap (Real Coefficients)"
	  MaskDescription	  "A Finite Impluse Response Filter tap with r"
"eal coefficients.  This FIR filter tap does not have provisions for folding t"
"he input sequence to improve multiplier efficiency, so it is suboptimal for "
"\"regular\" (i.e. non-WOLA) FIR filters.  It is intended primarily for WOLA ("
"Weighted OverLap Add) FIR filters."
	  MaskHelp		  "<pre>\nDescription::\n\nA Finite Impluse Re"
"sponse Filter tap with real coefficients.\n\nThis Finite Impluse Response Fil"
"ter tap is designed to be daisy chained together\nto form a multi-tap FIR fil"
"ter.  This FIR filter tap does not have provisions for folding the input\nseq"
"uence to improve multiplier efficiency, so it is suboptimal for \"regular\" ("
"i.e. non-WOLA)\nFIR filters.  It is intended primarily for WOLA (Weighted Ove"
"rLap Add) FIR filters.\n\nMask Parameters::\n\nTap Delay (delay):  The inter-"
"tap delay (the N in \"z^-N\").  For a regular FIR filter, this will be 1.\n\n"
"Tap Coefficiant(s) (coef): The coefficient(s) for this tap.  For a regular FI"
"R filter, this will be a\nsingle number.  For a WOLA (Weighted OverLap Add) f"
"ilter, this will be a vector of numbers. \nUsually, delay==length(coef), but "
"this is not required.  These should be specified as doubles. \nThey will be r"
"ounded and saturated according to the specified number of bits (n_bits_c) and"
"\nbinary point (bin_pt_c).\n\nNumber of Coefficient Bits (n_bits_c): The numb"
"er of bits used for the fixed point binary\nrepresentation of the coefficient"
"(s).\n\nCoefficient Binary Point (bin_pt_c): The binary point of the fixed po"
"int binary representation\nof the coefficient(s).\n\nNumber of Data Bits (n_b"
"its_d): The number of bits for real/imaginary components of the data.\n\nData"
" Binary Point (bin_pt_d): The binary point for real/imaginary components of t"
"he data.\n\nNumber of Sum Bits (n_bits_s): Specifies the width of the sum (ov"
"erflow wraps).\n\nSum Binary Point (bin_pt_s): Specifies the binary point of "
"the sum (quantization truncates).\n\nUse BRAM for Delay (delay_bram): Check t"
"his checkbox to implement the delay using BRAM.\nIf unchecked, the delay will"
" be implemented using SLR16 elements (i.e. slices).\n\nUse BRAM for Coefficie"
"nts (coef_bram): Check this checkbox to store the coefficients in BRAM.\nIf u"
"nchecked, the coefficients will be stored in distributed memory (i.e. slices)"
".\nThis is only relevant is length(coef) is greater than 1; otherwise, a cons"
"tant block is used.\n\nMultiplier Latency (mult_latency): Latency to use for "
"the underlying multiplier.\n\nAdder Latency (add_latency): Latency to use for"
" the underlying adder.\n\nAdder Bypass (add_bypass): Check this checkbox to b"
"ypass the adder.\nTypically used for the first tap of a multi-tap FIR filter."
"\n</pre>"
	  MaskPromptString	  "Tap Delay|Tap Coefficient(s)|Number of Coef"
"ficient Bits|Coefficient Binary Point|Number of Data Bits|Data Binary Point|N"
"umber of Sum Bits|Sum Binary Point|Use BRAM for Coefficients|Use BRAM for Del"
"ay|Multiplier Latency|Adder Latency|Bypass Adder"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,che"
"ckbox,checkbox,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,"
	  MaskVariables		  "delay=@1;coef=@2;n_bits_c=@3;bin_pt_c=@4;n_"
"bits_d=@5;bin_pt_d=@6;n_bits_s=@7;bin_pt_s=@8;coef_bram=@9;delay_bram=@10;mul"
"t_latency=@11;add_latency=@12;add_bypass=@13;"
	  MaskInitialization	  "return\nfir_tap_init(gcb, ...\n    delay, ."
"..\n    coef, ...\n    n_bits_c, ...\n    bin_pt_c, ...\n    n_bits_d, ...\n "
"   bin_pt_d, ...\n    n_bits_s, ...\n    bin_pt_s, ...\n    coef_bram, ...\n "
"   delay_bram, ...\n    mult_latency, ...\n    add_latency, ...\n    add_bypa"
"ss);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0.5|8|7|8|7|16|14|off|off|3|1|off"
	  MaskTabNameString	  ",,,,,,,,,,,,"
	  System {
	    Name		    "fir_tap"
	    Location		    [438, 295, 1218, 981]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sum_in"
	      Position		      [30, 58, 60, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 93, 60, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_coef"
	      Ports		      [3, 4]
	      Position		      [115, 29, 205, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "1 coefs in dist"
	      UserDataPersistent      on
	      UserData		      "DataTag105"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "FIR Filter Coefficient Generator"
	      MaskDescription	      "A Finite Impluse Response filter coeffi"
"cient generator.  This FIR filter coefficient generator outputs real coeffici"
"ents.  It can output one coefficient or cycle through a vector of coefficient"
"s for WOLA (Weighted OverLap Add) FIR filters."
	      MaskHelp		      "<pre>\nDescription::\n\nA Finite Implus"
"e Response filter coefficient generator.\nThis FIR filter coefficient generat"
"or outputs real coefficients.\nIt can output one coefficient or cycle through"
" a vector of coefficients for WOLA\n(Weighted OverLap Add) FIR filters.\n\nMa"
"sk Parameters::\n\nTap Coefficiant(s) (coef): The coefficient(s) to output.  "
"For a \"regular\" FIR filter, this will be a\nsingle number.  For a WOLA (Wei"
"ghted OverLap Add) filter, this will be a vector of numbers. \nThese should b"
"e specified as doubles.   They will be rounded and saturated according to the"
"\nspecified number of bits (n_bits_c) and binary point (bin_pt_c).\n\nNumber "
"of Coefficient Bits (n_bits_c): The number of bits used for the fixed point b"
"inary\nrepresentation of the coefficient(s).\n\nCoefficient Binary Point (bin"
"_pt_c): The binary point of the fixed point binary representation\nof the coe"
"fficient(s).\n\nUse BRAM for Coefficients (use_bram): Check this checkbox to "
"store the coefficients in BRAM.\nIf unchecked, the coefficients will be store"
"d in distributed memory (i.e. slices).\nThis is only relevant is length(coef)"
" is greater than 1; otherwise, a constant block is used.\n</pre>"
	      MaskPromptString	      "Tap Coefficient(s)|Number of Coefficien"
"t Bits|Coefficient Binary Point|Use BRAM for Coefficients"
	      MaskStyleString	      "edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "coef=@1;n_bits_c=@2;bin_pt_c=@3;use_bra"
"m=@4;"
	      MaskInitialization      "return\nfir_coef_init(gcb, ...\n    coe"
"f, ...\n    n_bits_c, ...\n    bin_pt_c, ...\n    use_bram);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0.5|8|7|off"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"fir_coef"
		Location		[282, 135, 1062, 821]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [30, 23, 60, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sum_in"
		  Position		  [30, 68, 60, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 193, 60, 207]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_gen"
		  Ports			  [1, 1]
		  Position		  [130, 109, 220, 141]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "coef = 0.5\n8_7 out"
		  UserDataPersistent	  on
		  UserData		  "DataTag106"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Constant Generator"
		  MaskDescription	  "A constant \"generator\".  Used for"
" pin compatibility with coef_gen."
		  MaskHelp		  "<pre>\nDescription::\n\nA constant "
"\"generator\".  Used for pin compatibility with coef_gen.  The sync_in port i"
"s simply terminated and the specified constant is presented on the coef_out o"
"utput port.\n\nMask Parameters::\n\nConstant (coef): The constant to output. "
" This should be specified as a double.\nIt will be rounded/saturated accordin"
"g to the specified number of bits (n_bits)\nand binary point (bin_pt).\n\nNum"
"ber of Bits (n_bits): The number of bits used for the fixed point binary\nrep"
"resentation of the coefficient.\n\nBinary Point (bin_pt): The binary point of"
" the fixed point binary representation\nof the coefficient.\n</pre>"
		  MaskPromptString	  "Constant|Number of Bits|Binary Poin"
"t"
		  MaskStyleString	  "edit,edit,edit"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "coef=@1;n_bits=@2;bin_pt=@3;"
		  MaskInitialization	  "return\nconst_gen_init(gcb,coef,n_b"
"its,bin_pt);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "0.5|8|7"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "c_gen"
		    Location		    [525, 268, 1023, 568]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [45, 108, 75, 122]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [90, 110, 100, 120]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "constant"
		    Ports		    [0, 1]
		    Position		    [165, 101, 255, 129]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0.5"
		    equ			    "P=C"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coef_out"
		    Position		    [310, 108, 340, 122]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "constant"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "coef_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "data_delay"
		  Ports			  [1, 1]
		  Position		  [145, 17, 200, 43]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sum_delay"
		  Ports			  [1, 1]
		  Position		  [145, 62, 200, 88]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [145, 187, 200, 213]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [295, 23, 325, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum_out"
		  Position		  [295, 68, 325, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coef"
		  Position		  [295, 118, 325, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [295, 193, 325, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_gen"
		  SrcPort		  1
		  DstBlock		  "coef"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sum_delay"
		  SrcPort		  1
		  DstBlock		  "sum_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sum_in"
		  SrcPort		  1
		  DstBlock		  "sum_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "c_gen"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_delay"
		  SrcPort		  1
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "data_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_core"
	      Ports		      [4, 3]
	      Position		      [270, 29, 360, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "delay 1 in slr"
	      UserDataPersistent      on
	      UserData		      "DataTag107"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "FIR Filter Core"
	      MaskDescription	      "A Finite Impluse Response Filter core w"
"ith complex inputs and real coefficients.  This FIR filter core does not have"
" provisions for folding the input sequence to improve multiplier efficiency, "
"so it is suboptimal for \"regular\" (i.e. non-WOLA) FIR filters.  It is inten"
"ded primarily for WOLA (Weighted OverLap Add) FIR filters."
	      MaskHelp		      "<pre>\nDescription::\n\nA Finite Implus"
"e Response Filter core with complex inputs and real coefficients.\n\nThis Fin"
"ite Impluse Response Filter core is designed to be paired with a FIR Coeffici"
"ent Generator \nto form a FIR filter tap.  This FIR filter core does not have"
" provisions for folding the input\nsequence to improve multiplier efficiency,"
" so it is suboptimal for \"regular\" (i.e. non-WOLA)\nFIR filters.  It is int"
"ended primarily for WOLA (Weighted OverLap Add) FIR filters.\n\nMask Paramete"
"rs::\n\nTap Delay (delay):  The inter-tap delay (the N in \"z^-N\").  For a r"
"egular FIR filter, this will be 1.\n\nNumber of Data Bits (n_bits_d): The num"
"ber of bits for real/imaginary components of the data.\n\nData Binary Point ("
"bin_pt_d): The binary point for real/imaginary components of the data.\n\nNum"
"ber of Sum Bits (n_bits_s): Specifies the width of the sum (overflow wraps)."
"\n\nSum Binary Point (bin_pt_s): Specifies the binary point of the sum (quant"
"ization truncates).\n\nUse BRAM for Delay (use_bram): Check this checkbox to "
"implement the delay using BRAM.\nIf unchecked, the delay will be implemented "
"using SLR16 elements (i.e. slices).\n\nMultiplier Latency (mult_latency): Lat"
"ency to use for the underlying multiplier.\n\nAdder Latency (add_latency): La"
"tency to use for the underlying adder.\n\nAdder Bypass (add_bypass): Check th"
"is checkbox to bypass the adder.\nTypically used for the first tap of a multi"
"-tap FIR filter.\n</pre>"
	      MaskPromptString	      "Tap Delay|Number of Data Bits|Data Bina"
"ry Point|Number of Sum Bits|Sum Binary Point|Use BRAM for Delay|Multiplier La"
"tency|Adder Latency|Bypass Adder"
	      MaskStyleString	      "edit,edit,edit,edit,edit,checkbox,edit,"
"edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "delay=@1;n_bits_d=@2;bin_pt_d=@3;n_bits"
"_s=@4;bin_pt_s=@5;use_bram=@6;mult_latency=@7;add_latency=@8;add_bypass=@9;"
	      MaskInitialization      "return\nfir_core_init(gcb, ...\n    del"
"ay, ...\n    n_bits_d, ...\n    bin_pt_d, ...\n    n_bits_s, ...\n    bin_pt_"
"s, ...\n    use_bram, ...\n    mult_latency, ...\n    add_latency, ...\n    a"
"dd_bypass);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|8|7|16|14|off|3|1|off"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"fir_core"
		Location		[282, 135, 1062, 821]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [30, 23, 60, 37]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sum_in"
		  Position		  [30, 223, 60, 237]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coef"
		  Position		  [30, 183, 60, 197]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 278, 60, 292]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri_d"
		  Ports			  [1, 2]
		  Position		  [120, 69, 160, 111]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag108"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri_d"
		    Location		    [609, 271, 1389, 957]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri_s"
		  Ports			  [1, 2]
		  Position		  [120, 209, 160, 251]
		  AttributesFormatString  "16_14 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag109"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "16|14"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri_s"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "14"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "14"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "16"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "16"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [345, 175, 390, 205]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [345, 80, 390, 110]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "dout_delay"
		  Ports			  [1, 1]
		  Position		  [255, 17, 310, 43]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mult_add_im"
		  Ports			  [3, 1]
		  Position		  [255, 164, 305, 216]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "out = a*b+c\nlatency = 4"
		  UserDataPersistent	  on
		  UserData		  "DataTag110"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Multiply Add Block"
		  MaskDescription	  "A full precision multiply-add block"
".  Produces a*b+c at its ab_c output.  The add operation can be optionally by"
"passed.\n"
		  MaskHelp		  "<pre>\nDescription::\n\nThis full p"
"recision multiply-add block produces a*b+c at its ab_c output.\nThe add opera"
"tion can be optionally bypassed.\n\nLatency is one multiplier latency plus on"
"e adder latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier "
"Latency (mult_latency): Latency to use for the underlying real multipliers.\n"
"\nAdder Latency (add_latency): Latency to use for the underlying real adders."
"\n\nBypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pr"
"e>"
		  MaskPromptString	  "Multiplier Latency|Adder Latency|By"
"pass Adder"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "mult_latency=@1;add_latency=@2;add_"
"bypass=@3;"
		  MaskInitialization	  "return\nmult_add_init(gcb, ...\n   "
" mult_latency, ...\n    add_latency, ...\n    add_bypass);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|1|off"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "mult_add_im"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [30, 43, 60, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [30, 98, 60, 112]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [30, 158, 60, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add"
		    Ports		    [2, 1]
		    Position		    [230, 120, 275, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "7"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [125, 152, 180, 178]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mult"
		    Ports		    [2, 1]
		    Position		    [125, 22, 180, 133]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular Shape"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [330, 73, 360, 87]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "mult"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add"
		    SrcPort		    1
		    Points		    [15, 0; 0, -70]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mult_add_re"
		  Ports			  [3, 1]
		  Position		  [255, 69, 305, 121]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "out = a*b+c\nlatency = 4"
		  UserDataPersistent	  on
		  UserData		  "DataTag111"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Multiply Add Block"
		  MaskDescription	  "A full precision multiply-add block"
".  Produces a*b+c at its ab_c output.  The add operation can be optionally by"
"passed.\n"
		  MaskHelp		  "<pre>\nDescription::\n\nThis full p"
"recision multiply-add block produces a*b+c at its ab_c output.\nThe add opera"
"tion can be optionally bypassed.\n\nLatency is one multiplier latency plus on"
"e adder latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier "
"Latency (mult_latency): Latency to use for the underlying real multipliers.\n"
"\nAdder Latency (add_latency): Latency to use for the underlying real adders."
"\n\nBypass Adder (add_bypass): Check this checkbox to bypass the adder.\n</pr"
"e>"
		  MaskPromptString	  "Multiplier Latency|Adder Latency|By"
"pass Adder"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "mult_latency=@1;add_latency=@2;add_"
"bypass=@3;"
		  MaskInitialization	  "return\nmult_add_init(gcb, ...\n   "
" mult_latency, ...\n    add_latency, ...\n    add_bypass);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|1|off"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "mult_add_re"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [30, 43, 60, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [30, 98, 60, 112]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [30, 158, 60, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add"
		    Ports		    [2, 1]
		    Position		    [230, 120, 275, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "9"
		    bin_pt		    "7"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [125, 152, 180, 178]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mult"
		    Ports		    [2, 1]
		    Position		    [125, 22, 180, 133]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Rectangular Shape"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [330, 73, 360, 87]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "add"
		    SrcPort		    1
		    Points		    [15, 0; 0, -70]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mult"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [455, 119, 495, 161]
		  UserDataPersistent	  on
		  UserData		  "DataTag112"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [282, 135, 1062, 821]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [255, 272, 310, 298]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "tap_delay"
		  Ports			  [1, 1]
		  Position		  [440, 14, 500, 46]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 1"
		  UserDataPersistent	  on
		  UserData		  "DataTag113"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=@1;"
		  MaskInitialization	  "return\ndelay_slr_init(gcb,delay_de"
"pth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1"
		  System {
		    Name		    "tap_delay"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [555, 23, 585, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sum_out"
		  Position		  [555, 133, 585, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [555, 278, 585, 292]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  Points		  [20, 0; 0, -40]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  Points		  [20, 0; 0, 35]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "tap_delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult_add_im"
		  SrcPort		  1
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mult_add_re"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri_s"
		  SrcPort		  2
		  Points		  [75, 0]
		  DstBlock		  "mult_add_im"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "c_to_ri_s"
		  SrcPort		  1
		  Points		  [60, 0; 0, -110]
		  DstBlock		  "mult_add_re"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sum_in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri_s"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coef"
		  SrcPort		  1
		  Points		  [140, 0]
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "mult_add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "mult_add_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri_d"
		  SrcPort		  2
		  Points		  [20, 0; 0, 75]
		  DstBlock		  "mult_add_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri_d"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "mult_add_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "c_to_ri_d"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "dout_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dout_delay"
		  SrcPort		  1
		  DstBlock		  "tap_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sum_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [435, 23, 465, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sum_out"
	      Position		      [435, 58, 465, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [435, 93, 465, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      1
	      DstBlock		      "fir_core"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      2
	      DstBlock		      "fir_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      3
	      DstBlock		      "fir_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_coef"
	      SrcPort		      4
	      DstBlock		      "fir_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 15]
	      DstBlock		      "fir_coef"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sum_in"
	      SrcPort		      1
	      DstBlock		      "fir_coef"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -15]
	      DstBlock		      "fir_coef"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      1
	      Points		      [25, 0; 0, -15]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      2
	      DstBlock		      "sum_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_core"
	      SrcPort		      3
	      Points		      [25, 0; 0, 15]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Math"
      Ports		      []
      Position		      [315, 15, 365, 65]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Math"
	Location		[282, 135, 1062, 821]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "cmpy3"
	  Ports			  [4, 3]
	  Position		  [35, 26, 130, 74]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "8_7 * 9_7 ==> 8_7\\nround even, wrap\\n3 mu"
"lts"
	  UserDataPersistent	  on
	  UserData		  "DataTag114"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Complex Multiplier (4 real multipliers)"
	  MaskDescription	  "This block multiplies two complex numbers u"
"sing 4 real multipliers and 2 real adders.  Pass-through paths are provided f"
"or another complex number and a sync signal.  These pass through paths provid"
"e delay that matches the latency of the complex multiply operation."
	  MaskHelp		  "<pre>\nDescription::\n\nThis block multipli"
"es two complex numbers using 4 real multipliers and 2 real adders.\nPass-thro"
"ugh paths are provided for another complex number and a sync signal.\nThese p"
"aths provide delay that matches the latency of the complex multiply operation"
".\n\na_in is passed through to a_out.\nb and w complex inputs are multiplied "
"and their product appears on the bw output.\nsync_in is passed through to syn"
"c_out.\n\nMask Parameters::\n\nNumber of Bits B (n_bits_b): Specifies the wid"
"th of the real/imaginary\ncomponents of input b.  Assumed equal for both comp"
"onents.\n\nBinary Point B (bin_pt_b): Specifies the binary point point positi"
"on of the\nreal/imaginary components of input b.  Assumed equal for both comp"
"onents.\n\nNumber of Bits W (n_bits_w): Specifies the width of the real/imagi"
"nary\ncomponents of input w.  Assumed equal for both components.\n\nBinary Po"
"int W (bin_pt_w): Specifies the binary point point position of the\nreal/imag"
"inary components of input w.  Assumed equal for both components.\n\nNumber of"
" Bits BW (n_bits_bw): Specifies the width of the real/imaginary\ncomponents o"
"f output bw.  Assumed equal for both components.\n\nBinary Point BW (bin_pt_b"
"w): Specifies the binary point point position of the\nreal/imaginary componen"
"ts of output bw.  Assumed equal for both components.\n\nQuantization (quantiz"
"ation): Specifies quantization handling.\n\nOverflow (overflow): Specifies ov"
"erflow handling.\n\nMultiplier Latency (mult_latency): Latency to use for the"
" underlying real multipliers.\n\nAdder Latency (add_latency): Latency to use "
"for the underlying real adders.\n</pre>"
	  MaskPromptString	  "Number of Bits B|Binary Point B|Number of B"
"its W|Binary Point W|Number of Bits BW|Binary Point BW|Quantization|Overflow|"
"Multiplier Latency|Adder Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Satur"
"ate|Error),edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "n_bits_b=@1;bin_pt_b=@2;n_bits_w=@3;bin_pt_"
"w=@4;n_bits_bw=@5;bin_pt_bw=@6;quantization=@7;overflow=@8;mult_latency=@9;ad"
"d_latency=@10;"
	  MaskInitialization	  "return\ncmpy3_init(gcb, ...\n    n_bits_b,b"
"in_pt_b, ...\n    n_bits_w,bin_pt_w, ...\n    n_bits_bw,bin_pt_bw, ...\n    q"
"uantization,overflow, ...\n    mult_latency,add_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|7|9|7|8|7|Round  (unbiased: Even Values)|"
"Wrap|3|1"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "cmpy3"
	    Location		    [429, 472, 1436, 1025]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [65, 38, 95, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [65, 133, 95, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "w"
	      Position		      [70, 358, 100, 372]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [65, 458, 95, 472]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [405, 442, 450, 488]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "8"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[1 1 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [400, 22, 445, 68]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "8"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[17 34 0 34 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "br_add_bi"
	      Ports		      [2, 1]
	      Position		      [290, 267, 340, 318]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[9 18 0 18 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [140, 69, 180, 211]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag115"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [145, 337, 185, 388]
	      AttributesFormatString  "9_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag116"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "9|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "9"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "9"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      Ports		      [1, 1]
	      Position		      [595, 180, 640, 210]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      Ports		      [1, 1]
	      Position		      [595, 120, 640, 150]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imim"
	      Ports		      [2, 1]
	      Position		      [290, 162, 340, 213]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[26 52 0 26 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rere"
	      Ports		      [2, 1]
	      Position		      [290, 92, 340, 143]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[26 52 0 26 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [680, 107, 720, 223]
	      UserDataPersistent      on
	      UserData		      "DataTag117"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rr_add_ii"
	      Ports		      [2, 1]
	      Position		      [400, 177, 450, 228]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[14 27 0 27 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rr_sub_ii"
	      Ports		      [2, 1]
	      Position		      [400, 107, 450, 158]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[44 44 0 69 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ss_sub_rrii"
	      Ports		      [2, 1]
	      Position		      [510, 167, 560, 218]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[46 29 0 90 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sumsum"
	      Ports		      [2, 1]
	      Position		      [400, 261, 450, 399]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[28 56 0 28 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wr_add_wi"
	      Ports		      [2, 1]
	      Position		      [290, 337, 340, 388]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[5 10 0 10 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [765, 38, 795, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bw"
	      Position		      [765, 158, 795, 172]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [765, 458, 795, 472]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [15, 0]
	      Branch {
		DstBlock		"imim"
		DstPort			1
	      }
	      Branch {
		Points			[0, 130]
		DstBlock		"br_add_bi"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		DstBlock		"wr_add_wi"
		DstPort			1
	      }
	      Branch {
		Points			[0, -220]
		DstBlock		"rere"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [0, 0; 70, 0]
	      Branch {
		DstBlock		"wr_add_wi"
		DstPort			2
	      }
	      Branch {
		Points			[0, -175]
		DstBlock		"imim"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"rere"
		DstPort			1
	      }
	      Branch {
		Points			[0, 175]
		DstBlock		"br_add_bi"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sumsum"
	      SrcPort		      1
	      Points		      [25, 0; 0, -150]
	      DstBlock		      "ss_sub_rrii"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wr_add_wi"
	      SrcPort		      1
	      DstBlock		      "sumsum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "br_add_bi"
	      SrcPort		      1
	      DstBlock		      "sumsum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imim"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"rr_add_ii"
		DstPort			1
	      }
	      Branch {
		Points			[0, -45]
		DstBlock		"rr_sub_ii"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "rere"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"rr_sub_ii"
		DstPort			1
	      }
	      Branch {
		Points			[0, 95]
		DstBlock		"rr_add_ii"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "w"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rr_add_ii"
	      SrcPort		      1
	      DstBlock		      "ss_sub_rrii"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rr_sub_ii"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ss_sub_rrii"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmpy4"
	  Ports			  [4, 3]
	  Position		  [175, 26, 270, 74]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "8_7 * 9_7 ==> 8_7\\nround even, wrap\\n4 mu"
"lts"
	  UserDataPersistent	  on
	  UserData		  "DataTag118"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Complex Multiplier (4 real multipliers)"
	  MaskDescription	  "This block multiplies two complex numbers u"
"sing 4 real multipliers and 2 real adders.  Pass-through paths are provided f"
"or another complex number and a sync signal.  These pass through paths provid"
"e delay that matches the latency of the complex multiply operation."
	  MaskHelp		  "<pre>\nDescription::\n\nThis block multipli"
"es two complex numbers using 4 real multipliers and 2 real adders.\nPass-thro"
"ugh paths are provided for another complex number and a sync signal.\nThese p"
"aths provide delay that matches the latency of the complex multiply operation"
".\n\na_in is passed through to a_out.\nb and w complex inputs are multiplied "
"and their product appears on the bw output.\nsync_in is passed through to syn"
"c_out.\n\nMask Parameters::\n\nNumber of Bits B (n_bits_b): Specifies the wid"
"th of the real/imaginary\ncomponents of input b.  Assumed equal for both comp"
"onents.\n\nBinary Point B (bin_pt_b): Specifies the binary point point positi"
"on of the\nreal/imaginary components of input b.  Assumed equal for both comp"
"onents.\n\nNumber of Bits W (n_bits_w): Specifies the width of the real/imagi"
"nary\ncomponents of input w.  Assumed equal for both components.\n\nBinary Po"
"int W (bin_pt_w): Specifies the binary point point position of the\nreal/imag"
"inary components of input w.  Assumed equal for both components.\n\nNumber of"
" Bits BW (n_bits_bw): Specifies the width of the real/imaginary\ncomponents o"
"f output bw.  Assumed equal for both components.\n\nBinary Point BW (bin_pt_b"
"w): Specifies the binary point point position of the\nreal/imaginary componen"
"ts of output bw.  Assumed equal for both components.\n\nQuantization (quantiz"
"ation): Specifies quantization handling.\n\nOverflow (overflow): Specifies ov"
"erflow handling.\n\nMultiplier Latency (mult_latency): Latency to use for the"
" underlying real multipliers.\n\nAdder Latency (add_latency): Latency to use "
"for the underlying real adders.\n</pre>"
	  MaskPromptString	  "Number of Bits B|Binary Point B|Number of B"
"its W|Binary Point W|Number of Bits BW|Binary Point BW|Quantization|Overflow|"
"Multiplier Latency|Adder Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Satur"
"ate|Error),edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "n_bits_b=@1;bin_pt_b=@2;n_bits_w=@3;bin_pt_"
"w=@4;n_bits_bw=@5;bin_pt_bw=@6;quantization=@7;overflow=@8;mult_latency=@9;ad"
"d_latency=@10;"
	  MaskInitialization	  "return\ncmpy4_init(gcb, ...\n    n_bits_b,b"
"in_pt_b, ...\n    n_bits_w,bin_pt_w, ...\n    n_bits_bw,bin_pt_bw, ...\n    q"
"uantization,overflow, ...\n    mult_latency,add_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|7|9|7|8|7|Round  (unbiased: Even Values)|"
"Wrap|3|1"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "cmpy4"
	    Location		    [426, 159, 1433, 712]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [65, 38, 95, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [65, 143, 95, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "w"
	      Position		      [65, 333, 95, 347]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [65, 458, 95, 472]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [350, 442, 395, 488]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "7"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [345, 22, 390, 68]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "7"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_im"
	      Ports		      [2, 1]
	      Position		      [400, 259, 450, 401]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [140, 79, 180, 221]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag119"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [140, 268, 180, 412]
	      AttributesFormatString  "9_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag120"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "9|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "9"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "9"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      Ports		      [1, 1]
	      Position		      [520, 315, 565, 345]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      Ports		      [1, 1]
	      Position		      [515, 150, 560, 180]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imim"
	      Ports		      [2, 1]
	      Position		      [290, 172, 340, 223]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imre"
	      Ports		      [2, 1]
	      Position		      [290, 267, 340, 318]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reim"
	      Ports		      [2, 1]
	      Position		      [290, 337, 340, 388]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rere"
	      Ports		      [2, 1]
	      Position		      [290, 102, 340, 153]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [665, 229, 705, 271]
	      UserDataPersistent      on
	      UserData		      "DataTag121"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sub_re"
	      Ports		      [2, 1]
	      Position		      [400, 94, 450, 236]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [745, 38, 775, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bw"
	      Position		      [745, 243, 775, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [745, 458, 775, 472]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      Points		      [45, 0; 0, -70]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      Points		      [50, 0; 0, 75]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [0, 0; 55, 0]
	      Branch {
		Points			[0, 95]
		DstBlock		"imre"
		DstPort			1
	      }
	      Branch {
		DstBlock		"imim"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, -165]
		DstBlock		"rere"
		DstPort			2
	      }
	      Branch {
		DstBlock		"imre"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [0, 0; 70, 0]
	      Branch {
		Points			[0, -165]
		DstBlock		"imim"
		DstPort			2
	      }
	      Branch {
		DstBlock		"reim"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, 235]
		DstBlock		"reim"
		DstPort			1
	      }
	      Branch {
		DstBlock		"rere"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_im"
	      SrcPort		      1
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sub_re"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reim"
	      SrcPort		      1
	      DstBlock		      "add_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imre"
	      SrcPort		      1
	      DstBlock		      "add_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imim"
	      SrcPort		      1
	      DstBlock		      "sub_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rere"
	      SrcPort		      1
	      DstBlock		      "sub_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "w"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "mult_add"
	  Ports			  [3, 1]
	  Position		  [60, 139, 110, 191]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "out = a*b+c\nlatency = 4"
	  UserDataPersistent	  on
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Multiply Add Block"
	  MaskDescription	  "A full precision multiply-add block.  Produ"
"ces a*b+c at its ab_c output.  The add operation can be optionally bypassed."
"\n"
	  MaskHelp		  "<pre>\nDescription::\n\nThis full precision"
" multiply-add block produces a*b+c at its ab_c output.\nThe add operation can"
" be optionally bypassed.\n\nLatency is one multiplier latency plus one adder "
"latency (if not bypassing adder).\n\nMask Parameters::\n\nMultiplier Latency "
"(mult_latency): Latency to use for the underlying real multipliers.\n\nAdder "
"Latency (add_latency): Latency to use for the underlying real adders.\n\nBypa"
"ss Adder (add_bypass): Check this checkbox to bypass the adder.\n</pre>"
	  MaskPromptString	  "Multiplier Latency|Adder Latency|Bypass Add"
"er"
	  MaskStyleString	  "edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "mult_latency=@1;add_latency=@2;add_bypass=@"
"3;"
	  MaskInitialization	  "return\nmult_add_init(gcb, ...\n    mult_la"
"tency, ...\n    add_latency, ...\n    add_bypass);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|1|off"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "mult_add"
	    Location		    [282, 135, 1062, 821]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [30, 43, 60, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [30, 98, 60, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [30, 158, 60, 172]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add"
	      Ports		      [2, 1]
	      Position		      [230, 120, 275, 180]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "9"
	      bin_pt		      "7"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [125, 152, 180, 178]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult"
	      Ports		      [2, 1]
	      Position		      [125, 22, 180, 133]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [330, 73, 360, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mult"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add"
	      SrcPort		      1
	      Points		      [15, 0; 0, -70]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Random"
      Ports		      []
      Position		      [390, 15, 440, 65]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Random"
	Location		[282, 135, 1062, 821]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "White Gaussian Noise"
	  Ports			  [2, 2]
	  Position		  [45, 35, 125, 90]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "White Gaussian Noise Generator"
	  MaskDescription	  "Outputs two independent white gaussian nois"
"e signals as Fix_17_14 values with standard deviation 1.0, expected value 0.0"
", and crest factor 3.90625 (125/32)."
	  MaskHelp		  "Initial seed is specified by a mask paramet"
"er at design time.  Can be reseeded at runtime by applying a UFix_32_0 value "
"on the seed input and pulsing the load port (ld) high for one cycle.  Holding"
" the load port high for more than one cycle is allowed, but it affects the un"
"derlying PRNG in undocumented ways.  Drill down into the subsystem if you wan"
"t to learn more.\n\nThis block uses a TT800 uniform pseudo-random number gene"
"rator followed by a uniform-to-normal converter implementing the Box-Muller P"
"olar algorithm.\n\nThe TT800 is a high quality pseudo-random number generator"
" based on a \"twisted generialized linear feedback shift register\".  Its out"
"put sequence repeats after 2^800 samples (~10^240 samples).  For more info se"
"e: Matsumoto, M. and Kurita, Y. 1994. \"Twisted GFSR generators II\", ACM Tra"
"ns. Model. Comput. Simul. 4, 3 (Jul. 1994), 254-266 (http://doi.acm.org/10.11"
"45/189443.189445).\n"
	  MaskPromptString	  "Seed"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskCallbackString	  "if str2num(get_param(gcb, 'seed')) == 0\n  "
"  error('Seed cannot be zero.')\nend"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "seed=@1;"
	  MaskDisplay		  "port_label('input',1,'seed');\nport_label('"
"input',2,'ld');\nport_label('output',1,'n1');\nport_label('output',2,'n2');\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "hex2dec('12345678')"
	  System {
	    Name		    "White Gaussian Noise"
	    Location		    [282, 135, 1062, 821]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "seed"
	      Position		      [25, 33, 55, 47]
	      NamePlacement	      "alternate"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ld"
	      Position		      [25, 58, 55, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tt800_uprng"
	      Ports		      [2, 1]
	      Position		      [210, 25, 270, 80]
	      BackgroundColor	      "gray"
	      SourceBlock	      "newfft_library/Random/tt800_uprng"
	      SourceType	      "TT800 Uniform Psedo-Random Number Gener"
"ator"
	      ShowPortLabels	      "on"
	      seed		      "seed"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "u2n"
	      Ports		      [1, 2]
	      Position		      [355, 25, 405, 80]
	      BackgroundColor	      "gray"
	      SourceBlock	      "newfft_library/Random/u2n"
	      SourceType	      "Uniform to Normal Converter"
	      ShowPortLabels	      "on"
	      hideme		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "n1"
	      Position		      [515, 33, 545, 47]
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "n2"
	      Position		      [515, 58, 545, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "u2n"
	      SrcPort		      2
	      DstBlock		      "n2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ld"
	      SrcPort		      1
	      DstBlock		      "tt800_uprng"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "u2n"
	      SrcPort		      1
	      DstBlock		      "n1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "seed"
	      SrcPort		      1
	      DstBlock		      "tt800_uprng"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tt800_uprng"
	      SrcPort		      1
	      DstBlock		      "u2n"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tt800_uprng"
	  Ports			  [2, 1]
	  Position		  [170, 35, 230, 90]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "TT800 Uniform Psedo-Random Number Generator"
	  MaskDescription	  "The TT800 is a high quality pseudo-random n"
"umber generator based on a \"twisted generialized linear feedback shift regis"
"ter\".  Its output sequence repeats after 2^800 samples (~10^240 samples).  F"
"or more info see: Matsumoto, M. and Kurita, Y. 1994. \"Twisted GFSR generator"
"s II\", ACM Trans. Model. Comput. Simul. 4, 3 (Jul. 1994), 254-266 (http://do"
"i.acm.org/10.1145/189443.189445)."
	  MaskHelp		  "Initial seed is specified by a mask paramet"
"er at design time.  Can be reseeded at runtime by applying a UFix_32_0 value "
"on the seed input and pulsing the load port (ld) high for one cycle.  Holding"
" the load port high for more than one cycle is allowed, but it affects the ge"
"nerator in undocumented ways.  Drill down into the subsystem if you want to l"
"earn more."
	  MaskPromptString	  "Seed"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "seed=&1;"
	  MaskDisplay		  "port_label('input',1,'seed');\nport_label('"
"input',2,'ld');\nport_label('output',1,'u');"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "hex2dec('0x12345678')"
	  System {
	    Name		    "tt800_uprng"
	    Location		    [209, 76, 1437, 850]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "seed"
	      Position		      [25, 28, 55, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ld"
	      Position		      [25, 73, 55, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "tt800_engine"
	      Ports		      [2, 1]
	      Position		      [270, 27, 345, 63]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"tt800_engine"
		Location		[209, 76, 1437, 850]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "seed"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "seed_en"
		  Position		  [20, 23, 50, 37]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [460, 257, 500, 273]
		  Orientation		  "left"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [150, 259, 205, 281]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [150, 309, 205, 331]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [150, 334, 205, 356]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [150, 284, 205, 306]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [3, 1]
		  Position		  [245, 153, 290, 197]
		  Orientation		  "left"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "XOR"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[32 32 0 32 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [365, 221, 395, 309]
		  Orientation		  "left"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[16 32 0 32 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [140, 17, 165, 83]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[16 32 0 32 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [4]
		  Position		  [250, 257, 280, 358]
		  Location		  [417, 119, 1362, 854]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "yonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		  }
		  YMin			  "-5~-5~-5~-5"
		  YMax			  "5~5~5~5"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		}
		Block {
		  BlockType		  Reference
		  Name			  "a"
		  Ports			  [0, 1]
		  Position		  [460, 287, 535, 303]
		  Orientation		  "left"
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "hex2dec('8EBFD028')"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [293, 105, 327, 130]
		  Orientation		  "down"
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[16 32 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lsb"
		  Ports			  [1, 1]
		  Position		  [460, 228, 500, 242]
		  Orientation		  "left"
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "output"
		  Ports			  [1, 1]
		  Position		  [550, 36, 605, 64]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "output"
		    Location		    [249, 393, 1044, 574]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [15, 18, 45, 32]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [305, 13, 350, 57]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    xl_area		    "[32 32 0 32 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [600, 23, 645, 67]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    xl_area		    "[32 32 0 32 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [190, 98, 235, 142]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    xl_area		    "[32 32 0 32 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [485, 93, 530, 137]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    xl_area		    "[32 32 0 32 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "b"
		    Ports		    [0, 1]
		    Position		    [45, 122, 120, 138]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "hex2dec('2B5B2500')"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "32"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c"
		    Ports		    [0, 1]
		    Position		    [350, 117, 425, 133]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "hex2dec('DB8B0000')"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "32"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay"
		    Ports		    [1, 1]
		    Position		    [190, 15, 235, 35]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[16 32 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [485, 25, 530, 45]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[16 32 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "lshift_s"
		    Ports		    [1, 1]
		    Position		    [75, 102, 120, 118]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "7"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "32"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "lshift_t"
		    Ports		    [1, 1]
		    Position		    [380, 97, 425, 113]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "15"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "32"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [710, 38, 740, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "lshift_s"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [50, 0]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "lshift_t"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "lshift_t"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [50, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "lshift_s"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "rshift_1"
		  Ports			  [1, 1]
		  Position		  [365, 157, 410, 193]
		  Orientation		  "left"
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0 32 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "x_l"
		  Ports			  [1, 1]
		  Position		  [365, 27, 410, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "7"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[16 32 0 32 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "x_l_m"
		  Ports			  [1, 1]
		  Position		  [245, 27, 290, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "25-7-3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[16 32 0 32 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "u"
		  Position		  [670, 43, 700, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "output"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "u"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seed"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 225]
		    DstBlock		    "Gateway Out4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "seed_en"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 240]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 190; -40, 0]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "x_l_m"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0; -120, 0]
		  Branch {
		    Points		    [0, -125]
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 170]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [-50, 0; 0, -75]
		  DstBlock		  "Logical"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rshift_1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "lsb"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "x_l"
		  SrcPort		  1
		  Points		  [0, 0; 100, 0]
		  Branch {
		    DstBlock		    "output"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 125]
		    Branch {
		    DstBlock		    "rshift_1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "lsb"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x_l_m"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "x_l"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "Delay by (n - m - 3)"
		  Position		  [270, 13]
		}
		Annotation {
		  Name			  "Delay by (m)"
		  Position		  [383, 15]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "tt800_seed_gen"
	      Ports		      [2, 2]
	      Position		      [120, 27, 205, 63]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"tt800_seed_gen"
		Location		[209, 76, 1437, 850]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "seed_in"
		  Position		  [25, 28, 55, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "ld"
		  Position		  [25, 68, 55, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression"
		  Ports			  [3, 1]
		  Position		  [310, 111, 540, 229]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Expression"
		  SourceType		  "Xilinx Expression Block"
		  expression		  "(bootstrap | ld | ld_ext)"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LFSR"
		  Ports			  [2, 1]
		  Position		  [325, 15, 380, 95]
		  SourceBlock		  "xbsIndex_r3/LFSR"
		  SourceType		  "Xilinx Linear Feedback Shift Regist"
"er"
		  lfsr_type		  "Fibonacci"
		  gate_type		  "XOR"
		  output_type		  "on"
		  n_bits		  "32"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  polynomial		  "'C0000401'"
		  rst_value		  "dec2hex(seed)"
		  reloadable_seed	  "on"
		  input_type		  "on"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  useSRL16s		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[17 32 0 33 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bootstrap"
		  Ports			  [0, 1]
		  Position		  [210, 117, 270, 143]
		  NamePlacement		  "alternate"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "bootstrap"
		    Location		    [765, 492, 1055, 601]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [35, 28, 50, 42]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [90, 46, 135, 64]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "25"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[2 2 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [3, 1]
		    Position		    [165, 27, 210, 83]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [235, 48, 265, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Register"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "p24_extender"
		  Ports			  [1, 1]
		  Position		  [210, 197, 270, 223]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "p24_extender"
		    Location		    [765, 492, 1055, 601]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 68, 55, 82]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [135, 28, 150, 42]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [90, 46, 135, 64]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "24"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[2 2 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [3, 1]
		    Position		    [165, 27, 210, 83]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [235, 48, 265, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "r_edge_detect"
		  Ports			  [1, 1]
		  Position		  [100, 197, 165, 223]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "r_edge_detect"
		    Location		    [634, 657, 994, 752]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 33, 55, 47]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [95, 50, 140, 70]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Expression"
		    Ports		    [2, 1]
		    Position		    [180, 32, 280, 68]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Expression"
		    SourceType		    "Xilinx Expression Block"
		    expression		    "curr & ~prev"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [305, 43, 335, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "Expression"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Expression"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Expression"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "seed_out"
		  Position		  [595, 48, 625, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "seed_en"
		  Position		  [595, 163, 625, 177]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "r_edge_detect"
		  SrcPort		  1
		  DstBlock		  "p24_extender"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ld"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "LFSR"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 95]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "r_edge_detect"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Expression"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "Expression"
		  SrcPort		  1
		  DstBlock		  "seed_en"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "seed_in"
		  SrcPort		  1
		  DstBlock		  "LFSR"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "LFSR"
		  SrcPort		  1
		  DstBlock		  "seed_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bootstrap"
		  SrcPort		  1
		  DstBlock		  "Expression"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "p24_extender"
		  SrcPort		  1
		  DstBlock		  "Expression"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "u"
	      Position		      [415, 38, 445, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "tt800_seed_gen"
	      SrcPort		      1
	      DstBlock		      "tt800_engine"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tt800_seed_gen"
	      SrcPort		      2
	      DstBlock		      "tt800_engine"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "seed"
	      SrcPort		      1
	      DstBlock		      "tt800_seed_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tt800_engine"
	      SrcPort		      1
	      DstBlock		      "u"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ld"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "tt800_seed_gen"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "u2n"
	  Ports			  [1, 2]
	  Position		  [275, 35, 325, 90]
	  BackgroundColor	  "gray"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Uniform to Normal Converter"
	  MaskDescription	  "Converts a variable with uniform distributi"
"on into two independent normally distributed variables."
	  MaskHelp		  "Converts a variable with uniform distributi"
"on into two independent normally distributed variables."
	  MaskPromptString	  "Hide me"
	  MaskStyleString	  "checkbox"
	  MaskTunableValueString  "off"
	  MaskEnableString	  "off"
	  MaskVisibilityString	  "off"
	  MaskToolTipString	  "on"
	  MaskVariables		  "hideme=&1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "off"
	  System {
	    Name		    "u2n"
	    Location		    [282, 135, 1062, 821]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "u"
	      Position		      [15, 98, 45, 112]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [495, 84, 550, 106]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0 0 0 0 17 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [495, 109, 550, 131]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0 0 0 0 17 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      Ports		      [2]
	      Position		      [620, 81, 645, 134]
	      Location		      [210, 476, 1111, 715]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      DataFormat	      "StructureWithTime"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SineCosine"
	      Ports		      [1, 2]
	      Position		      [220, 106, 270, 199]
	      SourceBlock	      "xbsIndex_r3/SineCosine"
	      SourceType	      "Xilinx Sine/Cosine Block"
	      mode		      "Sine and Cosine"
	      neg_sin		      "off"
	      neg_cos		      "off"
	      n_bits		      "8"
	      latency		      "2"
	      sym_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mem_type		      "Block RAM"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[8 16 1 2 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bottom_11"
	      Ports		      [1, 1]
	      Position		      [120, 145, 165, 165]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "11"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "log_lut"
	      Ports		      [1, 1]
	      Position		      [220, 19, 270, 71]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "2^11"
	      initVector	      "quant(sqrt(-2*log(linspace(2^-11,1,2^11"
"))),2^-7)"
	      arith_type	      "Unsigned"
	      n_bits		      "9"
	      bin_pt		      "7"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "r_cos"
	      Ports		      [2, 1]
	      Position		      [380, 137, 430, 188]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[18 34 0 17 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "r_sin"
	      Ports		      [2, 1]
	      Position		      [380, 32, 430, 83]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[18 34 0 17 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "top_11"
	      Ports		      [1, 1]
	      Position		      [120, 35, 165, 55]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "11"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "MSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "n1"
	      Position		      [700, 53, 730, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "n2"
	      Position		      [700, 158, 730, 172]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bottom_11"
	      SrcPort		      1
	      DstBlock		      "SineCosine"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "top_11"
	      SrcPort		      1
	      DstBlock		      "log_lut"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "u"
	      SrcPort		      1
	      Points		      [0, 0; 50, 0]
	      Branch {
		Points			[0, -60]
		DstBlock		"top_11"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"bottom_11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "SineCosine"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "r_cos"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "log_lut"
	      SrcPort		      1
	      Points		      [0, 0; 70, 0]
	      Branch {
		DstBlock		"r_sin"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"r_cos"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "SineCosine"
	      SrcPort		      1
	      Points		      [40, 0; 0, -60]
	      DstBlock		      "r_sin"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "r_sin"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"Gateway Out"
		DstPort			1
	      }
	      Branch {
		DstBlock		"n1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "r_cos"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"n2"
		DstPort			1
	      }
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Reorder"
      Ports		      []
      Position		      [465, 15, 515, 65]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Reorder"
	Location		[1040, 581, 1538, 881]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "biplex_bitrev"
	  Ports			  [3, 3]
	  Position		  [170, 25, 260, 75]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "size = 8"
	  UserDataPersistent	  on
	  UserData		  "DataTag122"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Biplex Bit Reverse Reorder"
	  MaskDescription	  "Reorders the input sequence from normal ord"
"er to bit reverse order (or vise versa)."
	  MaskHelp		  "<pre>\nDescription::\n\nReorders the input "
"sequence from normal order to bit reverse order (or vise versa).\n\nMask Para"
"meters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm of the length "
"of one complete input block.\nThis MUST be an integer because the current imp"
"lementation requires that\nthe input block size MUST be a power of 2.  (aka "
"\"N\")\n\nNumber of Bits (n_bits): Specifies the width of the real/imaginary "
"components.\nWidth of each component is assumed equal.\n</pre>"
	  MaskPromptString	  "Log2 Block Size|Number of Bits"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "log2_size=@1;n_bits=@2;"
	  MaskInitialization	  "return\nbiplex_bitrev_init(gcb,log2_size,n_"
"bits);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|4"
	  MaskTabNameString	  ","
	  System {
	    Name		    "biplex_bitrev"
	    Location		    [316, 387, 1535, 1013]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [40, 78, 70, 92]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [40, 248, 70, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [45, 398, 75, 412]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [285, 128, 300, 142]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [255, 388, 270, 402]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-1"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [285, 58, 300, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [285, 298, 300, 312]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [285, 228, 300, 242]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [125, 441, 175, 469]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "3"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [1, 1]
	      Position		      [360, 391, 410, 419]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [315, 557, 360, 603]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "10"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [115, 241, 140, 269]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [115, 71, 140, 99]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [440, 422, 465, 488]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [220, 407, 250, 423]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "off"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [290, 383, 335, 427]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bit_reverse"
	      Ports		      [1, 1]
	      Position		      [295, 485, 365, 525]
	      AttributesFormatString  "%<n_bits> bits"
	      UserDataPersistent      on
	      UserData		      "DataTag123"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Bit Reversal"
	      MaskDescription	      "Reverses the bit order of the input.  I"
"nput must be unsigned with binary point at position 0.  Costs nothing in hard"
"ware."
	      MaskHelp		      "<pre>\nDescription::\n\nReverses the bi"
"t order of the input.\n\nInput must be unsigned with binary point at position"
" 0.\n\nCosts nothing in hardware.\n\nMask Parameters::\n\nNumber of Bits (n_b"
"its): Specifies the width of the input.\n</pre>"
	      MaskPromptString	      "Number of Bits"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "n_bits=@1;"
	      MaskInitialization      "bit_reverse_init(gcb,n_bits);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3"
	      System {
		Name			"bit_reverse"
		Location		[225, 486, 880, 877]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 53, 50, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bit0"
		  Ports			  [1, 1]
		  Position		  [100, 100, 140, 120]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bit1"
		  Ports			  [1, 1]
		  Position		  [100, 140, 140, 160]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "1"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bit2"
		  Ports			  [1, 1]
		  Position		  [100, 180, 140, 200]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [3, 1]
		  Position		  [450, 100, 500, 160]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [565, 53, 595, 67]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [15, 0; 0, 130]
		    DstBlock		    "bit2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [15, 0; 0, 90]
		    DstBlock		    "bit1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [15, 0; 0, 50]
		    DstBlock		    "bit0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "bit2"
		  SrcPort		  1
		  Points		  [145, 0; 0, -40]
		  DstBlock		  "concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "bit1"
		  SrcPort		  1
		  Points		  [135, 0; 0, -20]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bit0"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  Points		  [20, 0; 0, -70]
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [160, 15, 200, 155]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag124"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "4"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [160, 185, 200, 325]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag125"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "4"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "4"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_a_im"
	      Ports		      [3, 1]
	      Position		      [315, 94, 380, 146]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "8"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_a_re"
	      Ports		      [3, 1]
	      Position		      [315, 24, 380, 76]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "8"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_b_im"
	      Ports		      [3, 1]
	      Position		      [315, 264, 380, 316]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "8"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_b_re"
	      Ports		      [3, 1]
	      Position		      [315, 194, 380, 246]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "8"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [450, 15, 500, 155]
	      UserDataPersistent      on
	      UserData		      "DataTag126"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [450, 185, 500, 325]
	      UserDataPersistent      on
	      UserData		      "DataTag127"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [555, 78, 585, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [555, 248, 585, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [555, 573, 585, 587]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [10, 0; 0, 50]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ram_a_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ram_a_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ram_b_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ram_b_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "ram_a_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "ram_a_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      DstBlock		      "ram_b_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      DstBlock		      "ram_b_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bit_reverse"
	      SrcPort		      1
	      Points		      [55, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [30, 0; 0, -95; -245, 0; 0, -85]
	      Branch {
		Points			[0, -70]
		Branch {
		  Points		  [0, -100]
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "ram_a_re"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ram_a_im"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "ram_b_re"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"ram_b_im"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "ram_a_im"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "ram_a_re"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "ram_b_im"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      DstBlock		      "ram_b_re"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, 50]
		DstBlock		"bit_reverse"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, -40]
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Counter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "biplex_commutator"
	  Ports			  [3, 3]
	  Position		  [20, 24, 110, 76]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "size = 64\\ndelay bram"
	  UserDataPersistent	  on
	  UserData		  "DataTag128"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Biplex Commutator"
	  MaskDescription	  "The biplex commutator commutes the first ha"
"lf of the BloBhi input \"block\"  with the last half of the AloAhi input \"bl"
"ock\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a power o"
"f 2).  sync_in precedes the first data input sample by one clock cycle.  Over"
"all latency from sync_in to sync_out is 2^(log2_size-1)+1."
	  MaskHelp		  "<pre>\nDescription::\n\nThe biplex commutat"
"or commutes the first half of the BloBhi input \"block\"  with the last half"
"\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive samp"
"les (i.e. always a\npower of 2).\n\nsync_in precedes the first data input sam"
"ple by one clock cycle.\nsync_out precedes the corresponding output sample by"
" one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1.\n\n"
"Mask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm of th"
"e length of one complete input block.\nThis MUST be an integer because the cu"
"rrent implementation requires that\nthe input block size MUST be a power of 2"
".  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/imagina"
"ry components.\nWidth of each component is assumed equal.\n\nUse BRAM (use_br"
"am): Check this checkbox to implement the internal delays using BRAM.\nIf unc"
"hecked, the internal delays will be implemented using SLR16 elements.\n</pre>"
	  MaskPromptString	  "Log2 Block Size|Bit Width|Use BRAM"
	  MaskStyleString	  "edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "log2_size=@1;n_bits=@2;use_bram=@3;"
	  MaskInitialization	  "return\nbiplex_commutator_init(gcb, ...\n  "
"  log2_size, ...\n    n_bits, ...\n    use_bram);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|8|on"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "biplex_commutator"
	    Location		    [272, 537, 1491, 1090]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AloAhi"
	      Position		      [40, 48, 70, 62]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "BloBhi"
	      Position		      [40, 153, 70, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [40, 273, 70, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [110, 241, 160, 259]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "6"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [280, 270, 325, 290]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "33"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [285, 22, 310, 88]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [285, 127, 310, 193]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_b"
	      Ports		      [1, 1]
	      Position		      [115, 144, 175, 176]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "depth = %<delay_depth>\\ndelay bram = %"
"<use_bram>"
	      UserDataPersistent      on
	      UserData		      "DataTag129"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Delay"
	      MaskDescription	      "A delay block that treats its input as "
"complex, splits it into real and imaginary components, delays each component "
"by a specified amount, and then re-joins them into a complex output.  The und"
"erlying storage is user-selectable (either BRAM or SLR16 elements)."
	      MaskHelp		      "<pre>\nDescription::\n\nA delay block t"
"hat treats its input as complex, splits it into real and imaginary components"
",\ndelays each component by a specified amount, and then re-joins them into a"
" complex\noutput.  The underlying storage is user-selectable (either BRAM or "
"SLR16 elements).\n\nMask Parameters::\n\nDelay Depth (delay_depth): The lengt"
"h of the delay.\n\nBit Width (n_bits): Specifies the width of the real/imagin"
"ary components.\nWidth of each component is assumed equal.\n\nUse BRAM (use_b"
"ram): Check this checkbox to implement the delay using BRAM.\nIf unchecked, t"
"he delay will be implemented using SLR16 elements.\n</pre>"
	      MaskPromptString	      "Delay Depth|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "off,off,off"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "delay_depth=@1;n_bits=@2;use_bram=@3;"
	      MaskInitialization      "return\ncomplex_delay_init(gcb, ...\n  "
"  delay_depth,n_bits,use_bram);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "32|8|on"
	      MaskTabNameString	      ",,"
	      System {
		Name			"delay_b"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [30, 98, 60, 112]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [100, 84, 140, 126]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag130"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_im"
		  Ports			  [1, 1]
		  Position		  [190, 144, 250, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "bram depth = %<delay_depth>"
		  UserDataPersistent	  on
		  UserData		  "DataTag131"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "BRAM Delay"
		  MaskDescription	  "A delay block that uses BRAM for it"
"s storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay"
"_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The lat"
"ency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be"
" changed via the block's dialog box.\nFuture versions may enable the setting "
"of that parameter from the dialog.\n</pre>"
		  MaskPromptString	  "Delay Depth|Buffer Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,off"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "delay_depth=@1;buffer_latency=@2;"
		  MaskInitialization	  "return\ndelay_bram_init(gcb,delay_d"
"epth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "32|"
		  MaskTabNameString	  ","
		  System {
		    Name		    "delay_im"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_re"
		  Ports			  [1, 1]
		  Position		  [185, 39, 245, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "bram depth = %<delay_depth>"
		  UserDataPersistent	  on
		  UserData		  "DataTag132"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "BRAM Delay"
		  MaskDescription	  "A delay block that uses BRAM for it"
"s storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay"
"_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The lat"
"ency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be"
" changed via the block's dialog box.\nFuture versions may enable the setting "
"of that parameter from the dialog.\n</pre>"
		  MaskPromptString	  "Delay Depth|Buffer Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,off"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "delay_depth=@1;buffer_latency=@2;"
		  MaskInitialization	  "return\ndelay_bram_init(gcb,delay_d"
"epth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "32|"
		  MaskTabNameString	  ","
		  System {
		    Name		    "delay_re"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [290, 89, 330, 131]
		  UserDataPersistent	  on
		  UserData		  "DataTag133"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [365, 103, 395, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "delay_im"
		  SrcPort		  1
		  Points		  [10, 0; 0, -40]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0; 0, 45]
		  DstBlock		  "delay_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_re"
		  SrcPort		  1
		  Points		  [15, 0; 0, 45]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [15, 0; 0, -40]
		  DstBlock		  "delay_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_lo"
	      Ports		      [1, 1]
	      Position		      [350, 39, 410, 71]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "depth = %<delay_depth>\\ndelay bram = %"
"<use_bram>"
	      UserDataPersistent      on
	      UserData		      "DataTag134"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Delay"
	      MaskDescription	      "A delay block that treats its input as "
"complex, splits it into real and imaginary components, delays each component "
"by a specified amount, and then re-joins them into a complex output.  The und"
"erlying storage is user-selectable (either BRAM or SLR16 elements)."
	      MaskHelp		      "<pre>\nDescription::\n\nA delay block t"
"hat treats its input as complex, splits it into real and imaginary components"
",\ndelays each component by a specified amount, and then re-joins them into a"
" complex\noutput.  The underlying storage is user-selectable (either BRAM or "
"SLR16 elements).\n\nMask Parameters::\n\nDelay Depth (delay_depth): The lengt"
"h of the delay.\n\nBit Width (n_bits): Specifies the width of the real/imagin"
"ary components.\nWidth of each component is assumed equal.\n\nUse BRAM (use_b"
"ram): Check this checkbox to implement the delay using BRAM.\nIf unchecked, t"
"he delay will be implemented using SLR16 elements.\n</pre>"
	      MaskPromptString	      "Delay Depth|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "off,off,off"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "delay_depth=@1;n_bits=@2;use_bram=@3;"
	      MaskInitialization      "return\ncomplex_delay_init(gcb, ...\n  "
"  delay_depth,n_bits,use_bram);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "32|8|on"
	      MaskTabNameString	      ",,"
	      System {
		Name			"delay_lo"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [30, 98, 60, 112]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [100, 84, 140, 126]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag135"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_im"
		  Ports			  [1, 1]
		  Position		  [190, 144, 250, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "bram depth = %<delay_depth>"
		  UserDataPersistent	  on
		  UserData		  "DataTag136"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "BRAM Delay"
		  MaskDescription	  "A delay block that uses BRAM for it"
"s storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay"
"_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The lat"
"ency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be"
" changed via the block's dialog box.\nFuture versions may enable the setting "
"of that parameter from the dialog.\n</pre>"
		  MaskPromptString	  "Delay Depth|Buffer Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,off"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "delay_depth=@1;buffer_latency=@2;"
		  MaskInitialization	  "return\ndelay_bram_init(gcb,delay_d"
"epth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "32|"
		  MaskTabNameString	  ","
		  System {
		    Name		    "delay_im"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_re"
		  Ports			  [1, 1]
		  Position		  [185, 39, 245, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "bram depth = %<delay_depth>"
		  UserDataPersistent	  on
		  UserData		  "DataTag137"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "BRAM Delay"
		  MaskDescription	  "A delay block that uses BRAM for it"
"s storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (delay"
"_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The lat"
"ency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot be"
" changed via the block's dialog box.\nFuture versions may enable the setting "
"of that parameter from the dialog.\n</pre>"
		  MaskPromptString	  "Delay Depth|Buffer Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,off"
		  MaskVisibilityString	  "on,off"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "delay_depth=@1;buffer_latency=@2;"
		  MaskInitialization	  "return\ndelay_bram_init(gcb,delay_d"
"epth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "32|"
		  MaskTabNameString	  ","
		  System {
		    Name		    "delay_re"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [290, 89, 330, 131]
		  UserDataPersistent	  on
		  UserData		  "DataTag138"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [365, 103, 395, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "delay_im"
		  SrcPort		  1
		  Points		  [10, 0; 0, -40]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0; 0, 45]
		  DstBlock		  "delay_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_re"
		  SrcPort		  1
		  Points		  [15, 0; 0, 45]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [15, 0; 0, -40]
		  DstBlock		  "delay_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "top_bit"
	      Ports		      [1, 1]
	      Position		      [195, 242, 230, 258]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AloBlo"
	      Position		      [605, 48, 635, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AhiBhi"
	      Position		      [605, 153, 635, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [605, 273, 635, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "top_bit"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "top_bit"
	      SrcPort		      1
	      Points		      [15, 0; 0, -110]
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -105]
		DstBlock		"Mux"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AloAhi"
	      SrcPort		      1
	      Points		      [0, 0; 160, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"Mux1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "AhiBhi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BloBhi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "delay_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_b"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -85]
		DstBlock		"Mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "delay_lo"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_lo"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "AloBlo"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "quadplex_bitrev"
	  Ports			  [5, 5]
	  Position		  [170, 126, 260, 204]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "size = 8"
	  UserDataPersistent	  on
	  UserData		  "DataTag139"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Quadplex Bit Reverse Reorder"
	  MaskDescription	  "Reorders the input sequences from normal or"
"der to bit reverse order (or vise versa)."
	  MaskHelp		  "<pre>\nDescription::\n\nReorders the input "
"sequences from normal order to bit reverse order (or vise versa).\n\nMask Par"
"ameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm of the length"
" of one complete input block.\nThis MUST be an integer because the current im"
"plementation requires that\nthe input block size MUST be a power of 2.  (aka "
"\"N\")\n\nNumber of Bits (n_bits): Specifies the width of the real/imaginary "
"components.\nWidth of each component is assumed equal.\n</pre>"
	  MaskPromptString	  "Log2 Block Size|Number of Bits"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "log2_size=@1;n_bits=@2;"
	  MaskInitialization	  "return\nbiplex_bitrev_init(gcb,log2_size,n_"
"bits);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|4"
	  MaskTabNameString	  ","
	  System {
	    Name		    "quadplex_bitrev"
	    Location		    [251, 480, 1470, 1106]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [30, 38, 60, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [30, 73, 60, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c_in"
	      Position		      [25, 138, 55, 152]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d_in"
	      Position		      [25, 173, 55, 187]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 223, 55, 237]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [245, 80, 255, 90]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_bitrev0"
	      Ports		      [3, 3]
	      Position		      [140, 45, 230, 95]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 8"
	      UserDataPersistent      on
	      UserData		      "DataTag140"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Bit Reverse Reorder"
	      MaskDescription	      "Reorders the input sequence from normal"
" order to bit reverse order (or vise versa)."
	      MaskHelp		      "<pre>\nDescription::\n\nReorders the in"
"put sequence from normal order to bit reverse order (or vise versa).\n\nMask "
"Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm of the len"
"gth of one complete input block.\nThis MUST be an integer because the current"
" implementation requires that\nthe input block size MUST be a power of 2.  (a"
"ka \"N\")\n\nNumber of Bits (n_bits): Specifies the width of the real/imagina"
"ry components.\nWidth of each component is assumed equal.\n</pre>"
	      MaskPromptString	      "Log2 Block Size|Number of Bits"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "log2_size=@1;n_bits=@2;"
	      MaskInitialization      "return\nbiplex_bitrev_init(gcb,log2_siz"
"e,n_bits);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|4"
	      MaskTabNameString	      ","
	      System {
		Name			"biplex_bitrev0"
		Location		[316, 387, 1535, 1013]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [40, 78, 70, 92]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b_in"
		  Position		  [40, 248, 70, 262]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [45, 398, 75, 412]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [285, 128, 300, 142]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [255, 388, 270, 402]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "-1"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [285, 58, 300, 72]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [285, 298, 300, 312]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  Ports			  [0, 1]
		  Position		  [285, 228, 300, 242]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [125, 441, 175, 469]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "3"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [1, 1]
		  Position		  [360, 391, 410, 419]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [315, 557, 360, 603]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "10"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [115, 241, 140, 269]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [115, 71, 140, 99]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [440, 422, 465, 488]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [220, 407, 250, 423]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "off"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [290, 383, 335, 427]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bit_reverse"
		  Ports			  [1, 1]
		  Position		  [295, 485, 365, 525]
		  AttributesFormatString  "%<n_bits> bits"
		  UserDataPersistent	  on
		  UserData		  "DataTag141"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Bit Reversal"
		  MaskDescription	  "Reverses the bit order of the input"
".  Input must be unsigned with binary point at position 0.  Costs nothing in "
"hardware."
		  MaskHelp		  "<pre>\nDescription::\n\nReverses th"
"e bit order of the input.\n\nInput must be unsigned with binary point at posi"
"tion 0.\n\nCosts nothing in hardware.\n\nMask Parameters::\n\nNumber of Bits "
"(n_bits): Specifies the width of the input.\n</pre>"
		  MaskPromptString	  "Number of Bits"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "n_bits=@1;"
		  MaskInitialization	  "bit_reverse_init(gcb,n_bits);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3"
		  System {
		    Name		    "bit_reverse"
		    Location		    [225, 486, 880, 877]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [20, 53, 50, 67]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bit0"
		    Ports		    [1, 1]
		    Position		    [100, 100, 140, 120]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bit1"
		    Ports		    [1, 1]
		    Position		    [100, 140, 140, 160]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "1"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bit2"
		    Ports		    [1, 1]
		    Position		    [100, 180, 140, 200]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "2"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [3, 1]
		    Position		    [450, 100, 500, 160]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [565, 53, 595, 67]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    Points		    [20, 0; 0, -70]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bit0"
		    SrcPort		    1
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bit1"
		    SrcPort		    1
		    Points		    [135, 0; 0, -20]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bit2"
		    SrcPort		    1
		    Points		    [145, 0; 0, -40]
		    DstBlock		    "concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [15, 0; 0, 50]
		    DstBlock		    "bit0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [15, 0; 0, 90]
		    DstBlock		    "bit1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [15, 0; 0, 130]
		    DstBlock		    "bit2"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [160, 15, 200, 155]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag142"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [160, 185, 200, 325]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag143"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram_a_im"
		  Ports			  [3, 1]
		  Position		  [315, 94, 380, 146]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram_a_re"
		  Ports			  [3, 1]
		  Position		  [315, 24, 380, 76]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram_b_im"
		  Ports			  [3, 1]
		  Position		  [315, 264, 380, 316]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram_b_re"
		  Ports			  [3, 1]
		  Position		  [315, 194, 380, 246]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [450, 15, 500, 155]
		  UserDataPersistent	  on
		  UserData		  "DataTag144"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [450, 185, 500, 325]
		  UserDataPersistent	  on
		  UserData		  "DataTag145"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [555, 78, 585, 92]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [555, 248, 585, 262]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [555, 573, 585, 587]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "Counter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "bit_reverse"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "ram_b_re"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "ram_b_im"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "ram_a_re"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "ram_a_im"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [30, 0; 0, -95; -245, 0; 0, -85]
		  Branch {
		    DstBlock		    "ram_b_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70]
		    Branch {
		    DstBlock		    "ram_b_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -100]
		    Branch {
		    DstBlock		    "ram_a_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "ram_a_re"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "bit_reverse"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "b_in"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  DstBlock		  "ram_b_im"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  DstBlock		  "ram_b_re"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "ram_a_im"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "ram_a_re"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ram_b_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ram_b_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ram_a_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ram_a_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [10, 0; 0, 50]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_bitrev1"
	      Ports		      [3, 3]
	      Position		      [140, 145, 230, 195]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 8"
	      UserDataPersistent      on
	      UserData		      "DataTag146"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Bit Reverse Reorder"
	      MaskDescription	      "Reorders the input sequence from normal"
" order to bit reverse order (or vise versa)."
	      MaskHelp		      "<pre>\nDescription::\n\nReorders the in"
"put sequence from normal order to bit reverse order (or vise versa).\n\nMask "
"Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm of the len"
"gth of one complete input block.\nThis MUST be an integer because the current"
" implementation requires that\nthe input block size MUST be a power of 2.  (a"
"ka \"N\")\n\nNumber of Bits (n_bits): Specifies the width of the real/imagina"
"ry components.\nWidth of each component is assumed equal.\n</pre>"
	      MaskPromptString	      "Log2 Block Size|Number of Bits"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "log2_size=@1;n_bits=@2;"
	      MaskInitialization      "return\nbiplex_bitrev_init(gcb,log2_siz"
"e,n_bits);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|4"
	      MaskTabNameString	      ","
	      System {
		Name			"biplex_bitrev1"
		Location		[316, 387, 1535, 1013]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [40, 78, 70, 92]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b_in"
		  Position		  [40, 248, 70, 262]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [45, 398, 75, 412]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [285, 128, 300, 142]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [255, 388, 270, 402]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "-1"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [285, 58, 300, 72]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [285, 298, 300, 312]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  Ports			  [0, 1]
		  Position		  [285, 228, 300, 242]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [125, 441, 175, 469]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "3"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [1, 1]
		  Position		  [360, 391, 410, 419]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [315, 557, 360, 603]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "10"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [115, 241, 140, 269]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [115, 71, 140, 99]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [440, 422, 465, 488]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [220, 407, 250, 423]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "off"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [290, 383, 335, 427]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bit_reverse"
		  Ports			  [1, 1]
		  Position		  [295, 485, 365, 525]
		  AttributesFormatString  "%<n_bits> bits"
		  UserDataPersistent	  on
		  UserData		  "DataTag147"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Bit Reversal"
		  MaskDescription	  "Reverses the bit order of the input"
".  Input must be unsigned with binary point at position 0.  Costs nothing in "
"hardware."
		  MaskHelp		  "<pre>\nDescription::\n\nReverses th"
"e bit order of the input.\n\nInput must be unsigned with binary point at posi"
"tion 0.\n\nCosts nothing in hardware.\n\nMask Parameters::\n\nNumber of Bits "
"(n_bits): Specifies the width of the input.\n</pre>"
		  MaskPromptString	  "Number of Bits"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "n_bits=@1;"
		  MaskInitialization	  "bit_reverse_init(gcb,n_bits);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3"
		  System {
		    Name		    "bit_reverse"
		    Location		    [225, 486, 880, 877]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [20, 53, 50, 67]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bit0"
		    Ports		    [1, 1]
		    Position		    [100, 100, 140, 120]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bit1"
		    Ports		    [1, 1]
		    Position		    [100, 140, 140, 160]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "1"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bit2"
		    Ports		    [1, 1]
		    Position		    [100, 180, 140, 200]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "2"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [3, 1]
		    Position		    [450, 100, 500, 160]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "3"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [565, 53, 595, 67]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    Points		    [20, 0; 0, -70]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bit0"
		    SrcPort		    1
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bit1"
		    SrcPort		    1
		    Points		    [135, 0; 0, -20]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bit2"
		    SrcPort		    1
		    Points		    [145, 0; 0, -40]
		    DstBlock		    "concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [15, 0; 0, 50]
		    DstBlock		    "bit0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [15, 0; 0, 90]
		    DstBlock		    "bit1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [15, 0; 0, 130]
		    DstBlock		    "bit2"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [160, 15, 200, 155]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag148"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [160, 185, 200, 325]
		  AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag149"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "4"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram_a_im"
		  Ports			  [3, 1]
		  Position		  [315, 94, 380, 146]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram_a_re"
		  Ports			  [3, 1]
		  Position		  [315, 24, 380, 76]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram_b_im"
		  Ports			  [3, 1]
		  Position		  [315, 264, 380, 316]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram_b_re"
		  Ports			  [3, 1]
		  Position		  [315, 194, 380, 246]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "0"
		  write_mode		  "Read Before Write"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [450, 15, 500, 155]
		  UserDataPersistent	  on
		  UserData		  "DataTag150"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [450, 185, 500, 325]
		  UserDataPersistent	  on
		  UserData		  "DataTag151"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [555, 78, 585, 92]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [555, 248, 585, 262]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [555, 573, 585, 587]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "Counter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "bit_reverse"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "ram_b_re"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "ram_b_im"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "ram_a_re"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "ram_a_im"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [30, 0; 0, -95; -245, 0; 0, -85]
		  Branch {
		    DstBlock		    "ram_b_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70]
		    Branch {
		    DstBlock		    "ram_b_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -100]
		    Branch {
		    DstBlock		    "ram_a_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "ram_a_re"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "bit_reverse"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "b_in"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  DstBlock		  "ram_b_im"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  DstBlock		  "ram_b_re"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "ram_a_im"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "ram_a_re"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ram_b_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ram_b_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ram_a_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ram_a_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [10, 0; 0, 50]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [295, 38, 325, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [295, 73, 325, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_out"
	      Position		      [295, 138, 325, 152]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d_out"
	      Position		      [295, 173, 325, 187]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [295, 223, 325, 237]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [20, 0; 0, 10]
	      DstBlock		      "biplex_bitrev0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      Points		      [20, 0; 0, -10]
	      DstBlock		      "biplex_bitrev0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_bitrev0"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_bitrev0"
	      SrcPort		      2
	      Points		      [45, 0]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_in"
	      SrcPort		      1
	      Points		      [25, 0; 0, 10]
	      DstBlock		      "biplex_bitrev1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d_in"
	      SrcPort		      1
	      Points		      [25, 0; 0, -10]
	      DstBlock		      "biplex_bitrev1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_bitrev1"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "c_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_bitrev1"
	      SrcPort		      2
	      Points		      [45, 0]
	      DstBlock		      "d_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [50, 0; 0, -45]
	      Branch {
		Points			[0, -100]
		DstBlock		"biplex_bitrev0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"biplex_bitrev1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "biplex_bitrev1"
	      SrcPort		      3
	      Points		      [20, 0; 0, 45]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_bitrev0"
	      SrcPort		      3
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "quadplex_commutator"
	  Ports			  [5, 5]
	  Position		  [25, 126, 115, 204]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "size = 64\n2/4 bram"
	  UserDataPersistent	  on
	  UserData		  "DataTag152"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Quadplex Commutator"
	  MaskDescription	  "The quadplex commutator performs a \"quarte"
"r-blockwise\" commutation of the four inputs.  A \"block\" is 4^log4_size con"
"secutive samples (i.e. always a power of 4).  sync_in precedes the first data"
" input sample by one clock cycle.  Overall latency from sync_in to sync_out i"
"s 2^(log4_size)+2^(log4_size-1)+2."
	  MaskHelp		  "<pre>\nDescription::\n\nThe quadplex commut"
"ator performs a \"quarter-blockwise\" commutation of the four inputs.\nA \"bl"
"ock\" is 4^log4_size consecutive samples (i.e. always a power of 4).\n\nsync_"
"in precedes the first data input sample by one clock cycle.\nsync_out precede"
"s the corresponding output sample by one clock cycle.\nOverall latency from s"
"ync_in to sync_out is 2^(log4_size)+2^(log4_size-1)+2.\n\nMask Parameters::\n"
"\nLog4 Block Size (log4_size): The base-4 logarithm of the length of one comp"
"lete input block.\nThis MUST be an integer because the current implementation"
" requires that\nthe input block size MUST be a power of 4.  (aka \"N\")\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nWidt"
"h of each component is assumed equal.\n\nUse BRAM (use_bram): Check this chec"
"kbox to implement the internal delays using BRAM.\nIf unchecked, the internal"
" delays will be implemented using SLR16 elements.\n</pre>"
	  MaskPromptString	  "Log4 Block Size|Bit Width|Use BRAM"
	  MaskStyleString	  "edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "log4_size=@1;n_bits=@2;use_bram=@3;"
	  MaskInitialization	  "return\nquadplex_commutator_init(gcb, ...\n"
"    log4_size, ...\n    n_bits, ...\n    use_bram);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|8|on"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "quadplex_commutator"
	    Location		    [685, 365, 1491, 1090]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [35, 43, 65, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [35, 138, 65, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [35, 78, 65, 92]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [35, 173, 65, 187]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [35, 228, 65, 242]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [450, 85, 460, 95]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_commutator_01"
	      Ports		      [3, 3]
	      Position		      [345, 49, 435, 101]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 32\ndelay slr"
	      UserDataPersistent      on
	      UserData		      "DataTag153"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Commutator"
	      MaskDescription	      "The biplex commutator commutes the firs"
"t half of the BloBhi input \"block\"  with the last half of the AloAhi input "
"\"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a pow"
"er of 2).  sync_in precedes the first data input sample by one clock cycle.  "
"Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
	      MaskHelp		      "<pre>\nDescription::\n\nThe biplex comm"
"utator commutes the first half of the BloBhi input \"block\"  with the last h"
"alf\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive s"
"amples (i.e. always a\npower of 2).\n\nsync_in precedes the first data input "
"sample by one clock cycle.\nsync_out precedes the corresponding output sample"
" by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1."
"\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm o"
"f the length of one complete input block.\nThis MUST be an integer because th"
"e current implementation requires that\nthe input block size MUST be a power "
"of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/ima"
"ginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (us"
"e_bram): Check this checkbox to implement the internal delays using BRAM.\nIf"
" unchecked, the internal delays will be implemented using SLR16 elements.\n</"
"pre>"
	      MaskPromptString	      "Log2 Block Size|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "log2_size=@1;n_bits=@2;use_bram=@3;"
	      MaskInitialization      "return\nbiplex_commutator_init(gcb, ..."
"\n    log2_size, ...\n    n_bits, ...\n    use_bram);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "5|8|off"
	      MaskTabNameString	      ",,"
	      System {
		Name			"biplex_commutator_01"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AloAhi"
		  Position		  [40, 48, 70, 62]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "BloBhi"
		  Position		  [40, 153, 70, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [40, 273, 70, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [110, 241, 160, 259]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "5"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [280, 270, 325, 290]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "17"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [285, 22, 310, 88]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [285, 127, 310, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [115, 144, 175, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 16"
		  UserDataPersistent	  on
		  UserData		  "DataTag154"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=@1;"
		  MaskInitialization	  "return\ndelay_slr_init(gcb,delay_de"
"pth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "16"
		  System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "16"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_lo"
		  Ports			  [1, 1]
		  Position		  [350, 39, 410, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 16"
		  UserDataPersistent	  on
		  UserData		  "DataTag155"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=@1;"
		  MaskInitialization	  "return\ndelay_slr_init(gcb,delay_de"
"pth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "16"
		  System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "16"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "top_bit"
		  Ports			  [1, 1]
		  Position		  [195, 242, 230, 258]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "AloBlo"
		  Position		  [605, 48, 635, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AhiBhi"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [605, 273, 635, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_lo"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AloBlo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_lo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "BloBhi"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AhiBhi"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AloAhi"
		  SrcPort		  1
		  Points		  [0, 0; 160, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "top_bit"
		  SrcPort		  1
		  Points		  [15, 0; 0, -110]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "top_bit"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_commutator_23"
	      Ports		      [3, 3]
	      Position		      [345, 144, 435, 196]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 32\ndelay slr"
	      UserDataPersistent      on
	      UserData		      "DataTag156"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Commutator"
	      MaskDescription	      "The biplex commutator commutes the firs"
"t half of the BloBhi input \"block\"  with the last half of the AloAhi input "
"\"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a pow"
"er of 2).  sync_in precedes the first data input sample by one clock cycle.  "
"Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
	      MaskHelp		      "<pre>\nDescription::\n\nThe biplex comm"
"utator commutes the first half of the BloBhi input \"block\"  with the last h"
"alf\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive s"
"amples (i.e. always a\npower of 2).\n\nsync_in precedes the first data input "
"sample by one clock cycle.\nsync_out precedes the corresponding output sample"
" by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1."
"\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm o"
"f the length of one complete input block.\nThis MUST be an integer because th"
"e current implementation requires that\nthe input block size MUST be a power "
"of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/ima"
"ginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (us"
"e_bram): Check this checkbox to implement the internal delays using BRAM.\nIf"
" unchecked, the internal delays will be implemented using SLR16 elements.\n</"
"pre>"
	      MaskPromptString	      "Log2 Block Size|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "log2_size=@1;n_bits=@2;use_bram=@3;"
	      MaskInitialization      "return\nbiplex_commutator_init(gcb, ..."
"\n    log2_size, ...\n    n_bits, ...\n    use_bram);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "5|8|off"
	      MaskTabNameString	      ",,"
	      System {
		Name			"biplex_commutator_23"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AloAhi"
		  Position		  [40, 48, 70, 62]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "BloBhi"
		  Position		  [40, 153, 70, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [40, 273, 70, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [110, 241, 160, 259]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "5"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [280, 270, 325, 290]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "17"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [285, 22, 310, 88]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [285, 127, 310, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [115, 144, 175, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 16"
		  UserDataPersistent	  on
		  UserData		  "DataTag157"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=@1;"
		  MaskInitialization	  "return\ndelay_slr_init(gcb,delay_de"
"pth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "16"
		  System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "16"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_lo"
		  Ports			  [1, 1]
		  Position		  [350, 39, 410, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 16"
		  UserDataPersistent	  on
		  UserData		  "DataTag158"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=@1;"
		  MaskInitialization	  "return\ndelay_slr_init(gcb,delay_de"
"pth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "16"
		  System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "16"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "top_bit"
		  Ports			  [1, 1]
		  Position		  [195, 242, 230, 258]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "AloBlo"
		  Position		  [605, 48, 635, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AhiBhi"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [605, 273, 635, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_lo"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AloBlo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_lo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "BloBhi"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AhiBhi"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AloAhi"
		  SrcPort		  1
		  Points		  [0, 0; 160, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "top_bit"
		  SrcPort		  1
		  Points		  [15, 0; 0, -110]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "top_bit"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_commutator_ac"
	      Ports		      [3, 3]
	      Position		      [155, 49, 245, 101]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 64\\ndelay bram"
	      UserDataPersistent      on
	      UserData		      "DataTag159"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Commutator"
	      MaskDescription	      "The biplex commutator commutes the firs"
"t half of the BloBhi input \"block\"  with the last half of the AloAhi input "
"\"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a pow"
"er of 2).  sync_in precedes the first data input sample by one clock cycle.  "
"Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
	      MaskHelp		      "<pre>\nDescription::\n\nThe biplex comm"
"utator commutes the first half of the BloBhi input \"block\"  with the last h"
"alf\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive s"
"amples (i.e. always a\npower of 2).\n\nsync_in precedes the first data input "
"sample by one clock cycle.\nsync_out precedes the corresponding output sample"
" by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1."
"\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm o"
"f the length of one complete input block.\nThis MUST be an integer because th"
"e current implementation requires that\nthe input block size MUST be a power "
"of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/ima"
"ginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (us"
"e_bram): Check this checkbox to implement the internal delays using BRAM.\nIf"
" unchecked, the internal delays will be implemented using SLR16 elements.\n</"
"pre>"
	      MaskPromptString	      "Log2 Block Size|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "log2_size=@1;n_bits=@2;use_bram=@3;"
	      MaskInitialization      "return\nbiplex_commutator_init(gcb, ..."
"\n    log2_size, ...\n    n_bits, ...\n    use_bram);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "6|8|on"
	      MaskTabNameString	      ",,"
	      System {
		Name			"biplex_commutator_ac"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AloAhi"
		  Position		  [40, 48, 70, 62]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "BloBhi"
		  Position		  [40, 153, 70, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [40, 273, 70, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [110, 241, 160, 259]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "6"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [280, 270, 325, 290]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "33"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [285, 22, 310, 88]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [285, 127, 310, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [115, 144, 175, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "depth = %<delay_depth>\\ndelay bram"
" = %<use_bram>"
		  UserDataPersistent	  on
		  UserData		  "DataTag160"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex Delay"
		  MaskDescription	  "A delay block that treats its input"
" as complex, splits it into real and imaginary components, delays each compon"
"ent by a specified amount, and then re-joins them into a complex output.  The"
" underlying storage is user-selectable (either BRAM or SLR16 elements)."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that treats its input as complex, splits it into real and imaginary compon"
"ents,\ndelays each component by a specified amount, and then re-joins them in"
"to a complex\noutput.  The underlying storage is user-selectable (either BRAM"
" or SLR16 elements).\n\nMask Parameters::\n\nDelay Depth (delay_depth): The l"
"ength of the delay.\n\nBit Width (n_bits): Specifies the width of the real/im"
"aginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (u"
"se_bram): Check this checkbox to implement the delay using BRAM.\nIf unchecke"
"d, the delay will be implemented using SLR16 elements.\n</pre>"
		  MaskPromptString	  "Delay Depth|Bit Width|Use BRAM"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "delay_depth=@1;n_bits=@2;use_bram=@"
"3;"
		  MaskInitialization	  "return\ncomplex_delay_init(gcb, ..."
"\n    delay_depth,n_bits,use_bram);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "32|8|on"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "delay_b"
		    Location		    [272, 537, 1491, 1090]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [30, 98, 60, 112]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [100, 84, 140, 126]
		    AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag161"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "8|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_im"
		    Ports		    [1, 1]
		    Position		    [190, 144, 250, 176]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = %<delay_depth>"
		    UserDataPersistent	    on
		    UserData		    "DataTag162"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "32|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_im"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_re"
		    Ports		    [1, 1]
		    Position		    [185, 39, 245, 71]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = %<delay_depth>"
		    UserDataPersistent	    on
		    UserData		    "DataTag163"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "32|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_re"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [290, 89, 330, 131]
		    UserDataPersistent	    on
		    UserData		    "DataTag164"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [365, 103, 395, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [15, 0; 0, -40]
		    DstBlock		    "delay_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_re"
		    SrcPort		    1
		    Points		    [15, 0; 0, 45]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [15, 0; 0, 45]
		    DstBlock		    "delay_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_im"
		    SrcPort		    1
		    Points		    [10, 0; 0, -40]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_lo"
		  Ports			  [1, 1]
		  Position		  [350, 39, 410, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "depth = %<delay_depth>\\ndelay bram"
" = %<use_bram>"
		  UserDataPersistent	  on
		  UserData		  "DataTag165"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex Delay"
		  MaskDescription	  "A delay block that treats its input"
" as complex, splits it into real and imaginary components, delays each compon"
"ent by a specified amount, and then re-joins them into a complex output.  The"
" underlying storage is user-selectable (either BRAM or SLR16 elements)."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that treats its input as complex, splits it into real and imaginary compon"
"ents,\ndelays each component by a specified amount, and then re-joins them in"
"to a complex\noutput.  The underlying storage is user-selectable (either BRAM"
" or SLR16 elements).\n\nMask Parameters::\n\nDelay Depth (delay_depth): The l"
"ength of the delay.\n\nBit Width (n_bits): Specifies the width of the real/im"
"aginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (u"
"se_bram): Check this checkbox to implement the delay using BRAM.\nIf unchecke"
"d, the delay will be implemented using SLR16 elements.\n</pre>"
		  MaskPromptString	  "Delay Depth|Bit Width|Use BRAM"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "delay_depth=@1;n_bits=@2;use_bram=@"
"3;"
		  MaskInitialization	  "return\ncomplex_delay_init(gcb, ..."
"\n    delay_depth,n_bits,use_bram);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "32|8|on"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "delay_lo"
		    Location		    [272, 537, 1491, 1090]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [30, 98, 60, 112]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [100, 84, 140, 126]
		    AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag166"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "8|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_im"
		    Ports		    [1, 1]
		    Position		    [190, 144, 250, 176]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = %<delay_depth>"
		    UserDataPersistent	    on
		    UserData		    "DataTag167"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "32|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_im"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_re"
		    Ports		    [1, 1]
		    Position		    [185, 39, 245, 71]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = %<delay_depth>"
		    UserDataPersistent	    on
		    UserData		    "DataTag168"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "32|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_re"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [290, 89, 330, 131]
		    UserDataPersistent	    on
		    UserData		    "DataTag169"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [365, 103, 395, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [15, 0; 0, -40]
		    DstBlock		    "delay_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_re"
		    SrcPort		    1
		    Points		    [15, 0; 0, 45]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [15, 0; 0, 45]
		    DstBlock		    "delay_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_im"
		    SrcPort		    1
		    Points		    [10, 0; 0, -40]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "top_bit"
		  Ports			  [1, 1]
		  Position		  [195, 242, 230, 258]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "AloBlo"
		  Position		  [605, 48, 635, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AhiBhi"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [605, 273, 635, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_lo"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AloBlo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_lo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "BloBhi"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AhiBhi"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AloAhi"
		  SrcPort		  1
		  Points		  [0, 0; 160, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "top_bit"
		  SrcPort		  1
		  Points		  [15, 0; 0, -110]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "top_bit"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_commutator_bd"
	      Ports		      [3, 3]
	      Position		      [155, 144, 245, 196]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 64\\ndelay bram"
	      UserDataPersistent      on
	      UserData		      "DataTag170"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Commutator"
	      MaskDescription	      "The biplex commutator commutes the firs"
"t half of the BloBhi input \"block\"  with the last half of the AloAhi input "
"\"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a pow"
"er of 2).  sync_in precedes the first data input sample by one clock cycle.  "
"Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
	      MaskHelp		      "<pre>\nDescription::\n\nThe biplex comm"
"utator commutes the first half of the BloBhi input \"block\"  with the last h"
"alf\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive s"
"amples (i.e. always a\npower of 2).\n\nsync_in precedes the first data input "
"sample by one clock cycle.\nsync_out precedes the corresponding output sample"
" by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1."
"\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm o"
"f the length of one complete input block.\nThis MUST be an integer because th"
"e current implementation requires that\nthe input block size MUST be a power "
"of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/ima"
"ginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (us"
"e_bram): Check this checkbox to implement the internal delays using BRAM.\nIf"
" unchecked, the internal delays will be implemented using SLR16 elements.\n</"
"pre>"
	      MaskPromptString	      "Log2 Block Size|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "log2_size=@1;n_bits=@2;use_bram=@3;"
	      MaskInitialization      "return\nbiplex_commutator_init(gcb, ..."
"\n    log2_size, ...\n    n_bits, ...\n    use_bram);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "6|8|on"
	      MaskTabNameString	      ",,"
	      System {
		Name			"biplex_commutator_bd"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AloAhi"
		  Position		  [40, 48, 70, 62]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "BloBhi"
		  Position		  [40, 153, 70, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [40, 273, 70, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [110, 241, 160, 259]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "6"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [280, 270, 325, 290]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "33"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [285, 22, 310, 88]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [285, 127, 310, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [115, 144, 175, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "depth = %<delay_depth>\\ndelay bram"
" = %<use_bram>"
		  UserDataPersistent	  on
		  UserData		  "DataTag171"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex Delay"
		  MaskDescription	  "A delay block that treats its input"
" as complex, splits it into real and imaginary components, delays each compon"
"ent by a specified amount, and then re-joins them into a complex output.  The"
" underlying storage is user-selectable (either BRAM or SLR16 elements)."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that treats its input as complex, splits it into real and imaginary compon"
"ents,\ndelays each component by a specified amount, and then re-joins them in"
"to a complex\noutput.  The underlying storage is user-selectable (either BRAM"
" or SLR16 elements).\n\nMask Parameters::\n\nDelay Depth (delay_depth): The l"
"ength of the delay.\n\nBit Width (n_bits): Specifies the width of the real/im"
"aginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (u"
"se_bram): Check this checkbox to implement the delay using BRAM.\nIf unchecke"
"d, the delay will be implemented using SLR16 elements.\n</pre>"
		  MaskPromptString	  "Delay Depth|Bit Width|Use BRAM"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "delay_depth=@1;n_bits=@2;use_bram=@"
"3;"
		  MaskInitialization	  "return\ncomplex_delay_init(gcb, ..."
"\n    delay_depth,n_bits,use_bram);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "32|8|on"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "delay_b"
		    Location		    [272, 537, 1491, 1090]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [30, 98, 60, 112]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [100, 84, 140, 126]
		    AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag172"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "8|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_im"
		    Ports		    [1, 1]
		    Position		    [190, 144, 250, 176]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = %<delay_depth>"
		    UserDataPersistent	    on
		    UserData		    "DataTag173"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "32|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_im"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_re"
		    Ports		    [1, 1]
		    Position		    [185, 39, 245, 71]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = %<delay_depth>"
		    UserDataPersistent	    on
		    UserData		    "DataTag174"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "32|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_re"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [290, 89, 330, 131]
		    UserDataPersistent	    on
		    UserData		    "DataTag175"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [365, 103, 395, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [15, 0; 0, -40]
		    DstBlock		    "delay_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_re"
		    SrcPort		    1
		    Points		    [15, 0; 0, 45]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [15, 0; 0, 45]
		    DstBlock		    "delay_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_im"
		    SrcPort		    1
		    Points		    [10, 0; 0, -40]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_lo"
		  Ports			  [1, 1]
		  Position		  [350, 39, 410, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "depth = %<delay_depth>\\ndelay bram"
" = %<use_bram>"
		  UserDataPersistent	  on
		  UserData		  "DataTag176"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex Delay"
		  MaskDescription	  "A delay block that treats its input"
" as complex, splits it into real and imaginary components, delays each compon"
"ent by a specified amount, and then re-joins them into a complex output.  The"
" underlying storage is user-selectable (either BRAM or SLR16 elements)."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that treats its input as complex, splits it into real and imaginary compon"
"ents,\ndelays each component by a specified amount, and then re-joins them in"
"to a complex\noutput.  The underlying storage is user-selectable (either BRAM"
" or SLR16 elements).\n\nMask Parameters::\n\nDelay Depth (delay_depth): The l"
"ength of the delay.\n\nBit Width (n_bits): Specifies the width of the real/im"
"aginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (u"
"se_bram): Check this checkbox to implement the delay using BRAM.\nIf unchecke"
"d, the delay will be implemented using SLR16 elements.\n</pre>"
		  MaskPromptString	  "Delay Depth|Bit Width|Use BRAM"
		  MaskStyleString	  "edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "delay_depth=@1;n_bits=@2;use_bram=@"
"3;"
		  MaskInitialization	  "return\ncomplex_delay_init(gcb, ..."
"\n    delay_depth,n_bits,use_bram);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "32|8|on"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "delay_lo"
		    Location		    [272, 537, 1491, 1090]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [30, 98, 60, 112]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [100, 84, 140, 126]
		    AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag177"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=@1;bin_pt=@2;"
		    MaskInitialization	    "c_to_ri_init(gcb,n_bits,bin_pt);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "8|0"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_im"
		    Ports		    [1, 1]
		    Position		    [190, 144, 250, 176]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = %<delay_depth>"
		    UserDataPersistent	    on
		    UserData		    "DataTag178"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "32|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_im"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_re"
		    Ports		    [1, 1]
		    Position		    [185, 39, 245, 71]
		    BackgroundColor	    "gray"
		    AttributesFormatString  "bram depth = %<delay_depth>"
		    UserDataPersistent	    on
		    UserData		    "DataTag179"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "BRAM Delay"
		    MaskDescription	    "A delay block that uses BRAM for "
"its storage."
		    MaskHelp		    "<pre>\nDescription::\n\nA delay b"
"lock that uses BRAM for its storage.\n\nMask Parameters::\n\nDelay Depth (del"
"ay_depth): The length of the delay.\n\nBuffer Latency (buffer_latency): The l"
"atency of the underlying storage.\n\nBuffer Latency defaults to 1 and cannot "
"be changed via the block's dialog box.\nFuture versions may enable the settin"
"g of that parameter from the dialog.\n</pre>"
		    MaskPromptString	    "Delay Depth|Buffer Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,off"
		    MaskVisibilityString    "on,off"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "delay_depth=@1;buffer_latency=@2;"
		    MaskInitialization	    "return\ndelay_bram_init(gcb,delay"
"_depth);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "32|"
		    MaskTabNameString	    ","
		    System {
		    Name		    "delay_re"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [165, 133, 180, 147]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [0, 1]
		    Position		    [130, 71, 180, 89]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "5"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "30"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram"
		    Ports		    [3, 1]
		    Position		    [230, 61, 295, 159]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "32"
		    initVector		    "0"
		    write_mode		    "Read Before Write"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "bram"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [290, 89, 330, 131]
		    UserDataPersistent	    on
		    UserData		    "DataTag180"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskInitialization	    "ri_to_c_init(gcb);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [365, 103, 395, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [15, 0; 0, -40]
		    DstBlock		    "delay_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_re"
		    SrcPort		    1
		    Points		    [15, 0; 0, 45]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [15, 0; 0, 45]
		    DstBlock		    "delay_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_im"
		    SrcPort		    1
		    Points		    [10, 0; 0, -40]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "top_bit"
		  Ports			  [1, 1]
		  Position		  [195, 242, 230, 258]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "AloBlo"
		  Position		  [605, 48, 635, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AhiBhi"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [605, 273, 635, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_lo"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AloBlo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_lo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "BloBhi"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AhiBhi"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AloAhi"
		  SrcPort		  1
		  Points		  [0, 0; 160, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "top_bit"
		  SrcPort		  1
		  Points		  [15, 0; 0, -110]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "top_bit"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "abcd0"
	      Position		      [545, 43, 575, 57]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "abcd1"
	      Position		      [545, 78, 575, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "abcd2"
	      Position		      [545, 138, 575, 152]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "abcd3"
	      Position		      [545, 173, 575, 187]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [545, 228, 575, 242]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_ac"
	      SrcPort		      1
	      DstBlock		      "biplex_commutator_01"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [35, 0; 0, 10]
	      DstBlock		      "biplex_commutator_ac"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_01"
	      SrcPort		      1
	      Points		      [50, 0; 0, -10]
	      DstBlock		      "abcd0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_01"
	      SrcPort		      2
	      Points		      [50, 0; 0, 10]
	      DstBlock		      "abcd1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_23"
	      SrcPort		      1
	      Points		      [50, 0; 0, -10]
	      DstBlock		      "abcd2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_23"
	      SrcPort		      2
	      Points		      [50, 0; 0, 10]
	      DstBlock		      "abcd3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_ac"
	      SrcPort		      2
	      DstBlock		      "biplex_commutator_23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_bd"
	      SrcPort		      1
	      DstBlock		      "biplex_commutator_01"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_ac"
	      SrcPort		      3
	      DstBlock		      "biplex_commutator_01"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_bd"
	      SrcPort		      2
	      DstBlock		      "biplex_commutator_23"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_bd"
	      SrcPort		      3
	      DstBlock		      "biplex_commutator_23"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [35, 0; 0, -10]
	      DstBlock		      "biplex_commutator_ac"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [35, 0; 0, 10]
	      DstBlock		      "biplex_commutator_bd"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [35, 0; 0, -10]
	      DstBlock		      "biplex_commutator_bd"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [60, 0; 0, -50]
	      Branch {
		Points			[0, -95]
		DstBlock		"biplex_commutator_ac"
		DstPort			3
	      }
	      Branch {
		DstBlock		"biplex_commutator_bd"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_23"
	      SrcPort		      3
	      Points		      [25, 0; 0, 50]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator_01"
	      SrcPort		      3
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Twiddle"
      Ports		      []
      Position		      [540, 15, 590, 65]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Twiddle"
	Location		[521, 446, 1438, 1041]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_twiddle_1"
	  Ports			  [3, 3]
	  Position		  [35, 25, 125, 75]
	  BackgroundColor	  "gray"
	  UserDataPersistent	  on
	  UserData		  "DataTag181"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 Stage-1 Twiddle Stage"
	  MaskDescription	  "A stage-1 twiddle stage for radix-2 Fast Fo"
"urier Transforms. Since there are no twiddles in stage 1 of an FFT, this is j"
"ust a dummy placeholder block that passes its inputs through to its outputs. "
"   Since it is a no-op, its use is completely optional."
	  MaskHelp		  "<pre>\nDescription::\n\nA stage-1 twiddle s"
"tage for radix-2 Fast Fourier Transforms.\n\nSince there are no twiddles in s"
"tage 1 of an FFT, this is just a dummy placeholder\nblock that passes its inp"
"uts through to its outputs.\n\nSince it is a no-op, its use is completely opt"
"ional.\n\nNote that stages are counted from 1 to n_stages for DIT (i.e. cur_s"
"tage==1 for the first stage)\nand n_stages to 1for DIF (i.e. cur_stage==1 for"
" the last stage).  Therefore, this block, if used,\nshould be the first twidd"
"le stage of a DIT FFT or the last twiddle stage of a DIF FFT.\n\nMask Paramet"
"ers::\n\n(N/A)"
	  MaskInitialization	  "return\nr2_twiddle_1_init(gcb);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "r2_twiddle_1"
	    Location		    [600, 635, 1145, 1064]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [25, 58, 55, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [25, 133, 55, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 208, 55, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [385, 58, 415, 72]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [385, 133, 415, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [385, 208, 415, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_twiddle_2"
	  Ports			  [3, 3]
	  Position		  [170, 25, 260, 75]
	  BackgroundColor	  "gray"
	  UserDataPersistent	  on
	  UserData		  "DataTag182"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 Stage-2 Twiddle Stage"
	  MaskDescription	  "A stage-2 twiddle stage for radix-2 Fast Fo"
"urier Transforms. Can be used in  Decimation in Time (i.e. twiddles before bu"
"tterflies) or Decimation in Frequency (i.e. twiddles after butterflies) FFTs."
"  Regardless of the decimation mode, the FFT is assumed to have inputs in nor"
"mal order and outputs in bit-reversed order."
	  MaskHelp		  "<pre>\nDescription::\n\nA stage-2 twiddle s"
"tage for radix-2 Fast Fourier Transforms.\n\nCan be used in  Decimation in Ti"
"me (i.e. twiddles before butterflies) or Decimation in Frequency\n(i.e. twidd"
"les after butterflies) FFTs.  Regardless of the decimation mode, the FFT is a"
"ssumed\nto have inputs in normal order and outputs in bit-reversed order.\n\n"
"Note that stages are counted from 1 to n_stages for DIT (i.e. cur_stage==1 fo"
"r the first stage)\nand n_stages to 1for DIF (i.e. cur_stage==1 for the last "
"stage).  Therefore, this block should be\nused as the second twiddle stage of"
" a DIT FFT or the second to last twiddle stage of a DIF FFT.\n\nInput a_in is"
" passed through unchanged to a_out, while input b is passed through to bw aft"
"er\nbeing \"twiddled\".  Since twiddling is effectively multiplication by a c"
"omplex number with unity\nmagnitude (in the case of stage-2, this is always 1"
" or -j), the bit respresentation of bw is the\nsame as b (i.e. twiddling does"
" not cause bit growth).  Input a_in is assumed to have the same\nbit width as"
" b.  Thus, a_in, a_out, b, and bw all have the same bit representation.\n\nMa"
"sk Parameters::\n\nTotal Stages (n_stages):  The number of total stages in th"
"e FFT.\nThe FFT will have 2^n_stages points.\n\nDecimation Mode (decimation):"
" The decimation mode of the FFT.\n\nNumber of Bits In/Out (n_bits): Specifies"
" the width of the real/imaginary\ncomponents of ports a_in, b, a_out, bw.  As"
"sumed equal for both components."
	  MaskPromptString	  "Total Stages|Decimation Mode|Number of Bits"
" In/Out"
	  MaskStyleString	  "edit,popup(Time|Frequency),edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "n_stages=@1;decimation=@2;n_bits=@3;"
	  MaskInitialization	  "return\nr2_twiddle_2_init(gcb, ...\n    n_s"
"tages,decimation,n_bits);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|Time|8"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "r2_twiddle_2"
	    Location		    [854, 132, 1514, 603]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [25, 58, 55, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 163, 55, 177]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 343, 55, 357]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [135, 325, 185, 375]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "5"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [295, 42, 340, 88]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [305, 394, 350, 416]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [300, 249, 345, 271]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [225, 144, 270, 166]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [295, 169, 340, 191]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [300, 339, 345, 361]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [410, 119, 435, 191]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mux_type		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [410, 224, 435, 296]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mux_type		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Negate"
	      Ports		      [1, 1]
	      Position		      [220, 261, 270, 309]
	      SourceBlock	      "xbsIndex_r3/Negate"
	      SourceType	      "Xilinx Negate Block"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      show_param	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [110, 143, 150, 192]
	      AttributesFormatString  "%<n_bits>_%<bin_pt> r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag183"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [490, 189, 530, 231]
	      UserDataPersistent      on
	      UserData		      "DataTag184"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "top_bit"
	      Ports		      [1, 1]
	      Position		      [220, 340, 265, 360]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [585, 58, 615, 72]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bw"
	      Position		      [585, 203, 615, 217]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [590, 398, 620, 412]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 130]
		DstBlock		"Negate"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [0, 0; 115, 0]
	      Branch {
		DstBlock		"Delay4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "top_bit"
	      SrcPort		      1
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Negate"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "top_bit"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Delay1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -40]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [20, 0; 0, -115]
	      Branch {
		Points			[0, -105]
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_twiddle_2_dit"
	  Ports			  [3, 4]
	  Position		  [305, 25, 395, 75]
	  BackgroundColor	  "gray"
	  UserDataPersistent	  on
	  UserData		  "DataTag185"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 DIT Stage-2 Twiddle Stage"
	  MaskDescription	  "A stage-2 twiddle stage for radix-2 Decimat"
"ion in Time Fast Fourier Transforms.  The FFT is assumed to have inputs in no"
"rmal order and outputs in bit-reversed order.  This block must be used in con"
"juction with an r2_butterfly_dit_j_opt block (or equivalent) which has an opt"
"ional -j twiddle factor built in."
	  MaskHelp		  "<pre>\nDescription::\n\nA stage-2 twiddle s"
"tage for radix-2 Decimation in Time Fast Fourier Transforms.\n\nThe FFT is as"
"sumed to have inputs in normal order and outputs in bit-reversed order.\n\nTh"
"is block must be used in conjuction with an r2_butterfly_dit_j_opt block (or "
"equivalent)\nwhich has an optional -j twiddle factor built in.  This block do"
"es no twidlling at all; it just provides\na tw_en output for use with an r2_b"
"utterfly_dit_j_opt block (or equivalent).\n\nMask Parameters::\n\nTotal Stage"
"s (n_stages):  The number of total stages in the FFT.\nThe FFT will have 2^n_"
"stages points.\n"
	  MaskPromptString	  "Total Stages"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "n_stages=@1;"
	  MaskInitialization	  "return\nr2_twiddle_2_init(gcb,n_stages);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6"
	  System {
	    Name		    "r2_twiddle_2_dit"
	    Location		    [854, 132, 1514, 603]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [25, 58, 55, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [25, 103, 55, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 153, 55, 167]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [135, 199, 185, 221]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "5"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "top_bit"
	      Ports		      [1, 1]
	      Position		      [220, 200, 265, 220]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [350, 58, 380, 72]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [350, 103, 380, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [350, 153, 380, 167]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "tw_en"
	      Position		      [350, 203, 380, 217]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, 50]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sync_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "top_bit"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "top_bit"
	      SrcPort		      1
	      DstBlock		      "tw_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_twiddle_n"
	  Ports			  [3, 3]
	  Position		  [440, 25, 530, 75]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "4 twiddles in dist"
	  UserDataPersistent	  on
	  UserData		  "DataTag186"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 General Twiddle Stage"
	  MaskDescription	  "A general twiddle stage for radix-2 Fast Fo"
"urier Transforms. Can be used in  Decimation in Time (i.e. twiddles before bu"
"tterflies) or Decimation in Frequency (i.e. twiddles after butterflies) FFTs."
"  Regardless of the decimation mode, the FFT is assumed to have inputs in nor"
"mal order and outputs in bit-reversed order."
	  MaskHelp		  "<pre>\nDescription::\n\nA general twiddle s"
"tage for radix-2 Fast Fourier Transforms.\n\nCan be used in  Decimation in Ti"
"me (i.e. twiddles before butterflies) or Decimation in Frequency\n(i.e. twidd"
"les after butterflies) FFTs.  Regardless of the decimation mode, the FFT is a"
"ssumed\nto have inputs in normal order and outputs in bit-reversed order.\n\n"
"Input a_in is passed through unchanged to a_out, while input b is passed thro"
"ugh to bw after\nbeing \"twiddled\".  Since twiddling is effectively multipli"
"cation by a complex number with unity\nmagnitude, the bit respresentation of "
"bw is the same as b (i.e. twiddling does not cause bit\ngrowth).  Input a_in "
"is assumed to have the same bit width as b.  Thus, a_in, a_out, b, and\nbw al"
"l have the same bit representation.\n\nMask Parameters::\n\nTotal Stages (n_s"
"tages):  The number of total stages in the FFT.\nThe FFT will have 2^n_stages"
" points.\n\nCurrent Stage (cur_stage):  The number of the current stage for w"
"hich this block should\ngenerate twiddle coefficients.  Valid values are 3 th"
"rough n_stages, inclusive.  Note that\nstages are counted from 1 to n_stages "
"for DIT (i.e. cur_stage==1 for the first stage) and\nn_stages to 1 for DIF (i"
".e. cur_stage==1 for the last stage).\n\nDecimation Mode (decimation): The de"
"cimation mode of the FFT.\n\nNumber of Bits In/Out (n_bits): Specifies the wi"
"dth of the real/imaginary\ncomponents of ports a_in, b, a_out, bw.  Assumed e"
"qual for both components.\n\nBinary Point In/Out (bin_pt): Specifies the bina"
"ry point position of the real/imaginary\ncomponents of ports a_in, b, a_out, "
"bw.  Assumed equal for both components.\n\nTwiddle Coefficient Bitwidth (n_bi"
"ts_w): Specifies the width of the real/imaginary\ncomponents of the twiddle c"
"oefficients.  Assumed equal for both components.\n\nUse BRAM for Twiddle Coef"
"ficients (use_bram): Check this checkbox to store twiddle\ncoefficients in BR"
"AM.  If unchecked, the twiddle coefficients will be sored in distributed\nmem"
"ory (i.e. slices).\n\nMultiplier Latency (mult_latency): Latency to use for t"
"he underlying real multipliers.\n\nAdder Latency (add_latency): Latency to us"
"e for the underlying real adders.\n"
	  MaskPromptString	  "Total Stages|Current Stage|Decimation Mode|"
"Number of Bits In/Out|Binary Point In/Out|Twiddle Coefficient Bitwidth|Use BR"
"AM For Twiddle Coefficients|Multiplier Latency|Adder Latency"
	  MaskStyleString	  "edit,edit,popup(Time|Frequency),edit,edit,e"
"dit,checkbox,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,"
	  MaskVariables		  "n_stages=@1;cur_stage=@2;decimation=@3;n_bi"
"ts=@4;bin_pt=@5;n_bits_w=@6;use_bram=@7;mult_latency=@8;add_latency=@9;"
	  MaskInitialization	  "return\ntwiddle_n_init(gcb, ...\n    n_stag"
"es, 2, ...\n    cur_stage, ...\n    decimation, ...\n    n_bits, ...\n    bin"
"_pt, ...\n    n_bits_w, ...\n    use_bram, ...\n    mult_latency, ...\n    ad"
"d_latency);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|3|Time|8|7|8|off|3|1"
	  MaskTabNameString	  ",,,,,,,,"
	  System {
	    Name		    "r2_twiddle_n"
	    Location		    [248, 609, 888, 1038]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [25, 83, 55, 97]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 143, 55, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 263, 55, 277]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [180, 139, 215, 161]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [180, 79, 215, 101]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [180, 260, 215, 280]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmpy1"
	      Ports		      [4, 3]
	      Position		      [240, 61, 345, 299]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "8_7 * 8_6 ==> 8_7\nround even, wrap\n3 "
"mults"
	      UserDataPersistent      on
	      UserData		      "DataTag187"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Multiplier (4 real multipliers)"
	      MaskDescription	      "This block multiplies two complex numbe"
"rs using 4 real multipliers and 2 real adders.  Pass-through paths are provid"
"ed for another complex number and a sync signal.  These pass through paths pr"
"ovide delay that matches the latency of the complex multiply operation."
	      MaskHelp		      "<pre>\nDescription::\n\nThis block mult"
"iplies two complex numbers using 4 real multipliers and 2 real adders.\nPass-"
"through paths are provided for another complex number and a sync signal.\nThe"
"se paths provide delay that matches the latency of the complex multiply opera"
"tion.\n\na_in is passed through to a_out.\nb and w complex inputs are multipl"
"ied and their product appears on the bw output.\nsync_in is passed through to"
" sync_out.\n\nMask Parameters::\n\nNumber of Bits B (n_bits_b): Specifies the"
" width of the real/imaginary\ncomponents of input b.  Assumed equal for both "
"components.\n\nBinary Point B (bin_pt_b): Specifies the binary point point po"
"sition of the\nreal/imaginary components of input b.  Assumed equal for both "
"components.\n\nNumber of Bits W (n_bits_w): Specifies the width of the real/i"
"maginary\ncomponents of input w.  Assumed equal for both components.\n\nBinar"
"y Point W (bin_pt_w): Specifies the binary point point position of the\nreal/"
"imaginary components of input w.  Assumed equal for both components.\n\nNumbe"
"r of Bits BW (n_bits_bw): Specifies the width of the real/imaginary\ncomponen"
"ts of output bw.  Assumed equal for both components.\n\nBinary Point BW (bin_"
"pt_bw): Specifies the binary point point position of the\nreal/imaginary comp"
"onents of output bw.  Assumed equal for both components.\n\nQuantization (qua"
"ntization): Specifies quantization handling.\n\nOverflow (overflow): Specifie"
"s overflow handling.\n\nMultiplier Latency (mult_latency): Latency to use for"
" the underlying real multipliers.\n\nAdder Latency (add_latency): Latency to "
"use for the underlying real adders.\n</pre>"
	      MaskPromptString	      "Number of Bits B|Binary Point B|Number "
"of Bits W|Binary Point W|Number of Bits BW|Binary Point BW|Quantization|Overf"
"low|Multiplier Latency|Adder Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|S"
"aturate|Error),edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "n_bits_b=@1;bin_pt_b=@2;n_bits_w=@3;bin"
"_pt_w=@4;n_bits_bw=@5;bin_pt_bw=@6;quantization=@7;overflow=@8;mult_latency=@"
"9;add_latency=@10;"
	      MaskInitialization      "return\ncmpy3_init(gcb, ...\n    n_bits"
"_b,bin_pt_b, ...\n    n_bits_w,bin_pt_w, ...\n    n_bits_bw,bin_pt_bw, ...\n "
"   quantization,overflow, ...\n    mult_latency,add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7|8|6|8|7|Round  (unbiased: Even Valu"
"es)|Wrap|3|1"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"cmpy1"
		Location		[429, 472, 1436, 1025]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [65, 38, 95, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [65, 133, 95, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "w"
		  Position		  [70, 358, 100, 372]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [65, 458, 95, 472]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [405, 442, 450, 488]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "8"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[1 1 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [400, 22, 445, 68]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "8"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[17 34 0 34 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "br_add_bi"
		  Ports			  [2, 1]
		  Position		  [290, 267, 340, 318]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[9 18 0 18 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [140, 69, 180, 211]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag188"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [145, 337, 185, 388]
		  AttributesFormatString  "8_6 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag189"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|6"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "6"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "6"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [595, 180, 640, 210]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [595, 120, 640, 150]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "imim"
		  Ports			  [2, 1]
		  Position		  [290, 162, 340, 213]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[26 52 0 26 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rere"
		  Ports			  [2, 1]
		  Position		  [290, 92, 340, 143]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[26 52 0 26 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [680, 107, 720, 223]
		  UserDataPersistent	  on
		  UserData		  "DataTag190"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "rr_add_ii"
		  Ports			  [2, 1]
		  Position		  [400, 177, 450, 228]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[14 27 0 27 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rr_sub_ii"
		  Ports			  [2, 1]
		  Position		  [400, 107, 450, 158]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[44 44 0 69 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ss_sub_rrii"
		  Ports			  [2, 1]
		  Position		  [510, 167, 560, 218]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[46 29 0 90 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sumsum"
		  Ports			  [2, 1]
		  Position		  [400, 261, 450, 399]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[28 56 0 28 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "wr_add_wi"
		  Ports			  [2, 1]
		  Position		  [290, 337, 340, 388]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[5 10 0 10 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [765, 38, 795, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw"
		  Position		  [765, 158, 795, 172]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [765, 458, 795, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "imim"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "br_add_bi"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -220]
		    DstBlock		    "rere"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 0; 70, 0]
		  Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "imim"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    DstBlock		    "rere"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "br_add_bi"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sumsum"
		  SrcPort		  1
		  Points		  [25, 0; 0, -150]
		  DstBlock		  "ss_sub_rrii"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "wr_add_wi"
		  SrcPort		  1
		  DstBlock		  "sumsum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "br_add_bi"
		  SrcPort		  1
		  DstBlock		  "sumsum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imim"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "rr_add_ii"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "rr_sub_ii"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rere"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "rr_sub_ii"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "rr_add_ii"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "w"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rr_add_ii"
		  SrcPort		  1
		  DstBlock		  "ss_sub_rrii"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "rr_sub_ii"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ss_sub_rrii"
		  SrcPort		  1
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_gen1"
	      Ports		      [1, 1]
	      Position		      [95, 190, 165, 230]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "depth 4\ntwiddle dist"
	      UserDataPersistent      on
	      UserData		      "DataTag191"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-R Twiddle Coefficient Generator ("
"complex storage)"
	      MaskDescription	      "A radix-R twiddle coefficient generator"
" using complex storage.  Generates twiddle factors for Decimation in Time (i."
"e. twiddles before butterflies) or Decimation in Frequency (i.e. twiddles aft"
"er butterflies) Fast Fourier Transforms of arbitrary-but-fixed radix.  Radix "
"must be a power of 2.  Regardless of the decimation mode, the FFT is assumed "
"to have inputs in normal order and outputs in bit-reversed order."
	      MaskHelp		      "<pre>\nDescription::\n\nA radix-R twidd"
"le coefficient generator using complex storage.\n\nGenerates twiddle factors "
"for Decimation in Time (i.e. twiddles before butterflies)\nor Decimation in F"
"requency (i.e. twiddles after butterflies) Fast Fourier Transforms\nof arbitr"
"ary-but-fixed radix.  Radix must be a power of 2.\n\nRegardless of the decima"
"tion mode, the FFT is assumed to have inputs normally\nordered and outputs in"
" bit-reversed order.\n\nComplex storage means that the real and imaginary com"
"ponents are stored in\nthe same memory element.  This is generally fine, but "
"if the combined width of\nthe real and imaginary components is greater than 1"
"8 and BRAM is being used\nfor the underlying storage, then the multiplier(s) "
"adjacent to the BRAM(s) will\nnot be usable.  If that is a problem for your d"
"esign, consider using the\n\"Radix-R Twiddle Coefficient Generator (real/imag"
" storage)\" block.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The numb"
"er of total stages in the FFT.\n\nRadix (radix): The radix of the FFT.  The F"
"FT will have radix^n_stages points.\n\nCurrent Stage (cur_stage):  The number"
" of the current stage for which this block should\ngenerate twiddle coefficie"
"nts.  Valid values are 3 through n_stages, inclusive.  Note that\nstages are "
"counted from 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage) an"
"d\nn_stages to 1 for DIF (i.e. cur_stage==1 for the last stage).\n\nBranch (b"
"ranch): The butterfly branch associated with this twiddle generator.\nValid v"
"alues are 1 through radix-1, inclusive.\n\nDecimation Mode (decimation): The "
"decimation mode of the FFT.\n\nNumber of Bits (n_bits_w): Specifies the width"
" of the real/imaginary components.\nAssumed equal for both components.  This "
"block outputs UFix_(2*n_bits_w)_0.\n\nUse BRAM (use_bram): Check this checkbo"
"x to store twiddle coefficients in BRAM.\nIf unchecked, the coefficients will"
" be sored in distributed memory (i.e. slices).\n</pre>"
	      MaskPromptString	      "Total Stages|Radix|Current Stage|Branch"
"|Decimation Mode|Number of Bits|Binary Point|Use BRAM"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Time|Frequenc"
"y),edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,"
	      MaskVariables	      "n_stages=@1;radix=@2;cur_stage=@3;branc"
"h=@4;decimation=@5;n_bits_w=@6;bin_pt_w=@7;use_bram=@8;"
	      MaskInitialization      "return\ntwiddle_gen_init(gcb, ...\n    "
"n_stages,radix,cur_stage,branch, ...\n    decimation,n_bits_w,bin_pt_w,use_br"
"am);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "6|2|3|1|Time|8|6|off"
	      MaskTabNameString	      ",,,,,,,"
	      System {
		Name			"twiddle_gen1"
		Location		[525, 268, 1023, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [45, 108, 75, 122]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [125, 90, 175, 140]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "5"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr_sel"
		  Ports			  [1, 1]
		  Position		  [220, 101, 265, 129]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "-1"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mem_c"
		  Ports			  [1, 1]
		  Position		  [310, 88, 360, 142]
		  AttributesFormatString  "depth = %<depth>\\ndist_mem = %<dis"
"tributed_mem>"
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "4"
		  initVector		  "[16384;192;11731;54227]"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "w"
		  Position		  [415, 108, 445, 122]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "mem_c"
		  SrcPort		  1
		  DstBlock		  "w"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr_sel"
		  SrcPort		  1
		  DstBlock		  "mem_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "addr_sel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [385, 93, 415, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bw"
	      Position		      [385, 173, 415, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [385, 253, 415, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -60]
		DstBlock		"twiddle_gen1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "cmpy1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmpy1"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "cmpy1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cmpy1"
	      SrcPort		      2
	      DstBlock		      "bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "twiddle_gen1"
	      SrcPort		      1
	      DstBlock		      "cmpy1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cmpy1"
	      SrcPort		      3
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "cmpy1"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r4_twiddle_1"
	  Ports			  [5, 5]
	  Position		  [40, 126, 130, 204]
	  BackgroundColor	  "gray"
	  UserDataPersistent	  on
	  UserData		  "DataTag192"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-4 Stage-1 Twiddle Stage"
	  MaskDescription	  "A stage-1 twiddle stage for radix-4 Fast Fo"
"urier Transforms. Since there are no twiddles in stage 1 of an FFT, this is j"
"ust a dummy placeholder block that passes its inputs through to its outputs. "
"   Since it is a no-op, its use is completely optional."
	  MaskHelp		  "<pre>\nDescription::\n\nA stage-1 twiddle s"
"tage for radix-4 Fast Fourier Transforms.\n\nSince there are no twiddles in s"
"tage 1 of an FFT, this is just a dummy placeholder\nblock that passes its inp"
"uts through to its outputs.\n\nSince it is a no-op, its use is completely opt"
"ional.\n\nNote that stages are counted from 1 to n_stages for DIT (i.e. cur_s"
"tage==1 for the first stage)\nand n_stages to 1for DIF (i.e. cur_stage==1 for"
" the last stage).  Therefore, this block, if used,\nshould be the first twidd"
"le stage of a DIT FFT or the last twiddle stage of a DIF FFT.\n\nMask Paramet"
"ers::\n\n(N/A)"
	  MaskInitialization	  "return\ntwiddle_1_init(gcb);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "r4_twiddle_1"
	    Location		    [600, 635, 1145, 1064]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [25, 58, 55, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [25, 103, 55, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c_in"
	      Position		      [25, 148, 55, 162]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d_in"
	      Position		      [25, 193, 55, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 238, 55, 252]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [385, 58, 415, 72]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [385, 103, 415, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_out"
	      Position		      [385, 148, 415, 162]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d_out"
	      Position		      [385, 193, 415, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [385, 238, 415, 252]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d_in"
	      SrcPort		      1
	      DstBlock		      "d_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_in"
	      SrcPort		      1
	      DstBlock		      "c_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r4_twiddle_n"
	  Ports			  [5, 5]
	  Position		  [445, 121, 535, 199]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "4 twiddles in dist"
	  UserDataPersistent	  on
	  UserData		  "DataTag193"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-4 General Twiddle Stage"
	  MaskDescription	  "A general twiddle stage for radix-4 Fast Fo"
"urier Transforms. Can be used in  Decimation in Time (i.e. twiddles before bu"
"tterflies) or Decimation in Frequency (i.e. twiddles after butterflies) FFTs."
"  Regardless of the decimation mode, the FFT is assumed to have inputs in nor"
"mal order and outputs in bit-reversed order."
	  MaskHelp		  "<pre>\nDescription::\n\nA general twiddle s"
"tage for radix-2 Fast Fourier Transforms.\n\nCan be used in  Decimation in Ti"
"me (i.e. twiddles before butterflies) or Decimation in Frequency\n(i.e. twidd"
"les after butterflies) FFTs.  Regardless of the decimation mode, the FFT is a"
"ssumed\nto have inputs in normal order and outputs in bit-reversed order.\n\n"
"Input a_in is passed through unchanged to a_out, while inputs b, c, and d are"
" passed through\nto outputs bw, cw, and dw after being \"twiddled\".  Since t"
"widdling is effectively multiplication\nby a complex number with unity magnit"
"ude, the bit respresentation of bw/cw/dw is the same\nas b/c/d (i.e. twiddlin"
"g does not cause bit growth).  Input a_in is assumed to have the same bit\nwi"
"dth as b.  Thus, a_in, a_out, b, c, d, bw, cw, and dw all have the same bit r"
"epresentation.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The number o"
"f total stages in the FFT.\nThe FFT will have 4^n_stages points.\n\nCurrent S"
"tage (cur_stage):  The number of the current stage for which this block shoul"
"d\ngenerate twiddle coefficients.  Valid values are 2 through n_stages, inclu"
"sive.  Note that\nstages are counted from 1 to n_stages for DIT (i.e. cur_sta"
"ge==1 for the first stage) and\nn_stages to 1 for DIF (i.e. cur_stage==1 for "
"the last stage).\n\nDecimation Mode (decimation): The decimation mode of the "
"FFT.\n\nNumber of Bits In/Out (n_bits): Specifies the width of the real/imagi"
"nary\ncomponents of ports a_in, b, a_out, bw.  Assumed equal for both compone"
"nts.\n\nBinary Point In/Out (bin_pt): Specifies the binary point position of "
"the real/imaginary\ncomponents of ports a_in, b, a_out, bw.  Assumed equal fo"
"r both components.\n\nTwiddle Coefficient Bitwidth (n_bits_w): Specifies the "
"width of the real/imaginary\ncomponents of the twiddle coefficients.  Assumed"
" equal for both components.\n\nUse BRAM for Twiddle Coefficients (use_bram): "
"Check this checkbox to store twiddle\ncoefficients in BRAM.  If unchecked, th"
"e twiddle coefficients will be sored in distributed\nmemory (i.e. slices).\n"
"\nMultiplier Latency (mult_latency): Latency to use for the underlying real m"
"ultipliers.\n\nAdder Latency (add_latency): Latency to use for the underlying"
" real adders.\n"
	  MaskPromptString	  "Total Stages|Current Stage|Decimation Mode|"
"Number of Bits In/Out|Binary Point In/Out|Twiddle Coefficient Bitwidth|Use BR"
"AM For Twiddle Coefficients|Multiplier Latency|Adder Latency"
	  MaskStyleString	  "edit,edit,popup(Time|Frequency),edit,edit,e"
"dit,checkbox,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,"
	  MaskVariables		  "n_stages=@1;cur_stage=@2;decimation=@3;n_bi"
"ts=@4;bin_pt=@5;n_bits_w=@6;use_bram=@7;mult_latency=@8;add_latency=@9;"
	  MaskInitialization	  "return\ntwiddle_n_init(gcb, ...\n    n_stag"
"es, 4, ...\n    cur_stage, ...\n    decimation, ...\n    n_bits, ...\n    bin"
"_pt, ...\n    n_bits_w, ...\n    use_bram, ...\n    mult_latency, ...\n    ad"
"d_latency);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|2|Time|8|7|8|off|3|1"
	  MaskTabNameString	  ",,,,,,,,"
	  System {
	    Name		    "r4_twiddle_n"
	    Location		    [441, 401, 1083, 1031]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 83, 55, 97]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [25, 213, 55, 227]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [25, 328, 55, 342]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 448, 55, 462]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [255, 243, 270, 257]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [255, 358, 270, 372]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [180, 79, 215, 101]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [180, 39, 215, 61]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [180, 445, 215, 465]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [180, 210, 215, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [180, 325, 215, 345]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [395, 245, 405, 255]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [395, 275, 405, 285]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      Position		      [395, 360, 405, 370]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator6"
	      Position		      [395, 390, 405, 400]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmpy1"
	      Ports		      [4, 3]
	      Position		      [280, 30, 385, 190]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "8_7 * 8_6 ==> 8_7\nround even, wrap\n3 "
"mults"
	      UserDataPersistent      on
	      UserData		      "DataTag194"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Multiplier (4 real multipliers)"
	      MaskDescription	      "This block multiplies two complex numbe"
"rs using 4 real multipliers and 2 real adders.  Pass-through paths are provid"
"ed for another complex number and a sync signal.  These pass through paths pr"
"ovide delay that matches the latency of the complex multiply operation."
	      MaskHelp		      "<pre>\nDescription::\n\nThis block mult"
"iplies two complex numbers using 4 real multipliers and 2 real adders.\nPass-"
"through paths are provided for another complex number and a sync signal.\nThe"
"se paths provide delay that matches the latency of the complex multiply opera"
"tion.\n\na_in is passed through to a_out.\nb and w complex inputs are multipl"
"ied and their product appears on the bw output.\nsync_in is passed through to"
" sync_out.\n\nMask Parameters::\n\nNumber of Bits B (n_bits_b): Specifies the"
" width of the real/imaginary\ncomponents of input b.  Assumed equal for both "
"components.\n\nBinary Point B (bin_pt_b): Specifies the binary point point po"
"sition of the\nreal/imaginary components of input b.  Assumed equal for both "
"components.\n\nNumber of Bits W (n_bits_w): Specifies the width of the real/i"
"maginary\ncomponents of input w.  Assumed equal for both components.\n\nBinar"
"y Point W (bin_pt_w): Specifies the binary point point position of the\nreal/"
"imaginary components of input w.  Assumed equal for both components.\n\nNumbe"
"r of Bits BW (n_bits_bw): Specifies the width of the real/imaginary\ncomponen"
"ts of output bw.  Assumed equal for both components.\n\nBinary Point BW (bin_"
"pt_bw): Specifies the binary point point position of the\nreal/imaginary comp"
"onents of output bw.  Assumed equal for both components.\n\nQuantization (qua"
"ntization): Specifies quantization handling.\n\nOverflow (overflow): Specifie"
"s overflow handling.\n\nMultiplier Latency (mult_latency): Latency to use for"
" the underlying real multipliers.\n\nAdder Latency (add_latency): Latency to "
"use for the underlying real adders.\n</pre>"
	      MaskPromptString	      "Number of Bits B|Binary Point B|Number "
"of Bits W|Binary Point W|Number of Bits BW|Binary Point BW|Quantization|Overf"
"low|Multiplier Latency|Adder Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|S"
"aturate|Error),edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "n_bits_b=@1;bin_pt_b=@2;n_bits_w=@3;bin"
"_pt_w=@4;n_bits_bw=@5;bin_pt_bw=@6;quantization=@7;overflow=@8;mult_latency=@"
"9;add_latency=@10;"
	      MaskInitialization      "return\ncmpy3_init(gcb, ...\n    n_bits"
"_b,bin_pt_b, ...\n    n_bits_w,bin_pt_w, ...\n    n_bits_bw,bin_pt_bw, ...\n "
"   quantization,overflow, ...\n    mult_latency,add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7|8|6|8|7|Round  (unbiased: Even Valu"
"es)|Wrap|3|1"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"cmpy1"
		Location		[429, 472, 1436, 1025]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [65, 38, 95, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [65, 133, 95, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "w"
		  Position		  [70, 358, 100, 372]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [65, 458, 95, 472]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [405, 442, 450, 488]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "8"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[1 1 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [400, 22, 445, 68]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "8"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[17 34 0 34 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "br_add_bi"
		  Ports			  [2, 1]
		  Position		  [290, 267, 340, 318]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[9 18 0 18 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [140, 69, 180, 211]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag195"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [145, 337, 185, 388]
		  AttributesFormatString  "8_6 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag196"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|6"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "6"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "6"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [595, 180, 640, 210]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [595, 120, 640, 150]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "imim"
		  Ports			  [2, 1]
		  Position		  [290, 162, 340, 213]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[26 52 0 26 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rere"
		  Ports			  [2, 1]
		  Position		  [290, 92, 340, 143]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[26 52 0 26 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [680, 107, 720, 223]
		  UserDataPersistent	  on
		  UserData		  "DataTag197"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "rr_add_ii"
		  Ports			  [2, 1]
		  Position		  [400, 177, 450, 228]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[14 27 0 27 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rr_sub_ii"
		  Ports			  [2, 1]
		  Position		  [400, 107, 450, 158]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[44 44 0 69 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ss_sub_rrii"
		  Ports			  [2, 1]
		  Position		  [510, 167, 560, 218]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[46 29 0 90 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sumsum"
		  Ports			  [2, 1]
		  Position		  [400, 261, 450, 399]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[28 56 0 28 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "wr_add_wi"
		  Ports			  [2, 1]
		  Position		  [290, 337, 340, 388]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[5 10 0 10 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [765, 38, 795, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw"
		  Position		  [765, 158, 795, 172]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [765, 458, 795, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "ss_sub_rrii"
		  SrcPort		  1
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rr_sub_ii"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rr_add_ii"
		  SrcPort		  1
		  DstBlock		  "ss_sub_rrii"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "w"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rere"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "rr_add_ii"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "rr_sub_ii"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "imim"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "rr_sub_ii"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "rr_add_ii"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "br_add_bi"
		  SrcPort		  1
		  DstBlock		  "sumsum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "wr_add_wi"
		  SrcPort		  1
		  DstBlock		  "sumsum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sumsum"
		  SrcPort		  1
		  Points		  [25, 0; 0, -150]
		  DstBlock		  "ss_sub_rrii"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "br_add_bi"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "rere"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 0; 70, 0]
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "imim"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    Points		    [0, -220]
		    DstBlock		    "rere"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "br_add_bi"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "imim"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmpy2"
	      Ports		      [4, 3]
	      Position		      [285, 241, 380, 289]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "8_7 * 8_6 ==> 8_7\nround even, wrap\n3 "
"mults"
	      UserDataPersistent      on
	      UserData		      "DataTag198"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Multiplier (4 real multipliers)"
	      MaskDescription	      "This block multiplies two complex numbe"
"rs using 4 real multipliers and 2 real adders.  Pass-through paths are provid"
"ed for another complex number and a sync signal.  These pass through paths pr"
"ovide delay that matches the latency of the complex multiply operation."
	      MaskHelp		      "<pre>\nDescription::\n\nThis block mult"
"iplies two complex numbers using 4 real multipliers and 2 real adders.\nPass-"
"through paths are provided for another complex number and a sync signal.\nThe"
"se paths provide delay that matches the latency of the complex multiply opera"
"tion.\n\na_in is passed through to a_out.\nb and w complex inputs are multipl"
"ied and their product appears on the bw output.\nsync_in is passed through to"
" sync_out.\n\nMask Parameters::\n\nNumber of Bits B (n_bits_b): Specifies the"
" width of the real/imaginary\ncomponents of input b.  Assumed equal for both "
"components.\n\nBinary Point B (bin_pt_b): Specifies the binary point point po"
"sition of the\nreal/imaginary components of input b.  Assumed equal for both "
"components.\n\nNumber of Bits W (n_bits_w): Specifies the width of the real/i"
"maginary\ncomponents of input w.  Assumed equal for both components.\n\nBinar"
"y Point W (bin_pt_w): Specifies the binary point point position of the\nreal/"
"imaginary components of input w.  Assumed equal for both components.\n\nNumbe"
"r of Bits BW (n_bits_bw): Specifies the width of the real/imaginary\ncomponen"
"ts of output bw.  Assumed equal for both components.\n\nBinary Point BW (bin_"
"pt_bw): Specifies the binary point point position of the\nreal/imaginary comp"
"onents of output bw.  Assumed equal for both components.\n\nQuantization (qua"
"ntization): Specifies quantization handling.\n\nOverflow (overflow): Specifie"
"s overflow handling.\n\nMultiplier Latency (mult_latency): Latency to use for"
" the underlying real multipliers.\n\nAdder Latency (add_latency): Latency to "
"use for the underlying real adders.\n</pre>"
	      MaskPromptString	      "Number of Bits B|Binary Point B|Number "
"of Bits W|Binary Point W|Number of Bits BW|Binary Point BW|Quantization|Overf"
"low|Multiplier Latency|Adder Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|S"
"aturate|Error),edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "n_bits_b=@1;bin_pt_b=@2;n_bits_w=@3;bin"
"_pt_w=@4;n_bits_bw=@5;bin_pt_bw=@6;quantization=@7;overflow=@8;mult_latency=@"
"9;add_latency=@10;"
	      MaskInitialization      "return\ncmpy3_init(gcb, ...\n    n_bits"
"_b,bin_pt_b, ...\n    n_bits_w,bin_pt_w, ...\n    n_bits_bw,bin_pt_bw, ...\n "
"   quantization,overflow, ...\n    mult_latency,add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7|8|6|8|7|Round  (unbiased: Even Valu"
"es)|Wrap|3|1"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"cmpy2"
		Location		[429, 472, 1436, 1025]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [65, 38, 95, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [65, 133, 95, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "w"
		  Position		  [70, 358, 100, 372]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [65, 458, 95, 472]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [405, 442, 450, 488]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "8"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[1 1 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [400, 22, 445, 68]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "8"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[17 34 0 34 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "br_add_bi"
		  Ports			  [2, 1]
		  Position		  [290, 267, 340, 318]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[9 18 0 18 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [140, 69, 180, 211]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag199"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [145, 337, 185, 388]
		  AttributesFormatString  "8_6 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag200"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|6"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "6"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "6"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [595, 180, 640, 210]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [595, 120, 640, 150]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "imim"
		  Ports			  [2, 1]
		  Position		  [290, 162, 340, 213]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[26 52 0 26 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rere"
		  Ports			  [2, 1]
		  Position		  [290, 92, 340, 143]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[26 52 0 26 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [680, 107, 720, 223]
		  UserDataPersistent	  on
		  UserData		  "DataTag201"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "rr_add_ii"
		  Ports			  [2, 1]
		  Position		  [400, 177, 450, 228]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[14 27 0 27 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rr_sub_ii"
		  Ports			  [2, 1]
		  Position		  [400, 107, 450, 158]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[44 44 0 69 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ss_sub_rrii"
		  Ports			  [2, 1]
		  Position		  [510, 167, 560, 218]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[46 29 0 90 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sumsum"
		  Ports			  [2, 1]
		  Position		  [400, 261, 450, 399]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[28 56 0 28 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "wr_add_wi"
		  Ports			  [2, 1]
		  Position		  [290, 337, 340, 388]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[5 10 0 10 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [765, 38, 795, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw"
		  Position		  [765, 158, 795, 172]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [765, 458, 795, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "imim"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "br_add_bi"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -220]
		    DstBlock		    "rere"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 0; 70, 0]
		  Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "imim"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    DstBlock		    "rere"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "br_add_bi"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sumsum"
		  SrcPort		  1
		  Points		  [25, 0; 0, -150]
		  DstBlock		  "ss_sub_rrii"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "wr_add_wi"
		  SrcPort		  1
		  DstBlock		  "sumsum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "br_add_bi"
		  SrcPort		  1
		  DstBlock		  "sumsum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imim"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "rr_add_ii"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "rr_sub_ii"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rere"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "rr_sub_ii"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "rr_add_ii"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "w"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rr_add_ii"
		  SrcPort		  1
		  DstBlock		  "ss_sub_rrii"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "rr_sub_ii"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ss_sub_rrii"
		  SrcPort		  1
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmpy3"
	      Ports		      [4, 3]
	      Position		      [285, 356, 380, 404]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "8_7 * 8_6 ==> 8_7\nround even, wrap\n3 "
"mults"
	      UserDataPersistent      on
	      UserData		      "DataTag202"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex Multiplier (4 real multipliers)"
	      MaskDescription	      "This block multiplies two complex numbe"
"rs using 4 real multipliers and 2 real adders.  Pass-through paths are provid"
"ed for another complex number and a sync signal.  These pass through paths pr"
"ovide delay that matches the latency of the complex multiply operation."
	      MaskHelp		      "<pre>\nDescription::\n\nThis block mult"
"iplies two complex numbers using 4 real multipliers and 2 real adders.\nPass-"
"through paths are provided for another complex number and a sync signal.\nThe"
"se paths provide delay that matches the latency of the complex multiply opera"
"tion.\n\na_in is passed through to a_out.\nb and w complex inputs are multipl"
"ied and their product appears on the bw output.\nsync_in is passed through to"
" sync_out.\n\nMask Parameters::\n\nNumber of Bits B (n_bits_b): Specifies the"
" width of the real/imaginary\ncomponents of input b.  Assumed equal for both "
"components.\n\nBinary Point B (bin_pt_b): Specifies the binary point point po"
"sition of the\nreal/imaginary components of input b.  Assumed equal for both "
"components.\n\nNumber of Bits W (n_bits_w): Specifies the width of the real/i"
"maginary\ncomponents of input w.  Assumed equal for both components.\n\nBinar"
"y Point W (bin_pt_w): Specifies the binary point point position of the\nreal/"
"imaginary components of input w.  Assumed equal for both components.\n\nNumbe"
"r of Bits BW (n_bits_bw): Specifies the width of the real/imaginary\ncomponen"
"ts of output bw.  Assumed equal for both components.\n\nBinary Point BW (bin_"
"pt_bw): Specifies the binary point point position of the\nreal/imaginary comp"
"onents of output bw.  Assumed equal for both components.\n\nQuantization (qua"
"ntization): Specifies quantization handling.\n\nOverflow (overflow): Specifie"
"s overflow handling.\n\nMultiplier Latency (mult_latency): Latency to use for"
" the underlying real multipliers.\n\nAdder Latency (add_latency): Latency to "
"use for the underlying real adders.\n</pre>"
	      MaskPromptString	      "Number of Bits B|Binary Point B|Number "
"of Bits W|Binary Point W|Number of Bits BW|Binary Point BW|Quantization|Overf"
"low|Multiplier Latency|Adder Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|S"
"aturate|Error),edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "n_bits_b=@1;bin_pt_b=@2;n_bits_w=@3;bin"
"_pt_w=@4;n_bits_bw=@5;bin_pt_bw=@6;quantization=@7;overflow=@8;mult_latency=@"
"9;add_latency=@10;"
	      MaskInitialization      "return\ncmpy3_init(gcb, ...\n    n_bits"
"_b,bin_pt_b, ...\n    n_bits_w,bin_pt_w, ...\n    n_bits_bw,bin_pt_bw, ...\n "
"   quantization,overflow, ...\n    mult_latency,add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7|8|6|8|7|Round  (unbiased: Even Valu"
"es)|Wrap|3|1"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"cmpy3"
		Location		[429, 472, 1436, 1025]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [65, 38, 95, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [65, 133, 95, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "w"
		  Position		  [70, 358, 100, 372]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [65, 458, 95, 472]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [405, 442, 450, 488]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "8"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[1 1 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [400, 22, 445, 68]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "8"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[17 34 0 34 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "br_add_bi"
		  Ports			  [2, 1]
		  Position		  [290, 267, 340, 318]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[9 18 0 18 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [140, 69, 180, 211]
		  AttributesFormatString  "8_7 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag203"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|7"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "7"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [145, 337, 185, 388]
		  AttributesFormatString  "8_6 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag204"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=@1;bin_pt=@2;"
		  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|6"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "6"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "6"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_im"
		  Ports			  [1, 1]
		  Position		  [595, 180, 640, 210]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_re"
		  Ports			  [1, 1]
		  Position		  [595, 120, 640, 150]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  inserted_by_tool	  "off"
		  pipeline		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "imim"
		  Ports			  [2, 1]
		  Position		  [290, 162, 340, 213]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[26 52 0 26 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rere"
		  Ports			  [2, 1]
		  Position		  [290, 92, 340, 143]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[26 52 0 26 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [680, 107, 720, 223]
		  UserDataPersistent	  on
		  UserData		  "DataTag205"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskInitialization	  "ri_to_c_init(gcb);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "rr_add_ii"
		  Ports			  [2, 1]
		  Position		  [400, 177, 450, 228]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[14 27 0 27 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rr_sub_ii"
		  Ports			  [2, 1]
		  Position		  [400, 107, 450, 158]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[44 44 0 69 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ss_sub_rrii"
		  Ports			  [2, 1]
		  Position		  [510, 167, 560, 218]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[46 29 0 90 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sumsum"
		  Ports			  [2, 1]
		  Position		  [400, 261, 450, 399]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "14"
		  bin_pt		  "13"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[28 56 0 28 0 1 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "wr_add_wi"
		  Ports			  [2, 1]
		  Position		  [290, 337, 340, 388]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[5 10 0 10 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [765, 38, 795, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw"
		  Position		  [765, 158, 795, 172]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [765, 458, 795, 472]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "convert_im"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "convert_re"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "imim"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "br_add_bi"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -220]
		    DstBlock		    "rere"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 0; 70, 0]
		  Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "imim"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    DstBlock		    "rere"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "br_add_bi"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sumsum"
		  SrcPort		  1
		  Points		  [25, 0; 0, -150]
		  DstBlock		  "ss_sub_rrii"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "wr_add_wi"
		  SrcPort		  1
		  DstBlock		  "sumsum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "br_add_bi"
		  SrcPort		  1
		  DstBlock		  "sumsum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imim"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "rr_add_ii"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "rr_sub_ii"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "rere"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "rr_sub_ii"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "rr_add_ii"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "w"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rr_add_ii"
		  SrcPort		  1
		  DstBlock		  "ss_sub_rrii"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "rr_sub_ii"
		  SrcPort		  1
		  DstBlock		  "convert_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ss_sub_rrii"
		  SrcPort		  1
		  DstBlock		  "convert_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_gen1"
	      Ports		      [1, 1]
	      Position		      [100, 110, 170, 150]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "depth 4\ntwiddle dist"
	      UserDataPersistent      on
	      UserData		      "DataTag206"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-R Twiddle Coefficient Generator ("
"complex storage)"
	      MaskDescription	      "A radix-R twiddle coefficient generator"
" using complex storage.  Generates twiddle factors for Decimation in Time (i."
"e. twiddles before butterflies) or Decimation in Frequency (i.e. twiddles aft"
"er butterflies) Fast Fourier Transforms of arbitrary-but-fixed radix.  Radix "
"must be a power of 2.  Regardless of the decimation mode, the FFT is assumed "
"to have inputs in normal order and outputs in bit-reversed order."
	      MaskHelp		      "<pre>\nDescription::\n\nA radix-R twidd"
"le coefficient generator using complex storage.\n\nGenerates twiddle factors "
"for Decimation in Time (i.e. twiddles before butterflies)\nor Decimation in F"
"requency (i.e. twiddles after butterflies) Fast Fourier Transforms\nof arbitr"
"ary-but-fixed radix.  Radix must be a power of 2.\n\nRegardless of the decima"
"tion mode, the FFT is assumed to have inputs normally\nordered and outputs in"
" bit-reversed order.\n\nComplex storage means that the real and imaginary com"
"ponents are stored in\nthe same memory element.  This is generally fine, but "
"if the combined width of\nthe real and imaginary components is greater than 1"
"8 and BRAM is being used\nfor the underlying storage, then the multiplier(s) "
"adjacent to the BRAM(s) will\nnot be usable.  If that is a problem for your d"
"esign, consider using the\n\"Radix-R Twiddle Coefficient Generator (real/imag"
" storage)\" block.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The numb"
"er of total stages in the FFT.\n\nRadix (radix): The radix of the FFT.  The F"
"FT will have radix^n_stages points.\n\nCurrent Stage (cur_stage):  The number"
" of the current stage for which this block should\ngenerate twiddle coefficie"
"nts.  Valid values are 3 through n_stages, inclusive.  Note that\nstages are "
"counted from 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage) an"
"d\nn_stages to 1 for DIF (i.e. cur_stage==1 for the last stage).\n\nBranch (b"
"ranch): The butterfly branch associated with this twiddle generator.\nValid v"
"alues are 1 through radix-1, inclusive.\n\nDecimation Mode (decimation): The "
"decimation mode of the FFT.\n\nNumber of Bits (n_bits_w): Specifies the width"
" of the real/imaginary components.\nAssumed equal for both components.  This "
"block outputs UFix_(2*n_bits_w)_0.\n\nUse BRAM (use_bram): Check this checkbo"
"x to store twiddle coefficients in BRAM.\nIf unchecked, the coefficients will"
" be sored in distributed memory (i.e. slices).\n</pre>"
	      MaskPromptString	      "Total Stages|Radix|Current Stage|Branch"
"|Decimation Mode|Number of Bits|Binary Point|Use BRAM"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Time|Frequenc"
"y),edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,"
	      MaskVariables	      "n_stages=@1;radix=@2;cur_stage=@3;branc"
"h=@4;decimation=@5;n_bits_w=@6;bin_pt_w=@7;use_bram=@8;"
	      MaskInitialization      "return\ntwiddle_gen_init(gcb, ...\n    "
"n_stages,radix,cur_stage,branch, ...\n    decimation,n_bits_w,bin_pt_w,use_br"
"am);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|4|2|1|Time|8|6|off"
	      MaskTabNameString	      ",,,,,,,"
	      System {
		Name			"twiddle_gen1"
		Location		[525, 268, 1023, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [45, 108, 75, 122]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [125, 90, 175, 140]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr_sel"
		  Ports			  [1, 1]
		  Position		  [220, 101, 265, 129]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "-1"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mem_c"
		  Ports			  [1, 1]
		  Position		  [310, 88, 360, 142]
		  AttributesFormatString  "depth = %<depth>\\ndist_mem = %<dis"
"tributed_mem>"
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "4"
		  initVector		  "[16384;192;11731;54227]"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "w"
		  Position		  [415, 108, 445, 122]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "mem_c"
		  SrcPort		  1
		  DstBlock		  "w"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr_sel"
		  SrcPort		  1
		  DstBlock		  "mem_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "addr_sel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_gen2"
	      Ports		      [1, 1]
	      Position		      [100, 250, 170, 290]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "depth 4\ntwiddle dist"
	      UserDataPersistent      on
	      UserData		      "DataTag207"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-R Twiddle Coefficient Generator ("
"complex storage)"
	      MaskDescription	      "A radix-R twiddle coefficient generator"
" using complex storage.  Generates twiddle factors for Decimation in Time (i."
"e. twiddles before butterflies) or Decimation in Frequency (i.e. twiddles aft"
"er butterflies) Fast Fourier Transforms of arbitrary-but-fixed radix.  Radix "
"must be a power of 2.  Regardless of the decimation mode, the FFT is assumed "
"to have inputs in normal order and outputs in bit-reversed order."
	      MaskHelp		      "<pre>\nDescription::\n\nA radix-R twidd"
"le coefficient generator using complex storage.\n\nGenerates twiddle factors "
"for Decimation in Time (i.e. twiddles before butterflies)\nor Decimation in F"
"requency (i.e. twiddles after butterflies) Fast Fourier Transforms\nof arbitr"
"ary-but-fixed radix.  Radix must be a power of 2.\n\nRegardless of the decima"
"tion mode, the FFT is assumed to have inputs normally\nordered and outputs in"
" bit-reversed order.\n\nComplex storage means that the real and imaginary com"
"ponents are stored in\nthe same memory element.  This is generally fine, but "
"if the combined width of\nthe real and imaginary components is greater than 1"
"8 and BRAM is being used\nfor the underlying storage, then the multiplier(s) "
"adjacent to the BRAM(s) will\nnot be usable.  If that is a problem for your d"
"esign, consider using the\n\"Radix-R Twiddle Coefficient Generator (real/imag"
" storage)\" block.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The numb"
"er of total stages in the FFT.\n\nRadix (radix): The radix of the FFT.  The F"
"FT will have radix^n_stages points.\n\nCurrent Stage (cur_stage):  The number"
" of the current stage for which this block should\ngenerate twiddle coefficie"
"nts.  Valid values are 3 through n_stages, inclusive.  Note that\nstages are "
"counted from 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage) an"
"d\nn_stages to 1 for DIF (i.e. cur_stage==1 for the last stage).\n\nBranch (b"
"ranch): The butterfly branch associated with this twiddle generator.\nValid v"
"alues are 1 through radix-1, inclusive.\n\nDecimation Mode (decimation): The "
"decimation mode of the FFT.\n\nNumber of Bits (n_bits_w): Specifies the width"
" of the real/imaginary components.\nAssumed equal for both components.  This "
"block outputs UFix_(2*n_bits_w)_0.\n\nUse BRAM (use_bram): Check this checkbo"
"x to store twiddle coefficients in BRAM.\nIf unchecked, the coefficients will"
" be sored in distributed memory (i.e. slices).\n</pre>"
	      MaskPromptString	      "Total Stages|Radix|Current Stage|Branch"
"|Decimation Mode|Number of Bits|Binary Point|Use BRAM"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Time|Frequenc"
"y),edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,"
	      MaskVariables	      "n_stages=@1;radix=@2;cur_stage=@3;branc"
"h=@4;decimation=@5;n_bits_w=@6;bin_pt_w=@7;use_bram=@8;"
	      MaskInitialization      "return\ntwiddle_gen_init(gcb, ...\n    "
"n_stages,radix,cur_stage,branch, ...\n    decimation,n_bits_w,bin_pt_w,use_br"
"am);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|4|2|2|Time|8|6|off"
	      MaskTabNameString	      ",,,,,,,"
	      System {
		Name			"twiddle_gen2"
		Location		[525, 268, 1023, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [45, 108, 75, 122]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [125, 90, 175, 140]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr_sel"
		  Ports			  [1, 1]
		  Position		  [220, 101, 265, 129]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "-1"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mem_c"
		  Ports			  [1, 1]
		  Position		  [310, 88, 360, 142]
		  AttributesFormatString  "depth = %<depth>\\ndist_mem = %<dis"
"tributed_mem>"
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "4"
		  initVector		  "[16384;11731;15336;6341]"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "w"
		  Position		  [415, 108, 445, 122]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "mem_c"
		  SrcPort		  1
		  DstBlock		  "w"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr_sel"
		  SrcPort		  1
		  DstBlock		  "mem_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "addr_sel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_gen3"
	      Ports		      [1, 1]
	      Position		      [100, 365, 170, 405]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "depth 4\ntwiddle dist"
	      UserDataPersistent      on
	      UserData		      "DataTag208"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-R Twiddle Coefficient Generator ("
"complex storage)"
	      MaskDescription	      "A radix-R twiddle coefficient generator"
" using complex storage.  Generates twiddle factors for Decimation in Time (i."
"e. twiddles before butterflies) or Decimation in Frequency (i.e. twiddles aft"
"er butterflies) Fast Fourier Transforms of arbitrary-but-fixed radix.  Radix "
"must be a power of 2.  Regardless of the decimation mode, the FFT is assumed "
"to have inputs in normal order and outputs in bit-reversed order."
	      MaskHelp		      "<pre>\nDescription::\n\nA radix-R twidd"
"le coefficient generator using complex storage.\n\nGenerates twiddle factors "
"for Decimation in Time (i.e. twiddles before butterflies)\nor Decimation in F"
"requency (i.e. twiddles after butterflies) Fast Fourier Transforms\nof arbitr"
"ary-but-fixed radix.  Radix must be a power of 2.\n\nRegardless of the decima"
"tion mode, the FFT is assumed to have inputs normally\nordered and outputs in"
" bit-reversed order.\n\nComplex storage means that the real and imaginary com"
"ponents are stored in\nthe same memory element.  This is generally fine, but "
"if the combined width of\nthe real and imaginary components is greater than 1"
"8 and BRAM is being used\nfor the underlying storage, then the multiplier(s) "
"adjacent to the BRAM(s) will\nnot be usable.  If that is a problem for your d"
"esign, consider using the\n\"Radix-R Twiddle Coefficient Generator (real/imag"
" storage)\" block.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The numb"
"er of total stages in the FFT.\n\nRadix (radix): The radix of the FFT.  The F"
"FT will have radix^n_stages points.\n\nCurrent Stage (cur_stage):  The number"
" of the current stage for which this block should\ngenerate twiddle coefficie"
"nts.  Valid values are 3 through n_stages, inclusive.  Note that\nstages are "
"counted from 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage) an"
"d\nn_stages to 1 for DIF (i.e. cur_stage==1 for the last stage).\n\nBranch (b"
"ranch): The butterfly branch associated with this twiddle generator.\nValid v"
"alues are 1 through radix-1, inclusive.\n\nDecimation Mode (decimation): The "
"decimation mode of the FFT.\n\nNumber of Bits (n_bits_w): Specifies the width"
" of the real/imaginary components.\nAssumed equal for both components.  This "
"block outputs UFix_(2*n_bits_w)_0.\n\nUse BRAM (use_bram): Check this checkbo"
"x to store twiddle coefficients in BRAM.\nIf unchecked, the coefficients will"
" be sored in distributed memory (i.e. slices).\n</pre>"
	      MaskPromptString	      "Total Stages|Radix|Current Stage|Branch"
"|Decimation Mode|Number of Bits|Binary Point|Use BRAM"
	      MaskStyleString	      "edit,edit,edit,edit,popup(Time|Frequenc"
"y),edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,"
	      MaskVariables	      "n_stages=@1;radix=@2;cur_stage=@3;branc"
"h=@4;decimation=@5;n_bits_w=@6;bin_pt_w=@7;use_bram=@8;"
	      MaskInitialization      "return\ntwiddle_gen_init(gcb, ...\n    "
"n_stages,radix,cur_stage,branch, ...\n    decimation,n_bits_w,bin_pt_w,use_br"
"am);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|4|2|3|Time|8|6|off"
	      MaskTabNameString	      ",,,,,,,"
	      System {
		Name			"twiddle_gen3"
		Location		[525, 268, 1023, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [45, 108, 75, 122]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [125, 90, 175, 140]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr_sel"
		  Ports			  [1, 1]
		  Position		  [220, 101, 265, 129]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "-1"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mem_c"
		  Ports			  [1, 1]
		  Position		  [310, 88, 360, 142]
		  AttributesFormatString  "depth = %<depth>\\ndist_mem = %<dis"
"tributed_mem>"
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "4"
		  initVector		  "[16384;54227;6341;50456]"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "w"
		  Position		  [415, 108, 445, 122]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "mem_c"
		  SrcPort		  1
		  DstBlock		  "w"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr_sel"
		  SrcPort		  1
		  DstBlock		  "mem_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "addr_sel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [425, 48, 455, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bw"
	      Position		      [425, 103, 455, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cw"
	      Position		      [420, 258, 450, 272]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dw"
	      Position		      [420, 373, 450, 387]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [425, 158, 455, 172]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "cmpy1"
	      SrcPort		      3
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "twiddle_gen1"
	      SrcPort		      1
	      DstBlock		      "cmpy1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cmpy1"
	      SrcPort		      2
	      DstBlock		      "bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "cmpy1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cmpy1"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "cmpy1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70]
		Branch {
		  Points		  [0, -115]
		  Branch {
		    Points		    [0, -140]
		    DstBlock		    "twiddle_gen1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "twiddle_gen2"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "twiddle_gen3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "cmpy2"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "cw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmpy3"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "dw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "twiddle_gen2"
	      SrcPort		      1
	      DstBlock		      "cmpy2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "twiddle_gen3"
	      SrcPort		      1
	      DstBlock		      "cmpy3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [10, 0; 0, 40]
	      DstBlock		      "cmpy2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [10, 0; 0, 40]
	      DstBlock		      "cmpy3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "cmpy2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmpy2"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmpy2"
	      SrcPort		      3
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "cmpy3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmpy3"
	      SrcPort		      1
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmpy3"
	      SrcPort		      3
	      DstBlock		      "Terminator6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [25, 0; 0, -60]
	      Branch {
		DstBlock		"cmpy3"
		DstPort			4
	      }
	      Branch {
		Points			[0, -115]
		Branch {
		  Points		  [0, -110]
		  DstBlock		  "cmpy1"
		  DstPort		  4
		}
		Branch {
		  DstBlock		  "cmpy2"
		  DstPort		  4
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "twiddle_gen_c"
	  Ports			  [1, 1]
	  Position		  [180, 135, 250, 175]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "depth 4\ntwiddle dist"
	  UserDataPersistent	  on
	  UserData		  "DataTag209"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-R Twiddle Coefficient Generator (comp"
"lex storage)"
	  MaskDescription	  "A radix-R twiddle coefficient generator usi"
"ng complex storage.  Generates twiddle factors for Decimation in Time (i.e. t"
"widdles before butterflies) or Decimation in Frequency (i.e. twiddles after b"
"utterflies) Fast Fourier Transforms of arbitrary-but-fixed radix.  Radix must"
" be a power of 2.  Regardless of the decimation mode, the FFT is assumed to h"
"ave inputs in normal order and outputs in bit-reversed order."
	  MaskHelp		  "<pre>\nDescription::\n\nA radix-R twiddle c"
"oefficient generator using complex storage.\n\nGenerates twiddle factors for "
"Decimation in Time (i.e. twiddles before butterflies)\nor Decimation in Frequ"
"ency (i.e. twiddles after butterflies) Fast Fourier Transforms\nof arbitrary-"
"but-fixed radix.  Radix must be a power of 2.\n\nRegardless of the decimation"
" mode, the FFT is assumed to have inputs normally\nordered and outputs in bit"
"-reversed order.\n\nComplex storage means that the real and imaginary compone"
"nts are stored in\nthe same memory element.  This is generally fine, but if t"
"he combined width of\nthe real and imaginary components is greater than 18 an"
"d BRAM is being used\nfor the underlying storage, then the multiplier(s) adja"
"cent to the BRAM(s) will\nnot be usable.  If that is a problem for your desig"
"n, consider using the\n\"Radix-R Twiddle Coefficient Generator (real/imag sto"
"rage)\" block.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The number o"
"f total stages in the FFT.\n\nRadix (radix): The radix of the FFT.  The FFT w"
"ill have radix^n_stages points.\n\nCurrent Stage (cur_stage):  The number of "
"the current stage for which this block should\ngenerate twiddle coefficients."
"  Valid values are 3 through n_stages, inclusive.  Note that\nstages are coun"
"ted from 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage) and\nn"
"_stages to 1 for DIF (i.e. cur_stage==1 for the last stage).\n\nBranch (branc"
"h): The butterfly branch associated with this twiddle generator.\nValid value"
"s are 1 through radix-1, inclusive.\n\nDecimation Mode (decimation): The deci"
"mation mode of the FFT.\n\nNumber of Bits (n_bits_w): Specifies the width of "
"the real/imaginary components.\nAssumed equal for both components.  This bloc"
"k outputs UFix_(2*n_bits_w)_0.\n\nUse BRAM (use_bram): Check this checkbox to"
" store twiddle coefficients in BRAM.\nIf unchecked, the coefficients will be "
"sored in distributed memory (i.e. slices).\n</pre>"
	  MaskPromptString	  "Total Stages|Radix|Current Stage|Branch|Dec"
"imation Mode|Number of Bits|Binary Point|Use BRAM"
	  MaskStyleString	  "edit,edit,edit,edit,popup(Time|Frequency),e"
"dit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "n_stages=@1;radix=@2;cur_stage=@3;branch=@4"
";decimation=@5;n_bits_w=@6;bin_pt_w=@7;use_bram=@8;"
	  MaskInitialization	  "return\ntwiddle_gen_init(gcb, ...\n    n_st"
"ages,radix,cur_stage,branch, ...\n    decimation,n_bits_w,bin_pt_w,use_bram);"
"\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|2|3|1|Time|8|6|off"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "twiddle_gen_c"
	    Location		    [525, 268, 1023, 568]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [45, 108, 75, 122]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [125, 90, 175, 140]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "5"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr_sel"
	      Ports		      [1, 1]
	      Position		      [220, 101, 265, 129]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "-1"
	      base0		      "MSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mem_c"
	      Ports		      [1, 1]
	      Position		      [310, 88, 360, 142]
	      AttributesFormatString  "depth = %<depth>\\ndist_mem = %<distrib"
"uted_mem>"
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "4"
	      initVector	      "[16384;192;11731;54227]"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "w"
	      Position		      [415, 108, 445, 122]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "addr_sel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr_sel"
	      SrcPort		      1
	      DstBlock		      "mem_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mem_c"
	      SrcPort		      1
	      DstBlock		      "w"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "twiddle_gen_ri"
	  Ports			  [1, 1]
	  Position		  [315, 135, 385, 175]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "depth 4\ntwiddle dist"
	  UserDataPersistent	  on
	  UserData		  "DataTag210"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-R Twiddle Coefficient Generator (real"
"/imaginary storage)"
	  MaskDescription	  "A radix-R twiddle coefficient generator usi"
"ng separate storage elements for the real and imaginary components.  Generate"
"s twiddle factors for Decimation in Time (i.e. twiddles before butterflies) o"
"r Decimation in Frequency (i.e. twiddles after butterflies) Fast Fourier Tran"
"sforms of arbitrary-but-fixed radix.  Radix must be a power of 2.  Regardless"
" of the decimation mode, the FFT is assumed to have inputs in normal order an"
"d outputs in bit-reversed order."
	  MaskHelp		  "<pre>\nDescription::\n\nA radix-R twiddle c"
"oefficient generator using separate storage elements for the real and imagina"
"ry components.\n\nGenerates twiddle factors for Decimation in Time (i.e. twid"
"dles before butterflies)\nor Decimation in Frequency (i.e. twiddles after but"
"terflies) Fast Fourier Transforms\nof arbitrary-but-fixed radix.  Radix must "
"be a power of 2.\n\nRegardless of the decimation mode, the FFT is assumed to "
"have inputs normally\nordered and outputs in bit-reversed order.\n\nUsing sep"
"arate storage elements for the real and imaginary components can lead to usin"
"g more\nmemory elements, especiailly if using BRAM.  It is generally preferab"
"le to store the real and\nimaginary components in the same memory element (se"
"e the \"Radix-R Twiddle Coefficient\nGenerator (complex storage)\" block), bu"
"t if the combined width of the real and imaginary\ncomponents is greater than"
" 18 and BRAM is being used for the underlying storage, then the\nmultiplier(s"
") adjacent to the BRAM(s) will not be usable.  If that is a problem for your "
"design,\nconsider using this block; otherwise you should probably use the \"R"
"adix-R Twiddle Coefficient Generator (complex storage)\" block.\n\nMask Param"
"eters::\n\nTotal Stages (n_stages):  The number of total stages in the FFT.\n"
"\nRadix (radix): The radix of the FFT.  The FFT will have radix^n_stages poin"
"ts.\n\nCurrent Stage (cur_stage):  The number of the current stage for which "
"this block should\ngenerate twiddle coefficients.  Valid values are 3 through"
" n_stages, inclusive.  Note that\nstages are counted from 1 to n_stages for D"
"IT (i.e. cur_stage==1 for the first stage) and\nn_stages to 1 for DIF (i.e. c"
"ur_stage==1 for the last stage).\n\nBranch (branch): The butterfly branch ass"
"ociated with this twiddle generator.\nValid values are 1 through radix-1, inc"
"lusive.\n\nDecimation Mode (decimation): The decimation mode of the FFT.\n\nN"
"umber of Bits (n_bits_w): Specifies the width of the real/imaginary component"
"s.\nAssumed equal for both components.  This block outputs UFix_(2*n_bits_w)_"
"0.\n\nUse BRAM (use_bram): Check this checkbox to store twiddle coefficients "
"in BRAM.\nIf unchecked, the coefficients will be sored in distributed memory "
"(i.e. slices).\n</pre>"
	  MaskPromptString	  "Total Stages|Radix|Current Stage|Branch|Dec"
"imation Mode|Number of Bits|Binary Point|Use BRAM"
	  MaskStyleString	  "edit,edit,edit,edit,popup(Time|Frequency),e"
"dit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "n_stages=@1;radix=@2;cur_stage=@3;branch=@4"
";decimation=@5;n_bits_w=@6;bin_pt_w=@7;use_bram=@8;"
	  MaskInitialization	  "return\ntwiddle_gen_init(gcb, ...\n    n_st"
"ages,radix,cur_stage,branch, ...\n    decimation,n_bits_w,bin_pt_w,use_bram);"
"\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|2|3|1|Time|8|6|off"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "twiddle_gen_ri"
	    Location		    [835, 684, 1491, 984]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [45, 108, 75, 122]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [125, 90, 175, 140]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "5"
	      bin_pt		      "0"
	      arith_type	      "Signed  (2's comp)"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr_sel"
	      Ports		      [1, 1]
	      Position		      [220, 101, 265, 129]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "-1"
	      base0		      "MSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mem_im"
	      Ports		      [1, 1]
	      Position		      [325, 139, 375, 191]
	      AttributesFormatString  "depth = %<depth>\\ndist_mem = %<distrib"
"uted_mem>"
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "4"
	      initVector	      "[0;192;211;211]"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mem_re"
	      Ports		      [1, 1]
	      Position		      [325, 34, 375, 86]
	      AttributesFormatString  "depth = %<depth>\\ndist_mem = %<distrib"
"uted_mem>"
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "4"
	      initVector	      "[64;0;45;211]"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [435, 94, 475, 136]
	      UserDataPersistent      on
	      UserData		      "DataTag211"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "w"
	      Position		      [525, 108, 555, 122]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "addr_sel"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -55]
		DstBlock		"mem_re"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"mem_im"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "addr_sel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mem_re"
	      SrcPort		      1
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mem_im"
	      SrcPort		      1
	      Points		      [15, 0; 0, -40]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "w"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Utility"
      Ports		      []
      Position		      [615, 15, 665, 65]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Utility"
	Location		[206, 74, 1025, 364]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "armed_trigger"
	  Ports			  [2, 1]
	  Position		  [655, 51, 735, 89]
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Armed Trigger"
	  MaskDescription	  "Makes a boolean trigger signal armable."
	  MaskHelp		  "The trig_out port will go high for one cycl"
"e during the first high cycle of trig_in.  Thereafter, trig_out will only go "
"high for one cycle during the first high cycle of trig_in after each rising e"
"dge of arm."
	  MaskPromptString	  "hidden"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "off"
	  MaskEnableString	  "off"
	  MaskVisibilityString	  "off"
	  MaskToolTipString	  "on"
	  MaskVariables		  "hidden=&1;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0"
	  System {
	    Name		    "armed_trigger"
	    Location		    [456, 519, 1275, 809]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "arm"
	      Position		      [25, 58, 55, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig_in"
	      Position		      [30, 163, 60, 177]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [170, 28, 185, 42]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [310, 132, 355, 183]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "-1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "armed"
	      Ports		      [3, 1]
	      Position		      [225, 40, 270, 90]
	      AttributesFormatString  "init=%<init>"
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "1"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "edge_detect"
	      Ports		      [1, 1]
	      Position		      [100, 55, 145, 75]
	      AttributesFormatString  "rising edge\nactive high"
	      UserDataPersistent      on
	      UserData		      "DataTag212"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Edge Detector"
	      MaskDescription	      "Output is active for one-cycle after ea"
"ch edge of the specified type (i.e. rising, falling or both)."
	      MaskHelp		      "Output is active for one-cycle after ea"
"ch edge of the specified type (i.e. rising, falling, or both).  Latency is ze"
"ro."
	      MaskPromptString	      "Edge Type|Output Polarity|Input X Posit"
"ions|Input Y Positions|Output X Positions|Output Y Positions"
	      MaskStyleString	      "popup(Rising|Falling|Both),popup(Active"
" High|Active Low),edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,off,off,off,off"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,off,off,off,off"
	      MaskVisibilityString    "on,on,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "edge=@1;polarity=@2;xin=@3;yin=@4;xout="
"@5;yout=@6;"
	      MaskInitialization      "edge_detect_init(gcb,edge,polarity);"
	      MaskDisplay	      "plot(xin,0.5+yin{edge}*0.2)\nplot(xout,"
"0.5+yout{edge}*0.2*(3-2*polarity))\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Rising|Active High|floor([0.5:0.5:5])*0"
".08|{[-1,-1,1,1,1,1,1,1,1,1],[1,1,-1,-1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,1,1,-1,"
"-1,-1,-1]}|1-floor([5:-0.5:0.5])*0.08|{[-1,-1,1,1,-1,-1,-1,-1,-1,-1],[-1,-1,1"
",1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,-1,-1,1,1,-1,-1]}"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"edge_detect"
		Location		[433, 403, 1041, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [50, 53, 80, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [180, 72, 225, 88]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [180, 52, 225, 68]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "edge_op"
		  Ports			  [2, 1]
		  Position		  [275, 48, 320, 92]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [380, 63, 410, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "edge_op"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "trig_out"
	      Position		      [420, 153, 450, 167]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "trig_in"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "arm"
	      SrcPort		      1
	      DstBlock		      "edge_detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		DstBlock		"trig_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, -40; -190, 0]
		DstBlock		"armed"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "armed"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_detect"
	      SrcPort		      1
	      DstBlock		      "armed"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "armed"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bit_reverse"
	  Ports			  [1, 1]
	  Position		  [340, 145, 410, 185]
	  AttributesFormatString  "1 bits"
	  UserDataPersistent	  on
	  UserData		  "DataTag213"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Bit Reversal"
	  MaskDescription	  "Reverses the bit order of the input.  Input"
" must be unsigned with binary point at position 0.  Costs nothing in hardware"
"."
	  MaskHelp		  "<pre>\nDescription::\n\nReverses the bit or"
"der of the input.\n\nInput must be unsigned with binary point at position 0."
"\n\nCosts nothing in hardware.\n\nMask Parameters::\n\nNumber of Bits (n_bits"
"): Specifies the width of the input.\n</pre>"
	  MaskPromptString	  "Number of Bits"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "n_bits=@1;"
	  MaskInitialization	  "bit_reverse_init(gcb,n_bits);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1"
	  System {
	    Name		    "bit_reverse"
	    Location		    [225, 486, 880, 877]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [20, 53, 50, 67]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [565, 53, 595, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bypass"
	  Ports			  [2, 1]
	  Position		  [450, 42, 500, 93]
	  AttributesFormatString  "bypass"
	  UserDataPersistent	  on
	  UserData		  "DataTag214"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Bypass Block"
	  MaskDescription	  "The Bypass Block passes its a_in input to i"
"ts a_out output.  Input b is internally terminated."
	  MaskHelp		  "<pre>\nDescription::\n\nThe Bypass Block pa"
"sses its a_in input to its a_out output.\nInput b is internally terminated.\n"
"\nMask Parameters::\n\nN/A\n</pre>"
	  MaskInitialization	  "maskless_init(gcb);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "bypass"
	    Location		    [282, 135, 1062, 821]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [30, 43, 60, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [30, 93, 60, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [75, 95, 85, 105]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [120, 43, 150, 57]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [170, 144, 210, 186]
	  AttributesFormatString  "8_7 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag215"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Complex to Real-Imag"
	  MaskDescription	  "Outputs real and imaginary components of a "
"complex input."
	  MaskHelp		  "<pre>\nDescription::\n\nOutputs real and im"
"aginary components of a complex input.\nUseful for simplifying interconnects."
"\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Width "
"(n_bits): Specifies the width of the real/imaginary components.\nAssumed equa"
"l for both components.\n\nBinary Point (bin_pt): Specifies the binary point l"
"ocation in the real/imaginary components.\nAssumed equal for both components."
"\n</pre>"
	  MaskPromptString	  "Bit Width|Binary Point"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_bits=@1;bin_pt=@2;"
	  MaskInitialization	  "c_to_ri_init(gcb,n_bits,bin_pt);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|7"
	  MaskTabNameString	  ","
	  System {
	    Name		    "c_to_ri"
	    Location		    [567, 176, 837, 310]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [20, 63, 50, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_im"
	      Ports		      [1, 1]
	      Position		      [150, 79, 190, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_re"
	      Ports		      [1, 1]
	      Position		      [150, 29, 190, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_im"
	      Ports		      [1, 1]
	      Position		      [80, 81, 125, 109]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_re"
	      Ports		      [1, 1]
	      Position		      [80, 31, 125, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "re"
	      Position		      [215, 38, 245, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "im"
	      Position		      [215, 88, 245, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"slice_im"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"slice_re"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "force_im"
	      SrcPort		      1
	      DstBlock		      "im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "force_re"
	      SrcPort		      1
	      DstBlock		      "re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_im"
	      SrcPort		      1
	      DstBlock		      "force_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_re"
	      SrcPort		      1
	      DstBlock		      "force_re"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "coef_gen"
	  Ports			  [1, 1]
	  Position		  [175, 44, 265, 76]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "3 coefs in dist\n4_0 out/1"
	  UserDataPersistent	  on
	  UserData		  "DataTag216"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Coefficient Generator"
	  MaskDescription	  "A coefficient generator."
	  MaskHelp		  "<pre>\nDescription::\n\nA coefficient gener"
"ator.\n\nMask Parameters::\n\nCoefficiants (coefs): The coefficients to outpu"
"t.  These should be specified as doubles.\nThey will be rounded/saturated acc"
"ording to the specified number of bits (n_bits)\nand binary point (bin_pt).\n"
"\nNumber of Coefficient Bits (n_bits): The number of bits used for the fixed "
"point binary\nrepresentation of the coefficients.\n\nCoefficient Binary Point"
" (bin_pt): The binary point of the fixed point binary representation\nof the "
"coefficients.\n\nLog2 Cycles per Coefficient (log2_cpc): The log2 value of th"
"e number of cycles per coefficient.\nMust be a non-negative integer (i.e. cyc"
"les per coefficient must be a power of 2).  \n\nUse BRAM (use_bram): Check th"
"is checkbox to store coefficients in BRAM.\nIf unchecked, the coefficients wi"
"ll be sored in distributed memory (i.e. slices).\n</pre>"
	  MaskPromptString	  "Coefficients|Number of Bits|Binary Point|Lo"
"g2 Cycles per Coefficient|Use BRAM"
	  MaskStyleString	  "edit,edit,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "coefs=@1;n_bits=@2;bin_pt=@3;log2_cpc=@4;us"
"e_bram=@5;"
	  MaskInitialization	  "return\ncoef_gen_init(gcb, ...\n    coefs,n"
"_bits,bin_pt, ...\n    log2_cpc,use_bram);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "[1 2 3]|4|0|0|off"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "coef_gen"
	    Location		    [282, 135, 1062, 821]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [45, 108, 75, 122]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [125, 90, 175, 140]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "2"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr_sel"
	      Ports		      [1, 1]
	      Position		      [220, 101, 265, 129]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "-1"
	      base0		      "MSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mem"
	      Ports		      [1, 1]
	      Position		      [310, 88, 360, 142]
	      AttributesFormatString  "depth = %<depth>\\ndist_mem = %<distrib"
"uted_mem>"
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "3"
	      initVector	      "[1 2 3]"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "0"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coef_out"
	      Position		      [415, 108, 445, 122]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "mem"
	      SrcPort		      1
	      DstBlock		      "coef_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr_sel"
	      SrcPort		      1
	      DstBlock		      "mem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "addr_sel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "complex_convert"
	  Ports			  [1, 1]
	  Position		  [455, 155, 500, 175]
	  AttributesFormatString  "8_7 ==> 4_3\nround even, wrap\nlatency = 3"
	  UserDataPersistent	  on
	  UserData		  "DataTag217"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Complex Convert (cast)"
	  MaskDescription	  "Convert real and imaginary components of a "
"complex input to the specified bit width and precision."
	  MaskHelp		  "<pre>\nDescription::\n\nOutputs (complex) c"
"onverted version of the (complex) input.\n\nMask Parameters::\n\nBit Width In"
" (n_bits_in): Specifies the width of the real/imaginary input components.\nAs"
"sumed equal for both components.\n\nBinary Point In (bin_pt_in): Specifies th"
"e binary point location in the real/imag input components.\nAssumed equal for"
" both components.\n\nBit Width Out (n_bits_out): Specifies the width of the r"
"eal/imaginary output components.\nAssumed equal for both components.\n\nBinar"
"y Point Out (bin_pt_out): Specifies the binary point location in the real/ima"
"g output components.\nAssumed equal for both components.\n\nQuantization (qua"
"ntization): Specifies quantization handling.\n\nOverflow (overflow): Specifie"
"s overflow handling.\n\nLatency (latency): Specifies the latency of the under"
"lying convert blocks, which is the overall\nlatency of this block as well.\n<"
"/pre>"
	  MaskPromptString	  "Bit Width In|Binary Point In|Bit Width Out|"
"Binary Point Out|Quantization|Overflow|Latency"
	  MaskStyleString	  "edit,edit,edit,edit,popup(Truncate|Round  ("
"unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error)"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "n_bits_in=@1;bin_pt_in=@2;n_bits_out=@3;bin"
"_pt_out=@4;quantization=@5;overflow=@6;latency=@7;"
	  MaskInitialization	  "complex_convert_init(gcb, ...\n    n_bits_i"
"n,bin_pt_in, ...\n    n_bits_out,bin_pt_out, ...\n    quantization,overflow,l"
"atency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|7|4|3|Round  (unbiased: Even Values)|Wrap"
"|3"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "complex_convert"
	    Location		    [824, 498, 1376, 706]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [20, 63, 50, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [95, 49, 135, 91]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag218"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_im"
	      Ports		      [1, 1]
	      Position		      [190, 72, 235, 88]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_re"
	      Ports		      [1, 1]
	      Position		      [190, 52, 235, 68]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      inserted_by_tool	      "off"
	      pipeline		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [285, 49, 325, 91]
	      UserDataPersistent      on
	      UserData		      "DataTag219"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskInitialization      "ri_to_c_init(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [375, 63, 405, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "convert_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "convert_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "const_gen"
	  Ports			  [1, 1]
	  Position		  [295, 44, 385, 76]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "coef = 0\n8_7 out"
	  UserDataPersistent	  on
	  UserData		  "DataTag220"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Constant Generator"
	  MaskDescription	  "A constant \"generator\".  Used for pin com"
"patibility with coef_gen."
	  MaskHelp		  "<pre>\nDescription::\n\nA constant \"genera"
"tor\".  Used for pin compatibility with coef_gen.  The sync_in port is simply"
" terminated and the specified constant is presented on the coef_out output po"
"rt.\n\nMask Parameters::\n\nConstant (coef): The constant to output.  This sh"
"ould be specified as a double.\nIt will be rounded/saturated according to the"
" specified number of bits (n_bits)\nand binary point (bin_pt).\n\nNumber of B"
"its (n_bits): The number of bits used for the fixed point binary\nrepresentat"
"ion of the coefficient.\n\nBinary Point (bin_pt): The binary point of the fix"
"ed point binary representation\nof the coefficient.\n</pre>"
	  MaskPromptString	  "Constant|Number of Bits|Binary Point"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "coef=@1;n_bits=@2;bin_pt=@3;"
	  MaskInitialization	  "return\nconst_gen_init(gcb,coef,n_bits,bin_"
"pt);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|8|7"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "const_gen"
	    Location		    [525, 268, 1023, 568]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [45, 108, 75, 122]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [90, 110, 100, 120]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "constant"
	      Ports		      [0, 1]
	      Position		      [165, 101, 255, 129]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coef_out"
	      Position		      [310, 108, 340, 122]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "constant"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "coef_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "convert"
	  Ports			  [1, 1]
	  Position		  [565, 155, 610, 175]
	  AttributesFormatString  "N_27 ==> 8_7\nround even, saturate\nlatency"
" = 1"
	  UserDataPersistent	  on
	  UserData		  "DataTag221"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Convert (cast)"
	  MaskDescription	  "Convert input value to the specified bit wi"
"dth and precision."
	  MaskHelp		  "<pre>\nDescription::\n\nOutputs converted v"
"ersion of the input.\n\nMask Parameters::\n\nBinary Point In (bin_pt_in): Spe"
"cifies the binary point location in the input.\n\nBit Width Out (n_bits_out):"
" Specifies the width of the output.\n\nBinary Point Out (bin_pt_out): Specifi"
"es the binary point location in the output.\n\nQuantization (quantization): S"
"pecifies quantization handling.\n\nOverflow (overflow): Specifies overflow ha"
"ndling.\n\nLatency (latency): Specifies the latency of the underlying adder b"
"lock, which is the overall\nlatency of this block as well.\n</pre>"
	  MaskPromptString	  "Binary Point In|Bit Width Out|Binary Point "
"Out|Quantization|Overflow|Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)|Round  (unbiased: Zero)|Round  ("
"unbiased: Odd Values)|Round  (biased: Up)|Round  (biased: Down)),popup(Wrap|S"
"aturate|Error),edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "bin_pt_in=@1;n_bits_out=@2;bin_pt_out=@3;qu"
"antization=@4;overflow=@5;latency=@6;"
	  MaskInitialization	  "convert_init(gcb, ...\n    bin_pt_in, ...\n"
"    n_bits_out,bin_pt_out, ...\n    quantization,overflow,latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "27|8|7|Round  (unbiased: Even Values)|Satur"
"ate|1"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "convert"
	    Location		    [308, 148, 1374, 579]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [15, 33, 45, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [330, 20, 380, 95]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [170, 78, 185, 92]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [120, 31, 160, 49]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adder"
	      Ports		      [2, 1]
	      Position		      [585, 31, 630, 144]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "almost_half"
	      Ports		      [0, 1]
	      Position		      [300, 108, 380, 122]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1048575"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "28"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bit"
	      Ports		      [1, 1]
	      Position		      [120, 56, 160, 74]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "20"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force1"
	      Ports		      [1, 1]
	      Position		      [460, 51, 500, 69]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "28"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force2"
	      Ports		      [1, 1]
	      Position		      [460, 106, 500, 124]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "off"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "28"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tweak_op"
	      Ports		      [2, 1]
	      Position		      [225, 53, 270, 97]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [695, 83, 725, 97]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "adder"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "force2"
	      SrcPort		      1
	      DstBlock		      "adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "force1"
	      SrcPort		      1
	      DstBlock		      "adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "force1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"bit"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "almost_half"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "force2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bit"
	      SrcPort		      1
	      DstBlock		      "tweak_op"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "tweak_op"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "tweak_op"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "(ones_bit & 1) -> round-to-even\n(ones_"
"bit ^ 1) -> round-to-odd\n(sign_bit & 1)-> round-to-zero\n(sign_bit ^ 1) -> r"
"ound-to-inf\n(X ~| 1) -> round half down\n(X | 1) -> round half up"
	      Position		      [193, 171]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge_detect"
	  Ports			  [1, 1]
	  Position		  [670, 155, 715, 175]
	  AttributesFormatString  "rising edge\nactive high"
	  UserDataPersistent	  on
	  UserData		  "DataTag222"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Edge Detector"
	  MaskDescription	  "Output is active for one-cycle after each e"
"dge of the specified type (i.e. rising, falling or both)."
	  MaskHelp		  "Output is active for one-cycle after each e"
"dge of the specified type (i.e. rising, falling, or both).  Latency is zero."
	  MaskPromptString	  "Edge Type|Output Polarity|Input X Positions"
"|Input Y Positions|Output X Positions|Output Y Positions"
	  MaskStyleString	  "popup(Rising|Falling|Both),popup(Active Hig"
"h|Active Low),edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,off,off,off,off"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,off,off,off,off"
	  MaskVisibilityString	  "on,on,off,off,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "edge=@1;polarity=@2;xin=@3;yin=@4;xout=@5;y"
"out=@6;"
	  MaskInitialization	  "edge_detect_init(gcb,edge,polarity);"
	  MaskDisplay		  "plot(xin,0.5+yin{edge}*0.2)\nplot(xout,0.5+"
"yout{edge}*0.2*(3-2*polarity))\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "normalized"
	  MaskValueString	  "Rising|Active High|floor([0.5:0.5:5])*0.08|"
"{[-1,-1,1,1,1,1,1,1,1,1],[1,1,-1,-1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,1,1,-1,-1,-"
"1,-1]}|1-floor([5:-0.5:0.5])*0.08|{[-1,-1,1,1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,-"
"1,-1,-1,-1,-1,-1],[-1,-1,1,1,-1,-1,1,1,-1,-1]}"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "edge_detect"
	    Location		    [433, 403, 1041, 568]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [50, 53, 80, 67]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [180, 72, 225, 88]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [180, 52, 225, 68]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge_op"
	      Ports		      [2, 1]
	      Position		      [275, 48, 320, 92]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [380, 63, 410, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_op"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "edge_op"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_breakout_box"
	  Ports			  [3, 3]
	  Position		  [35, 36, 125, 84]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "8_7 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag223"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 Breakout Box"
	  MaskDescription	  "This \"zero-hardware\" block can be inserte"
"d into a radix-2 FFT pipeline to provide MATLAB-accessible test points for us"
"e with Simulink's \"Signal & Scope Manager\"."
	  MaskHelp		  "<pre>\nDescription::\n\nThis \"zero-hardwar"
"e\" block can be inserted into a radix-2 FFT pipeline to provide\nMATLAB-acce"
"ssible test points for use with Simulink's \"Signal & Scope Manager\".\n\nMas"
"k Parameters::\n\nBit Width (n_bits): Specifies the width of the real/imagina"
"ry components of the complex inputs.\nAssumed equal for both components and b"
"oth inputs.\n\nBinary Point (bin_pt): Specifies the binary point location in "
"the real/imaginary components\nof the complex inputs.  Assumed equal for both"
" components.\n</pre>"
	  MaskPromptString	  "Bit Width|Binary Point"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_bits=@1;bin_pt=@2;"
	  MaskInitialization	  "return\nbreakout_box_init(gcb,n_bits,bin_pt"
");\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|7"
	  MaskTabNameString	  ","
	  System {
	    Name		    "r2_breakout_box"
	    Location		    [433, 403, 1328, 912]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [35, 23, 65, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [35, 113, 65, 127]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 253, 60, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [425, 80, 435, 90]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [425, 55, 435, 65]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      Position		      [425, 170, 435, 180]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator6"
	      Position		      [425, 145, 435, 155]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator8"
	      Position		      [425, 225, 435, 235]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [200, 48, 240, 97]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag224"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [200, 138, 240, 187]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag225"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_a_im"
	      Ports		      [1, 1]
	      Position		      [280, 74, 335, 96]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_a_im"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_a_re"
	      Ports		      [1, 1]
	      Position		      [280, 49, 335, 71]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_a_re"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_b_im"
	      Ports		      [1, 1]
	      Position		      [280, 164, 335, 186]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_b_im"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_b_re"
	      Ports		      [1, 1]
	      Position		      [280, 139, 335, 161]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_b_re"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_sync"
	      Ports		      [1, 1]
	      Position		      [280, 219, 335, 241]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_sync"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [135, 23, 165, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [135, 113, 165, 127]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [135, 253, 165, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"a_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"c_to_ri"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"b_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"c_to_ri1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"sync_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"gwo_sync"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "gwo_a_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "gwo_a_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      DstBlock		      "gwo_b_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      DstBlock		      "gwo_b_im"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_a_im"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_a_im"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_a_re"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_a_re"
	      SrcPort		      1
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_b_im"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_b_im"
	      SrcPort		      1
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_b_re"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_b_re"
	      SrcPort		      1
	      DstBlock		      "Terminator6"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_sync"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_sync"
	      SrcPort		      1
	      DstBlock		      "Terminator8"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r4_breakout_box"
	  Ports			  [5, 5]
	  Position		  [35, 126, 125, 204]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "8_7 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag226"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 Breakout Box"
	  MaskDescription	  "This \"zero-hardware\" block can be inserte"
"d into a radix-2 FFT pipeline to provide MATLAB-accessible test points for us"
"e with Simulink's \"Signal & Scope Manager\"."
	  MaskHelp		  "<pre>\nDescription::\n\nThis \"zero-hardwar"
"e\" block can be inserted into a radix-2 FFT pipeline to provide\nMATLAB-acce"
"ssible test points for use with Simulink's \"Signal & Scope Manager\".\n\nMas"
"k Parameters::\n\nBit Width (n_bits): Specifies the width of the real/imagina"
"ry components of the complex inputs.\nAssumed equal for both components and b"
"oth inputs.\n\nBinary Point (bin_pt): Specifies the binary point location in "
"the real/imaginary components\nof the complex inputs.  Assumed equal for both"
" components.\n</pre>"
	  MaskPromptString	  "Bit Width|Binary Point"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_bits=@1;bin_pt=@2;"
	  MaskInitialization	  "return\nbreakout_box_init(gcb,n_bits,bin_pt"
");\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|7"
	  MaskTabNameString	  ","
	  System {
	    Name		    "r4_breakout_box"
	    Location		    [433, 403, 1328, 912]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [35, 23, 65, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [35, 113, 65, 127]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c_in"
	      Position		      [35, 203, 65, 217]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d_in"
	      Position		      [35, 293, 65, 307]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 438, 60, 452]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [430, 80, 440, 90]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [430, 260, 440, 270]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [430, 55, 440, 65]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      Position		      [430, 235, 440, 245]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      Position		      [430, 170, 440, 180]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator5"
	      Position		      [430, 350, 440, 360]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator6"
	      Position		      [430, 145, 440, 155]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator7"
	      Position		      [430, 325, 440, 335]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator8"
	      Position		      [430, 410, 440, 420]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [200, 48, 240, 97]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag227"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [200, 138, 240, 187]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag228"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri2"
	      Ports		      [1, 2]
	      Position		      [200, 228, 240, 277]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag229"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri2"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri3"
	      Ports		      [1, 2]
	      Position		      [200, 318, 240, 367]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag230"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|7"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri3"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "7"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "8"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_a_im"
	      Ports		      [1, 1]
	      Position		      [280, 74, 335, 96]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_a_im"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_a_re"
	      Ports		      [1, 1]
	      Position		      [280, 49, 335, 71]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_a_re"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_b_im"
	      Ports		      [1, 1]
	      Position		      [280, 164, 335, 186]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_b_im"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_b_im1"
	      Ports		      [1, 1]
	      Position		      [280, 254, 335, 276]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_c_im"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_b_im2"
	      Ports		      [1, 1]
	      Position		      [280, 344, 335, 366]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_d_im"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_b_re"
	      Ports		      [1, 1]
	      Position		      [280, 139, 335, 161]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_b_re"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_b_re1"
	      Ports		      [1, 1]
	      Position		      [280, 229, 335, 251]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_c_re"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_b_re2"
	      Ports		      [1, 1]
	      Position		      [280, 319, 335, 341]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_d_re"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "gwo_sync"
	      Ports		      [1, 1]
	      Position		      [280, 404, 335, 426]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"tp_sync"
		TestPoint		on
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [135, 23, 165, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [135, 113, 165, 127]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_out"
	      Position		      [135, 203, 165, 217]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d_out"
	      Position		      [135, 293, 165, 307]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [135, 438, 165, 452]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      Name		      "tp_sync"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_sync"
	      SrcPort		      1
	      DstBlock		      "Terminator8"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_b_re"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_b_re"
	      SrcPort		      1
	      DstBlock		      "Terminator6"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_b_im"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_b_im"
	      SrcPort		      1
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_a_re"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_a_re"
	      SrcPort		      1
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_a_im"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_a_im"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      DstBlock		      "gwo_b_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      DstBlock		      "gwo_b_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "gwo_a_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "gwo_a_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"gwo_sync"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sync_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"c_to_ri1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"b_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"c_to_ri"
		DstPort			1
	      }
	      Branch {
		DstBlock		"a_out"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "tp_c_re"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_b_re1"
	      SrcPort		      1
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_c_im"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_b_im1"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri2"
	      SrcPort		      2
	      DstBlock		      "gwo_b_im1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri2"
	      SrcPort		      1
	      DstBlock		      "gwo_b_re1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_in"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"c_to_ri2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"c_out"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "tp_d_re"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_b_re2"
	      SrcPort		      1
	      DstBlock		      "Terminator7"
	      DstPort		      1
	    }
	    Line {
	      Name		      "tp_d_im"
	      Labels		      [0, 0]
	      SrcBlock		      "gwo_b_im2"
	      SrcPort		      1
	      DstBlock		      "Terminator5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri3"
	      SrcPort		      2
	      DstBlock		      "gwo_b_im2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri3"
	      SrcPort		      1
	      DstBlock		      "gwo_b_re2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d_in"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"c_to_ri3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"d_out"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [255, 144, 295, 186]
	  UserDataPersistent	  on
	  UserData		  "DataTag231"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Real-Imag to Complex"
	  MaskDescription	  "Concatenates real and imaginary inputs into"
" a complex output."
	  MaskHelp		  "<pre>\nDescription::\n\nConcatenates a real"
" and imaginary input into a complex output.\nUseful for simplifying interconn"
"ects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n(N/A)"
"\n</pre>"
	  MaskInitialization	  "ri_to_c_init(gcb);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "ri_to_c"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_im"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_re"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "force_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "force_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "force_im"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "force_re"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "triggered_counter"
	  Ports			  [1, 2]
	  Position		  [560, 44, 610, 91]
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Run Length"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "len=@1;"
	  MaskDisplay		  "port_label('input', 1, 'trig');\nport_label"
"('output', 1, 'count');\nport_label('output', 2, 'valid');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8"
	  System {
	    Name		    "triggered_counter"
	    Location		    [374, 520, 1193, 810]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [25, 53, 55, 67]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [250, 47, 300, 103]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "nextpow2(len)+1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "2^(nextpow2(len)+1)-len"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "all_but_msb"
	      Ports		      [1, 1]
	      Position		      [355, 27, 395, 43]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "edge_detect"
	      Ports		      [1, 1]
	      Position		      [120, 50, 165, 70]
	      AttributesFormatString  "rising edge\nactive high"
	      UserDataPersistent      on
	      UserData		      "DataTag232"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Edge Detector"
	      MaskDescription	      "Output is active for one-cycle after ea"
"ch edge of the specified type (i.e. rising, falling or both)."
	      MaskHelp		      "Output is active for one-cycle after ea"
"ch edge of the specified type (i.e. rising, falling, or both).  Latency is ze"
"ro."
	      MaskPromptString	      "Edge Type|Output Polarity|Input X Posit"
"ions|Input Y Positions|Output X Positions|Output Y Positions"
	      MaskStyleString	      "popup(Rising|Falling|Both),popup(Active"
" High|Active Low),edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,off,off,off,off"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,off,off,off,off"
	      MaskVisibilityString    "on,on,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "edge=@1;polarity=@2;xin=@3;yin=@4;xout="
"@5;yout=@6;"
	      MaskInitialization      "edge_detect_init(gcb,edge,polarity);"
	      MaskDisplay	      "plot(xin,0.5+yin{edge}*0.2)\nplot(xout,"
"0.5+yout{edge}*0.2*(3-2*polarity))\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Rising|Active High|floor([0.5:0.5:5])*0"
".08|{[-1,-1,1,1,1,1,1,1,1,1],[1,1,-1,-1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,1,1,-1,"
"-1,-1,-1]}|1-floor([5:-0.5:0.5])*0.08|{[-1,-1,1,1,-1,-1,-1,-1,-1,-1],[-1,-1,1"
",1,-1,-1,-1,-1,-1,-1],[-1,-1,1,1,-1,-1,1,1,-1,-1]}"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"edge_detect"
		Location		[433, 403, 1041, 568]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [50, 53, 80, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [180, 72, 225, 88]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [180, 52, 225, 68]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "edge_op"
		  Ports			  [2, 1]
		  Position		  [275, 48, 320, 92]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [380, 63, 410, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "edge_op"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "msb"
	      Ports		      [1, 1]
	      Position		      [355, 67, 395, 83]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "count"
	      Position		      [465, 28, 495, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [465, 68, 495, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "all_but_msb"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "count"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "edge_detect"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, -40]
		DstBlock		"all_but_msb"
		DstPort			1
	      }
	      Branch {
		DstBlock		"msb"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "msb"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55; -200, 0; 0, -40]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "edge_detect"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Annotation {
      Name		      "\n Center for Astronomy Signal Processing and E"
"lectronics Research\n http://casper.berkeley.edu/\n Copyright (C) 2006-2007 U"
"niversity of California, Berkeley\n\n This program is free software; you can "
"redistribute it and/or modify\n it under the terms of the GNU General Public "
"License as published by\n the Free Software Foundation; either version 2 of t"
"he License, or\n (at your option) any later version.\n\n This program is dist"
"ributed in the hope that it will be useful,\n but WITHOUT ANY WARRANTY; witho"
"ut even the implied warranty of\n MERCHANTABILITY or FITNESS FOR A PARTICULAR"
" PURPOSE.\n See the GNU General Public License for more details.\n\n You shou"
"ld have received a copy of the GNU General Public License along \n with this "
"program; if not, write to the Free Software Foundation, Inc.,\n 51 Franklin S"
"treet, Fifth Floor, Boston, MA 02110-1301 USA.\n"
      Position		      [26, 250]
      HorizontalAlignment     "left"
      DropShadow	      on
      FontName		      "Courier New"
      FontSize		      11
    }
  }
}
MatData {
  NumRecords		  233
  DataRecord {
    Tag			    DataTag232
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    &5D9V5?9&5T96-T7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag231
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag230
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag229
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag228
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag227
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag226
    Data		    "  %)30     .    ^     8    (     0         %    "
"\"     $    #     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   &)R96%K;W5T7V)O>%]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            !Q "
  }
  DataRecord {
    Tag			    DataTag225
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag224
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag223
    Data		    "  %)30     .    ^     8    (     0         %    "
"\"     $    #     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   &)R96%K;W5T7V)O>%]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            !Q "
  }
  DataRecord {
    Tag			    DataTag222
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    &5D9V5?9&5T96-T7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag221
    Data		    "  %)30     .    \\ $   8    (     0         %    "
"\"     $    '     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-O;G9E<G1?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #M #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"        A #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @             0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag220
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &-O;G-T7V=E;E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"               #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
  }
  DataRecord {
    Tag			    DataTag219
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag218
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag217
    Data		    "  %)30     .    . (   8    (     0         %    "
"\"     $    (     0         .    2     8    (    !          %    \"     $    "
"4     0         0    %    &-O;7!L97A?8V]N=F5R=%]I;FET      X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            !Q "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        00 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \"$ .    .     8    (    !@         %    \"     $    !     0 "
"        )    \"             A #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @           #P/PX    X    !@    @    &          4   "
" (     0    $    !          D    (            \"$ "
  }
  DataRecord {
    Tag			    DataTag216
    Data		    "  %)30     .    P $   8    (     0         %    "
"\"     $    &     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &-O969?9V5N7VEN:70    .    2     8    (    !@      "
"   %    \"     $    #     0         )    &            / _         $         ("
"0 X    X    !@    @    &          4    (     0    $    !          D    (     "
"       $$ .    .     8    (    !@         %    \"     $    !     0         ) "
"   \"               #@   #@    &    \"     8         !0    @    !     0    $ "
"        \"0    @               X    X    !@    @    &          4    (     0  "
"  $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag215
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag214
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UA<VML97-S7VEN:70    "
  }
  DataRecord {
    Tag			    DataTag213
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" 0     0         0    $    &)I=%]R979E<G-E7VEN:70.    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag212
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    &5D9V5?9&5T96-T7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag211
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag210
    Data		    "  %)30     .    < (   8    (     0         %    "
"\"     $    )     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    '1W:61D;&5?9V5N7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @             0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            \"$"
" .    .     8    (    !@         %    \"     $    !     0         )    \"    "
"        / _#@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @           #P/PX    X    !@    @    &          4    (     0    $    !"
"          D    (            ($ .    .     8    (    !@         %    \"     $ "
"   !     0         )    \"            !A #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag209
    Data		    "  %)30     .    < (   8    (     0         %    "
"\"     $    )     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    '1W:61D;&5?9V5N7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @             0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            \"$"
" .    .     8    (    !@         %    \"     $    !     0         )    \"    "
"        / _#@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @           #P/PX    X    !@    @    &          4    (     0    $    !"
"          D    (            ($ .    .     8    (    !@         %    \"     $ "
"   !     0         )    \"            !A #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag208
    Data		    "  %)30     .    < (   8    (     0         %    "
"\"     $    )     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    '1W:61D;&5?9V5N7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            00 X    X  "
"  !@    @    &          4    (     0    $    !          D    (             $ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"        A #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @           #P/PX    X    !@    @    &          4    (     0    $    !  "
"        D    (            ($ .    .     8    (    !@         %    \"     $   "
" !     0         )    \"            !A #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag207
    Data		    "  %)30     .    < (   8    (     0         %    "
"\"     $    )     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    '1W:61D;&5?9V5N7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            00 X    X  "
"  !@    @    &          4    (     0    $    !          D    (             $ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"        ! #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @           #P/PX    X    !@    @    &          4    (     0    $    !  "
"        D    (            ($ .    .     8    (    !@         %    \"     $   "
" !     0         )    \"            !A #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag206
    Data		    "  %)30     .    < (   8    (     0         %    "
"\"     $    )     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    '1W:61D;&5?9V5N7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            00 X    X  "
"  !@    @    &          4    (     0    $    !          D    (             $ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       / _#@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @           #P/PX    X    !@    @    &          4    (     0    $    !  "
"        D    (            ($ .    .     8    (    !@         %    \"     $   "
" !     0         )    \"            !A #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag205
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag204
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            80 "
  }
  DataRecord {
    Tag			    DataTag203
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag202
    Data		    "  %)30     .    \\ (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"*     0         0    \"@   &-M<'DS7VEN:70        .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            \"! #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            <0 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"($ .    .     8    (    !@         %    \"     $    !     0         )    \"  "
"          !A #@   #@    &    \"     8         !0    @    !     0    $        "
" \"0    @            @0 X    X    !@    @    &          4    (     0    $    "
"!          D    (            '$ .    .     8    (    !@         %    \"     $"
"    !     0         )    \"             A #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @           #P/PX    X    !@    @    &  "
"        4    (     0    $    !          D    (            \"$ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag201
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag200
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            80 "
  }
  DataRecord {
    Tag			    DataTag199
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag198
    Data		    "  %)30     .    \\ (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"*     0         0    \"@   &-M<'DS7VEN:70        .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            \"! #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            <0 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"($ .    .     8    (    !@         %    \"     $    !     0         )    \"  "
"          !A #@   #@    &    \"     8         !0    @    !     0    $        "
" \"0    @            @0 X    X    !@    @    &          4    (     0    $    "
"!          D    (            '$ .    .     8    (    !@         %    \"     $"
"    !     0         )    \"             A #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @           #P/PX    X    !@    @    &  "
"        4    (     0    $    !          D    (            \"$ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag197
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag196
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            80 "
  }
  DataRecord {
    Tag			    DataTag195
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag194
    Data		    "  %)30     .    \\ (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"*     0         0    \"@   &-M<'DS7VEN:70        .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            \"! #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            <0 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"($ .    .     8    (    !@         %    \"     $    !     0         )    \"  "
"          !A #@   #@    &    \"     8         !0    @    !     0    $        "
" \"0    @            @0 X    X    !@    @    &          4    (     0    $    "
"!          D    (            '$ .    .     8    (    !@         %    \"     $"
"    !     0         )    \"             A #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @           #P/PX    X    !@    @    &  "
"        4    (     0    $    !          D    (            \"$ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag193
    Data		    "  %)30     .    \\ (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   '1W:61D;&5?;E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            00 X    X  "
"  !@    @    &          4    (     0    $    !          D    (             $ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       / _#@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @            @0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (            '$ .    .     8    (    !@         %    \"     $   "
" !     0         )    \"            \"! #@   #@    &    \"     8         !0  "
"  @    !     0    $         \"0    @               X    X    !@    @    &    "
"      4    (     0    $    !          D    (            \"$ .    .     8    ("
"    !@         %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag192
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   '1W:61D;&5?,5]I;FET   "
  }
  DataRecord {
    Tag			    DataTag191
    Data		    "  %)30     .    < (   8    (     0         %    "
"\"     $    )     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    '1W:61D;&5?9V5N7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @             0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            \"$"
" .    .     8    (    !@         %    \"     $    !     0         )    \"    "
"        / _#@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @           #P/PX    X    !@    @    &          4    (     0    $    !"
"          D    (            ($ .    .     8    (    !@         %    \"     $ "
"   !     0         )    \"            !A #@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag190
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag189
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            80 "
  }
  DataRecord {
    Tag			    DataTag188
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag187
    Data		    "  %)30     .    \\ (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"*     0         0    \"@   &-M<'DS7VEN:70        .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            \"! #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            <0 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"($ .    .     8    (    !@         %    \"     $    !     0         )    \"  "
"          !A #@   #@    &    \"     8         !0    @    !     0    $        "
" \"0    @            @0 X    X    !@    @    &          4    (     0    $    "
"!          D    (            '$ .    .     8    (    !@         %    \"     $"
"    !     0         )    \"             A #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @           #P/PX    X    !@    @    &  "
"        4    (     0    $    !          D    (            \"$ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag186
    Data		    "  %)30     .    \\ (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   '1W:61D;&5?;E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @             0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            \"$"
" .    .     8    (    !@         %    \"     $    !     0         )    \"    "
"        / _#@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @            @0 X    X    !@    @    &          4    (     0    $    !"
"          D    (            '$ .    .     8    (    !@         %    \"     $ "
"   !     0         )    \"            \"! #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @               X    X    !@    @    &  "
"        4    (     0    $    !          D    (            \"$ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag185
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7W1W:61D;&5?,E]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            &$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            / _"
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        @0 "
  }
  DataRecord {
    Tag			    DataTag184
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag183
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag182
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7W1W:61D;&5?,E]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            &$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            / _"
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        @0 "
  }
  DataRecord {
    Tag			    DataTag181
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   '1W:61D;&5?,5]I;FET   "
  }
  DataRecord {
    Tag			    DataTag180
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag179
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag178
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag177
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag176
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &-O;7!L97A?9&5L87E?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            0$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag175
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag174
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag173
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag172
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag171
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &-O;7!L97A?9&5L87E?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            0$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag170
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            &$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag169
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag168
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag167
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag166
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag165
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &-O;7!L97A?9&5L87E?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            0$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag164
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag163
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag162
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag161
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag160
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &-O;7!L97A?9&5L87E?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            0$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag159
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            &$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag158
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" .     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag157
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" .     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag156
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            %$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"            "
  }
  DataRecord {
    Tag			    DataTag155
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" .     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag154
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" .     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag153
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            %$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"            "
  }
  DataRecord {
    Tag			    DataTag152
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"8     0         0    &    '%U861P;&5X7V-O;6UU=&%T;W)?:6YI= X    X    !@    @ "
"   &          4    (     0    $    !          D    (            \"$ .    .   "
"  8    (    !@         %    \"     $    !     0         )    \"            \""
"! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
"         #P/P"
  }
  DataRecord {
    Tag			    DataTag151
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag150
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag149
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag148
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag147
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" 0     0         0    $    &)I=%]R979E<G-E7VEN:70.    .     8    (    !@     "
"    %    \"     $    !     0         )    \"             A "
  }
  DataRecord {
    Tag			    DataTag146
    Data		    "  %)30     .    ^     8    (     0         %    "
"\"     $    #     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &)I<&QE>%]B:71R979?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            \"$ .    .   "
"  8    (    !@         %    \"     $    !     0         )    \"            !!"
" "
  }
  DataRecord {
    Tag			    DataTag145
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag144
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag143
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag142
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag141
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" 0     0         0    $    &)I=%]R979E<G-E7VEN:70.    .     8    (    !@     "
"    %    \"     $    !     0         )    \"             A "
  }
  DataRecord {
    Tag			    DataTag140
    Data		    "  %)30     .    ^     8    (     0         %    "
"\"     $    #     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &)I<&QE>%]B:71R979?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            \"$ .    .   "
"  8    (    !@         %    \"     $    !     0         )    \"            !!"
" "
  }
  DataRecord {
    Tag			    DataTag139
    Data		    "  %)30     .    ^     8    (     0         %    "
"\"     $    #     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &)I<&QE>%]B:71R979?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            \"$ .    .   "
"  8    (    !@         %    \"     $    !     0         )    \"            !!"
" "
  }
  DataRecord {
    Tag			    DataTag138
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag137
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag136
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag135
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag134
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &-O;7!L97A?9&5L87E?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            0$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag133
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag132
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag131
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            $! "
  }
  DataRecord {
    Tag			    DataTag130
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag129
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &-O;7!L97A?9&5L87E?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            0$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag128
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            &$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag127
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag126
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag125
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag124
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag123
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" 0     0         0    $    &)I=%]R979E<G-E7VEN:70.    .     8    (    !@     "
"    %    \"     $    !     0         )    \"             A "
  }
  DataRecord {
    Tag			    DataTag122
    Data		    "  %)30     .    ^     8    (     0         %    "
"\"     $    #     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &)I<&QE>%]B:71R979?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            \"$ .    .   "
"  8    (    !@         %    \"     $    !     0         )    \"            !!"
" "
  }
  DataRecord {
    Tag			    DataTag121
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag120
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag119
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag118
    Data		    "  %)30     .    \\ (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"*     0         0    \"@   &-M<'DT7VEN:70        .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            \"! #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            <0 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"(D .    .     8    (    !@         %    \"     $    !     0         )    \"  "
"          !Q #@   #@    &    \"     8         !0    @    !     0    $        "
" \"0    @            @0 X    X    !@    @    &          4    (     0    $    "
"!          D    (            '$ .    .     8    (    !@         %    \"     $"
"    !     0         )    \"             A #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @           #P/PX    X    !@    @    &  "
"        4    (     0    $    !          D    (            \"$ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag117
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag116
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag115
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag114
    Data		    "  %)30     .    \\ (   8    (     0         %    "
"\"     $    +     0         .    0     8    (    !          %    \"     $    "
"*     0         0    \"@   &-M<'DS7VEN:70        .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            \"! #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            <0 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"(D .    .     8    (    !@         %    \"     $    !     0         )    \"  "
"          !Q #@   #@    &    \"     8         !0    @    !     0    $        "
" \"0    @            @0 X    X    !@    @    &          4    (     0    $    "
"!          D    (            '$ .    .     8    (    !@         %    \"     $"
"    !     0         )    \"             A #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @           #P/PX    X    !@    @    &  "
"        4    (     0    $    !          D    (            \"$ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag113
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" .     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag112
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag111
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    X  "
"  !@    @    &          4    (     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag110
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    X  "
"  !@    @    &          4    (     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag109
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            L0 "
  }
  DataRecord {
    Tag			    DataTag108
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag107
    Data		    "  %)30     .    L (   8    (     0         %    "
"\"     $    *     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &9I<E]C;W)E7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       #! #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @            L0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (               .    .     8    (    !@         %    \"     $   "
" !     0         )    \"             A #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @           #P/PX    X    !@    @    &     "
"     4    (     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag106
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &-O;G-T7V=E;E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            . _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
  }
  DataRecord {
    Tag			    DataTag105
    Data		    "  %)30     .    < $   8    (     0         %    "
"\"     $    %     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            . _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"          "
  }
  DataRecord {
    Tag			    DataTag104
    Data		    "  %)30     .    L ,   8    (     0         %    "
"\"     $    .     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #@/PX    X  "
"  !@    @    &          4    (     0    $    !          D    (            ($ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       !Q #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @            @0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (            '$ .    .     8    (    !@         %    \"     $   "
" !     0         )    \"            #! #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @            L0 X    X    !@    @    &     "
"     4    (     0    $    !          D    (               .    .     8    (  "
"  !@         %    \"     $    !     0         )    \"               #@   #@  "
"  &    \"     8         !0    @    !     0    $         \"0    @            ("
"0 X    X    !@    @    &          4    (     0    $    !          D    (     "
"       \\#\\.    .     8    (    !@         %    \"     $    !     0         "
")    \"               "
  }
  DataRecord {
    Tag			    DataTag103
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag102
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag101
    Data		    "  %)30     .    L ,   8    (     0         %    "
"\"     $    .     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #@/PX    X  "
"  !@    @    &          4    (     0    $    !          D    (            ($ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       !Q #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @            @0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (            '$ .    .     8    (    !@         %    \"     $   "
" !     0         )    \"            #! #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @            L0 X    X    !@    @    &     "
"     4    (     0    $    !          D    (               .    .     8    (  "
"  !@         %    \"     $    !     0         )    \"               #@   #@  "
"  &    \"     8         !0    @    !     0    $         \"0    @            ("
"0 X    X    !@    @    &          4    (     0    $    !          D    (     "
"       \\#\\.    .     8    (    !@         %    \"     $    !     0         "
")    \"               "
  }
  DataRecord {
    Tag			    DataTag100
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" .     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag99
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag98
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    X  "
"  !@    @    &          4    (     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag97
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &UU;'1?861D7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #P/PX    X  "
"  !@    @    &          4    (     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag96
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            #! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            L0 "
  }
  DataRecord {
    Tag			    DataTag95
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag94
    Data		    "  %)30     .    L (   8    (     0         %    "
"\"     $    *     0         .    0     8    (    !          %    \"     $    "
"-     0         0    #0   &9I<E]C;W)E7VEN:70    .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       #! #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @            L0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (               .    .     8    (    !@         %    \"     $   "
" !     0         )    \"             A #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @           #P/PX    X    !@    @    &     "
"     4    (     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag93
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &-O;G-T7V=E;E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            . _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
  }
  DataRecord {
    Tag			    DataTag92
    Data		    "  %)30     .    < $   8    (     0         %    "
"\"     $    %     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            . _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"          "
  }
  DataRecord {
    Tag			    DataTag91
    Data		    "  %)30     .    L (   8    (     0         %    "
"\"     $    *     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &9I<E]T87!?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @           #@/PX    X  "
"  !@    @    &          4    (     0    $    !          D    (            ($ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       !Q #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @               X    X    !@    @    &          4    (     0    $    !  "
"        D    (               .    .     8    (    !@         %    \"     $   "
" !     0         )    \"             A #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @           #P/PX    X    !@    @    &     "
"     4    (     0    $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag90
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   '1W:61D;&5?,5]I;FET   "
  }
  DataRecord {
    Tag			    DataTag89
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag88
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag87
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag86
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag85
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            (D .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        (0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag84
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag83
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag82
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag81
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag80
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            (D .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        (0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag79
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag78
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag77
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag76
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag75
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(T7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        (0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            &! "
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            &! "
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            &! "
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            &! "
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            %! "
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            %! "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            '$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            %! "
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            %! "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            '$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"8     0         0    &    '%U861P;&5X7V-O;6UU=&%T;W)?:6YI= X    X    !@    @ "
"   &          4    (     0    $    !          D    (            $$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    ^ (   8    (     0         %    "
"\"     $    +     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(T7V1I=%]S=&%G95]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            $$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            / _"
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        @0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            '$ .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"               #@   #@    &    \"     8         !0    @    !   "
"  0    $         \"0    @           #P/PX    X    !@    @    &          4    "
"(     0    $    !          D    (               .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            (0 X    X "
"   !@    @    &          4    (     0    $    !          D    (            \\"
"#\\"
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    , ,   8    (     0         %    "
"\"     $    ,     0         .    0     8    (    !          %    \"     $    "
"/     0         0    #P   '(T7V1I=%]F9G1?:6YI=  .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"               #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"          #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @               X    X    !@    @    &          4    (     0    $    !  "
"        D    (            ($ .    .     8    (    !@         %    \"     $   "
" !     0         )    \"             A #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @           #P/PX    X    !@    @    &     "
"     4    (     0    $    !          D    (            \\#\\.    .     8    ("
"    !@         %    \"     $    !     0         )    \"            / _#@   #@"
"    &    \"     0         !0    @    !    \"     $         $     @   !D=6UB9&"
"]W;@"
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   '1W:61D;&5?,5]I;FET   "
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        (0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            &! "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            &! "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    ^ (   8    (     0         %    "
"\"     $    +     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V1I=%]S=&%G95]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            / _"
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        @0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            '$ .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"               #@   #@    &    \"     8         !0    @    !   "
"  0    $         \"0    @           #P/PX    X    !@    @    &          4    "
"(     0    $    !          D    (               .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            (0 X    X "
"   !@    @    &          4    (     0    $    !          D    (            \\"
"#\\"
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    , ,   8    (     0         %    "
"\"     $    ,     0         .    0     8    (    !          %    \"     $    "
"/     0         0    #P   '(R7V1I=%]F9G1?:6YI=  .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"               #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"          #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @               X    X    !@    @    &          4    (     0    $    !  "
"        D    (            ($ .    .     8    (    !@         %    \"     $   "
" !     0         )    \"             A #@   #@    &    \"     8         !0   "
" @    !     0    $         \"0    @           #P/PX    X    !@    @    &     "
"     4    (     0    $    !          D    (            \\#\\.    .     8    ("
"    !@         %    \"     $    !     0         )    \"            / _#@   #@"
"    &    \"     0         !0    @    !    \"     $         $     @   !D=6UB9&"
"]W;@"
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" .     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" /     0         0    #P   &1E;&%Y7V)R86U?:6YI=  .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &-O;7!L97A?9&5L87E?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ,$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"        #P/P"
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            (D .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            (D .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(T7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"       #P/PX    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\"
  }
}
