# DeepLearningEE
Collection of Papers and Trials on Deep Learning to aid EE design

## Birds View
[Jeff Dean: The Deep Learning Revolution and Its Implications for Computer Architecture and Chip Design](https://arxiv.org/ftp/arxiv/papers/1911/1911.05289.pdf)

[ZDNet Article](https://www.zdnet.com/article/google-experiments-with-ai-to-design-its-in-house-computer-chips/)

## Data
[ISPD](http://www.ispd.cc/contests/19/)

## Metrics
[Metrics 2.0](https://woset-workshop.github.io/PDFs/a21.pdf)

## Tools
[OpenRoad](https://github.com/The-OpenROAD-Project)
[OpenRoad Paper](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=OpenROAD%3A+Toward+a+Self-Driving%2C+Open-SourceDigital+Layout+Implementation+Tool+Chain&btnG=)

[Park Platform for Reinforcement Learning in Systems](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Park+platform+reinforcement+learning+Mao&btnG=)

[Quantum Circuit Optimization](https://github.com/google-research/google-research/tree/master/rl4circopt)

## Algorithms
### Heuristic Algorithms
[Reinforcement Learning + Heuristics](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Reinforcement+Learning+Driven+Heuristic+Optimization&btnG=)

### Graph Algorithms
[Generalized Clustering by Learning to Optimize Expected Normalized Cuts](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Generalized+Clustering+by+Learning+to+Optimize+Expected+Normalized+Cuts&btnG=)

[GAP Partitioning Framework](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=gap+generalizable+partitioning+framework&btnG=)
[Deep Learning Framework for Graph Partitioning(GAP)](https://rlgm.github.io/papers/41.pdf)

### Clustering
[Generalized Clustering to Optimize Cuts](https://openreview.net/forum?id=BklLVAEKvH) :::: [Code](https://github.com/google-research/google-research/tree/master/clustering_normalized_cuts)

## Simulator Speed Up
[Billion Times](https://www.sciencemag.org/news/2020/02/models-galaxies-atoms-simple-ai-shortcuts-speed-simulations-billions-times)[Paper](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Up+to+two+billion+times+acceleration+of+scientific+simulationswith+deep+neural+architecture+search&btnG=)

[Circuit Simulation Parallelization](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=NN-PARS%3A+A+Parallelized+Neural+Network+BasedCircuit+Simulation+Framework&btnG=)

## Analog Design
[AutoCkt: Deep Reinforcement Learning of AnalogCircuit Designs](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=AutoCkt%3A+Deep+Reinforcement+Learning+of+AnalogCircuit+Designs&btnG=)

[Bagnet](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=bagnet+berkeley+analog&btnG=)

[Learning to Design Circuits](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=%22learning+to+design+circuits%22&btnG=&oq=learning+to+desig)

[Magical](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=MAGICAL%3A+Toward+Fully+Automated+Analog+ICLayout+Leveraging+Human+and+Machine+Intelligence&btnG=)

[Differential Simulator](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=ELECTRIC+ANALOG+CIRCUIT+DESIGN+WITH+HYPERNETWORKS+AND+A+DIFFERENTIAL+SIMULATOR&btnG=)

## Digital Design
## DFT
[GCN for Testability Analysis](https://scholar.google.com/scholar?q=High+Performance+Graph+Convolutional+Networks+with+Applications+in+Testability+Analysis&hl=en&as_sdt=0&as_vis=1&oi=scholart)
### Synthesis
[Improving SAT Solvers](https://arhttps://scholar.google.com/scholar?hl=en&as_sdt=2005&sciodt=0%2C5&cites=2961293607182765550&scipsc=&q=Improving+SAT+Solver+Heuristics+with+Graph+Networks+and+Reinforcement+Learning&btnG=xiv.org/abs/1909.11830)

[Approximate Logic Synth Using Reinforcement Learning](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Approximate+Logic+Synthesis%3A+A+ReinforcementLearning-Based+Technology+Mapping+Approach&btnG=)

### Floorplan
[Routability Driven Macro Placement](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Routability+Driven+Macro+Placement+nvidia&btnG=)

[Memory Controller Placement](https://iehttps://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&as_ylo=2019&q=+Design+Space+Exploration+of+Memory+Controller+Placement+in+Throughput+Processors+with+Deep+Learning+&btnG=eexplore.ieee.org/document/8668490)

[NOC Component Charecterization](https://www.arteris.com/blog/arteris-ip-at-synopsys-users-group-silicon-valley-2019)

### Placement
[Legalization](https://scholar.google.com/scholar?hl=en&as_sdt=2005&sciodt=0%2C5&cites=17370600981447306812&scipsc=&q=How+Deep+Learning+Can+Drive+Physical+SynthesisTowards+More+Predictable+Legalization&btnG=)
[Presentation](http://www.ispd.cc/slides/2019/1_placement_HowDeep.pdf)

### CTS
[GAN CTS](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=GAN-CTS%3A+A+Generative+Adversarial+Frameworkfor+Clock+Tree+Prediction+and+Optimization&btnG=)

### Routing
[Nvidia's CongestionNet](https://scholar.google.com/scholar?hl=en&as_sdt=2005&sciodt=0%2C5&cites=3871127596313851353&scipsc=&q=+CongestionNet%3A+Routing+Congestion+Prediction+Using+Deep+Graph+Neural+Networks+&btnG=)

[Deep Reinforcement Learning for Global Routing](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=A+DEEP+REINFORCEMENT+LEARNINGAPPROACH+FOR+GLOBAL+ROUTING&btnG=)

[Congestion Prediction using GANs](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=High-Definition+Routing+Congestion+Prediction+for+Large+Scale+FPGAs&btnG=)

[Congestion Prediction using Conditional GANs](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Painting+on+Placement%3A+Forecasting+Routing+Congestion+usingConditional+Generative+Adversarial+Nets&btnG=)

[RouteNet](https://scholar.google.com/scholar?hl=en&as_sdt=2005&sciodt=0%2C5&cites=2856161563400953511&scipsc=&q=RouteNet%3A+Routability+Prediction+for+Mixed-Size+Designs+UsingConvolutional+Neural+Network&btnG=)

### Verification
[Deep Predictive Coverage Collection(Nvidia)](https://scholar.google.com/scholar?hl=en&as_sdt=2005&sciodt=0%2C5&cites=9658564771958204517&scipsc=&q=Deep+Predictive+Coverage+Collection&btnG=)

### STA
[CSM with NN](https://scholar.google.com/scholar?hl=en&as_sdt=2005&sciodt=0%2C5&cites=10619245689743073789&scipsc=&q=CSM-NN%3A+Current+Source+Model+Based+LogicCircuit+Simulation+-+A+Neural+Network+Approach&btnG=)

### Power Analysis
[Power Inference](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=PRIMAL%3A+Power+Inference+using+Machine+Learning&btnG=)

### Variation Modeling
[Variation Modeling](https://www.synopsys.com/zh-tw/taiwan/events/2019-elite-snug.html)

## Computer Architecture
### Literature Survey
[Survey 2019](https://scholar.google.com/scholar?hl=en&as_sdt=2005&sciodt=0%2C5&cites=15879332215242804597&scipsc=&q=A+Survey+of+Machine+Learning+Applied+toComputer+Architecture+Design&btnG=)

### Prefetch
[Classifying Memory Access patterns for Prefetching](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Understanding+Memory+Access+Patterns+for+Prefetching&btnG=)

## Power Modeling
[Learning based Power Modelling](https://scholar.google.com/scholar?hl=en&as_sdt=0%2C5&q=Learning-Based+CPU+Power+Modeling+ajay+krishna&btnG=)
