$date
	Mon Apr 28 06:18:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder4x2_tb $end
$var wire 2 ! y [1:0] $end
$var reg 4 " a [3:0] $end
$scope module dut $end
$var wire 4 # a [3:0] $end
$var reg 2 $ y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 "
b1 #
#20
b1 $
b1 !
b10 "
b10 #
#30
b10 $
b10 !
b100 "
b100 #
#40
b11 $
b11 !
b1000 "
b1000 #
#50
