// Seed: 1231785765
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    id_4
);
  bit id_5, id_7 = -1, id_8 = id_6 - id_8, id_9;
  wire id_10;
  assign id_0 = -1;
  assign id_9 = 1;
  assign module_1.type_21 = 0;
  assign id_6 = id_5;
  assign id_5 = 1'b0;
  always id_6 <= -1;
  parameter id_11 = -1'b0;
  wire id_12;
  assign id_7 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    id_14,
    input wor void id_6,
    output supply0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    input uwire id_11,
    input supply1 id_12
);
  module_0 modCall_1 (
      id_7,
      id_9,
      id_6
  );
  tri id_15 = id_3;
  parameter id_16 = 1;
  parameter id_17 = id_6 & -1;
endmodule
