{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764666267585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764666267585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 10:04:27 2025 " "Processing started: Tue Dec 02 10:04:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764666267585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764666267585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off funct_gen -c funct_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off funct_gen -c funct_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764666267585 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764666267865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/sin_lut.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764666267905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764666267905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_lut_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_lut_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut_tb " "Found entity 1: sin_lut_tb" {  } { { "sin_lut_tb.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/sin_lut_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764666267908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764666267908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddfs.v 1 1 " "Found 1 design units, including 1 entities, in source file ddfs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddfs " "Found entity 1: ddfs" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764666267909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764666267909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ddfs.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ddfs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ddfs " "Found entity 1: tb_ddfs" {  } { { "tb_ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/tb_ddfs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764666267911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764666267911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_freq_divider " "Found entity 1: tb_freq_divider" {  } { { "tb_freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/tb_freq_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764666267913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764666267913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764666267915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764666267915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funct_gen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funct_gen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 funct_gen " "Found entity 1: funct_gen" {  } { { "funct_gen.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/funct_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764666267917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764666267917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "funct_gen " "Elaborating entity \"funct_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764666267960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddfs ddfs:inst1 " "Elaborating entity \"ddfs\" for hierarchy \"ddfs:inst1\"" {  } { { "funct_gen.bdf" "inst1" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/funct_gen.bdf" { { 168 472 664 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666267962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(54) " "Verilog HDL assignment warning at ddfs.v(54): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267963 "|funct_gen|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(68) " "Verilog HDL assignment warning at ddfs.v(68): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267963 "|funct_gen|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ddfs.v(84) " "Verilog HDL assignment warning at ddfs.v(84): truncated value with size 32 to match size of target (10)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267964 "|funct_gen|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ddfs.v(90) " "Verilog HDL assignment warning at ddfs.v(90): truncated value with size 32 to match size of target (10)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267964 "|funct_gen|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(101) " "Verilog HDL assignment warning at ddfs.v(101): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267964 "|funct_gen|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(112) " "Verilog HDL assignment warning at ddfs.v(112): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267964 "|funct_gen|ddfs:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ddfs.v(117) " "Verilog HDL assignment warning at ddfs.v(117): truncated value with size 32 to match size of target (12)" {  } { { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267965 "|funct_gen|ddfs:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_lut ddfs:inst1\|sin_lut:lut_inst " "Elaborating entity \"sin_lut\" for hierarchy \"ddfs:inst1\|sin_lut:lut_inst\"" {  } { { "ddfs.v" "lut_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666267983 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 sin_lut.v(17) " "Net \"rom.data_a\" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/sin_lut.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1764666267985 "|sin_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 sin_lut.v(17) " "Net \"rom.waddr_a\" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/sin_lut.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1764666267985 "|sin_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 sin_lut.v(17) " "Net \"rom.we_a\" at sin_lut.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "sin_lut.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/sin_lut.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1764666267985 "|sin_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider ddfs:inst1\|freq_divider:f_div_inst " "Elaborating entity \"freq_divider\" for hierarchy \"ddfs:inst1\|freq_divider:f_div_inst\"" {  } { { "ddfs.v" "f_div_inst" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666267988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(33) " "Verilog HDL assignment warning at freq_divider.v(33): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(34) " "Verilog HDL assignment warning at freq_divider.v(34): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(37) " "Verilog HDL assignment warning at freq_divider.v(37): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(38) " "Verilog HDL assignment warning at freq_divider.v(38): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(41) " "Verilog HDL assignment warning at freq_divider.v(41): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(42) " "Verilog HDL assignment warning at freq_divider.v(42): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(45) " "Verilog HDL assignment warning at freq_divider.v(45): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(46) " "Verilog HDL assignment warning at freq_divider.v(46): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(49) " "Verilog HDL assignment warning at freq_divider.v(49): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(50) " "Verilog HDL assignment warning at freq_divider.v(50): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(53) " "Verilog HDL assignment warning at freq_divider.v(53): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(54) " "Verilog HDL assignment warning at freq_divider.v(54): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(57) " "Verilog HDL assignment warning at freq_divider.v(57): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 freq_divider.v(58) " "Verilog HDL assignment warning at freq_divider.v(58): truncated value with size 32 to match size of target (20)" {  } { { "freq_divider.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/freq_divider.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764666267989 "|funct_gen|ddfs:inst1|freq_divider:f_div_inst"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ddfs:inst1\|sin_lut:lut_inst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ddfs:inst1\|sin_lut:lut_inst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764666268137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764666268137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764666268137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764666268137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764666268137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764666268137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764666268137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764666268137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764666268137 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/funct_gen.ram0_sin_lut_4402771f.hdl.mif " "Parameter INIT_FILE set to db/funct_gen.ram0_sin_lut_4402771f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1764666268137 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1764666268137 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764666268137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/funct_gen.ram0_sin_lut_4402771f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/funct_gen.ram0_sin_lut_4402771f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764666268180 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764666268180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p171.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p171 " "Found entity 1: altsyncram_p171" {  } { { "db/altsyncram_p171.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/db/altsyncram_p171.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764666268227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764666268227 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\|altsyncram_p171:auto_generated\|ram_block1a0 " "Synthesized away node \"ddfs:inst1\|sin_lut:lut_inst\|altsyncram:rom_rtl_0\|altsyncram_p171:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_p171.tdf" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/db/altsyncram_p171.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ddfs.v" "" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/ddfs.v" 34 0 0 } } { "funct_gen.bdf" "" { Schematic "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1/funct_gen.bdf" { { 168 472 664 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764666268356 "|funct_gen|ddfs:inst1|sin_lut:lut_inst|altsyncram:rom_rtl_0|altsyncram_p171:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1764666268356 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1764666268356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1764666268536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764666268751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764666268751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764666268802 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764666268802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764666268802 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1764666268802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764666268802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764666268828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 10:04:28 2025 " "Processing ended: Tue Dec 02 10:04:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764666268828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764666268828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764666268828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764666268828 ""}
