git clone --depth 1 --no-tags https://github.com/sathviks/UVM_FUNDAMENTALS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654988604
git clone --depth 1 --no-tags https://github.com/NikosLefakis/hy220-maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630008283
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Gray-Converter-using-SV-Day-055-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649052415
git clone --depth 1 --no-tags https://github.com/Ismail821/sv_verification_ahb_apb_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644509911
git clone --depth 1 --no-tags https://github.com/ItisCaleb/Verilog-Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633321850
git clone --depth 1 --no-tags https://github.com/mukesh891/PCIE_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656760515
git clone --depth 1 --no-tags https://github.com/lizocf/ECE251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632522437
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-besties.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638684570
git clone --depth 1 --no-tags https://github.com/chesskiss/VLSI_AI_crypto_tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638542535
git clone --depth 1 --no-tags https://github.com/denSmashh/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648225354
git clone --depth 1 --no-tags https://github.com/angelus9/CORE_I_DG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651543298
git clone --depth 1 --no-tags https://github.com/vyom-elan/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652156836
git clone --depth 1 --no-tags https://github.com/bbnoir/dcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650998751
git clone --depth 1 --no-tags https://github.com/Sanket-Makkar/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644010045
git clone --depth 1 --no-tags https://github.com/Ariel424/Communication-Protocol-Verification-of-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648498838
git clone --depth 1 --no-tags https://github.com/pulp-platform/irq_router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635350066
git clone --depth 1 --no-tags https://github.com/JakeA42/mini-crypto-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647464422
git clone --depth 1 --no-tags https://github.com/evgenysns/PMSM_frga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654065955
git clone --depth 1 --no-tags https://github.com/RPTU-EIS/Security-Conscious-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647635630
git clone --depth 1 --no-tags https://github.com/dgarci23/snn_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630492426
git clone --depth 1 --no-tags https://github.com/JohnBagshaw/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637279895
git clone --depth 1 --no-tags https://github.com/AndLiuTiw/ProjFin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647941180
git clone --depth 1 --no-tags https://github.com/IteratorandIterator/7-stage-sequential-four-issue-superscalar-MIPS-processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647746811
git clone --depth 1 --no-tags https://github.com/EmanFatima-ef/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647946655
git clone --depth 1 --no-tags https://github.com/abdelazeem201/ovl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639554187
git clone --depth 1 --no-tags https://github.com/look4raghav/SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652127472
git clone --depth 1 --no-tags https://github.com/Ridwan-Hussain/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634661445
git clone --depth 1 --no-tags https://github.com/Papayaved/cnc3_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638833172
git clone --depth 1 --no-tags https://github.com/hiremathpriyag/DMA_reg_verifier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630422882
git clone --depth 1 --no-tags https://github.com/hylnpy2021/mcdf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629496235
git clone --depth 1 --no-tags https://github.com/ziyueg3/ECE385-Final-Project-Pico-Park.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639017655
git clone --depth 1 --no-tags https://github.com/zhang-stephen/hdlbits-sv-solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643598345
git clone --depth 1 --no-tags https://github.com/veznitom/VTM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646841621
git clone --depth 1 --no-tags https://github.com/tommy73594/SNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654839720
git clone --depth 1 --no-tags https://github.com/sean-galloway/RTLDesignSherpa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654322426
git clone --depth 1 --no-tags https://github.com/Nancy-Makar/SPI_Master_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635497662
git clone --depth 1 --no-tags https://github.com/nutc-csiejar/Logical-design-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652076881
git clone --depth 1 --no-tags https://github.com/tom-urkin/PRNG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634526272
git clone --depth 1 --no-tags https://github.com/jpenolio75/tron_on_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638710061
git clone --depth 1 --no-tags https://github.com/zhb9103/LightUart_MultiPort_Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634744322
git clone --depth 1 --no-tags https://github.com/davidmallasen/F-HEEP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630811361
git clone --depth 1 --no-tags https://github.com/negative-seven/fpga_hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636220410
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-bawsss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638684127
git clone --depth 1 --no-tags https://github.com/chetha123/coverage_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635864424
git clone --depth 1 --no-tags https://github.com/Jerry93-7/98154-tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635900694
git clone --depth 1 --no-tags https://github.com/UDogg/CMPEN270verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629102493
git clone --depth 1 --no-tags https://github.com/Spriteson/Correction-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640535587
git clone --depth 1 --no-tags https://github.com/NYU-Processor-Design/PurdNyUart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647909782
git clone --depth 1 --no-tags https://github.com/Bardisk/coreals-rv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651465725
git clone --depth 1 --no-tags https://github.com/mrincognito01/Synchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631155600
git clone --depth 1 --no-tags https://github.com/cepeters-ucsd/cse141L-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638689408
git clone --depth 1 --no-tags https://github.com/Nagarjun444/SRAM_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631305067
git clone --depth 1 --no-tags https://github.com/gopalvamsi09/32_bit_adder_uvm_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642738625
git clone --depth 1 --no-tags https://github.com/Akhil-Barad-04/100_design_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635646214
git clone --depth 1 --no-tags https://github.com/samirti/sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647894417
git clone --depth 1 --no-tags https://github.com/MuhammadHuzaifa-stu/RISCV-Pipelined-CSR-s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637080467
git clone --depth 1 --no-tags https://github.com/chetha123/APB_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640456163
git clone --depth 1 --no-tags https://github.com/mrincognito01/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628933590
git clone --depth 1 --no-tags https://github.com/tom-urkin/VGA-SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642278989
git clone --depth 1 --no-tags https://github.com/LasithaJananjaya/EN2111-UART-Transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648030869
git clone --depth 1 --no-tags https://github.com/CristianMascia/ibex-ri5cy-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642488249
git clone --depth 1 --no-tags https://github.com/jahidul10/32-bit-RISC-V-core-and-APB-design..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629140481
git clone --depth 1 --no-tags https://github.com/ribrdb/fpgahawk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629319537
git clone --depth 1 --no-tags https://github.com/ivanMilin/UVM-for-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650847906
git clone --depth 1 --no-tags https://github.com/SagarSorathiya2002/APB_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654542482
git clone --depth 1 --no-tags https://github.com/alencar-felipe/mea-craft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633577649
git clone --depth 1 --no-tags https://github.com/OFS/ofs-f2000x-pl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629155755
git clone --depth 1 --no-tags https://github.com/AzofeifaJ/Proyecto_3_Diseno_Logico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642233953
git clone --depth 1 --no-tags https://github.com/weelieguo/computer-architecture-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640699782
git clone --depth 1 --no-tags https://github.com/JasonBrave/MicroSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631741388
git clone --depth 1 --no-tags https://github.com/DilipKrishnappa/APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639803259
git clone --depth 1 --no-tags https://github.com/wmiskowicz/Saper_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656188399
git clone --depth 1 --no-tags https://github.com/srkhan01/picoMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631539701
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/ATM-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641810475
git clone --depth 1 --no-tags https://github.com/sathviks/SytemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646180790
git clone --depth 1 --no-tags https://github.com/AKhaled47/Dual_Port_Ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630690262
git clone --depth 1 --no-tags https://github.com/chetha123/AXI_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640456340
git clone --depth 1 --no-tags https://github.com/NickSica/ECEC575.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632969381
git clone --depth 1 --no-tags https://github.com/ismahc/Lab-digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645137542
git clone --depth 1 --no-tags https://github.com/JohnGierlach/Cache_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631851628
git clone --depth 1 --no-tags https://github.com/OmarBadr108/black_box_verfication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637371229
git clone --depth 1 --no-tags https://github.com/FlorentFlament/atari-csync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633605141
git clone --depth 1 --no-tags https://github.com/ChipDev/MorseVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651448929
git clone --depth 1 --no-tags https://github.com/R-Rjn/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653636996
git clone --depth 1 --no-tags https://github.com/mukesh891/Ethernet_packet_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648153152
git clone --depth 1 --no-tags https://github.com/MuhammadHuzaifa-stu/RISCV-Pipelined-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631501805
git clone --depth 1 --no-tags https://github.com/kirollos9/fifo_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638514485
git clone --depth 1 --no-tags https://github.com/IteratorandIterator/4.-4-way-set-associative-cache-with-tree-based-pseudo-LRU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653651044
git clone --depth 1 --no-tags https://github.com/OMiD-Borzoei/RISC-V-MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650147405
git clone --depth 1 --no-tags https://github.com/Fahad-Habib/RISC-V-Pipelined-Processor-with-CSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636361714
git clone --depth 1 --no-tags https://github.com/alineebrit/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634350603
git clone --depth 1 --no-tags https://github.com/gokeshenzhen/SVA-Local-Variables-Practical-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637419475
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-verilogician.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638687929
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-zanax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638686698
git clone --depth 1 --no-tags https://github.com/abby96/SV-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638188146
git clone --depth 1 --no-tags https://github.com/echow2001/ece385_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636464237
git clone --depth 1 --no-tags https://github.com/abhismitta/sv_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638209156
git clone --depth 1 --no-tags https://github.com/adithyakashyap95/Comp_arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641171827
git clone --depth 1 --no-tags https://github.com/efablessmarmik/chipignite_2304_cdac_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634115343
