library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity shifter_16bit_tb is
--  Port ( );
end shifter_16bit_tb;

architecture Behavioral of shifter_16bit_tb is

    -- declare component to test
    component shifter_16bit is
        Port ( 
		    B : in STD_LOGIC_VECTOR (15 downto 0);
			FS : in STD_LOGIC_VECTOR (4 downto 0);
			Lr : in STD_LOGIC;
			Ll : in STD_LOGIC;
			H : out STD_LOGIC_VECTOR (15 downto 0)
		);
    end component;
    
    -- signals for tests (initialise to 0)
        
    signal B : std_logic_vector(15 downto 0) := x"0000";
    signal FS : std_logic_vector(4 downto 0) := "00000";
    signal Lr : std_logic := '0';
    signal Ll : std_logic := '0'; 
    signal H : std_logic_vector(15 downto 0) := x"0000";  
        
begin

    -- instantiate component for test, connect ports to internal signals
    UUT: shifter_16bit
    Port map(
        B => B,
        FS => FS,
        Lr => Lr,
        Ll => Ll,
        H => H
    );
    
    simulation_process :process
    begin
        --Check that incorrect FS code doesn't perform shift (H = 0x0000)
       	B <= x"0FF0";
       	FS <= "01100";
        wait for 5ns;
        
        --Check that FS = 10000 passes B (H = 0x0FF0)
        FS <= "10000";
        wait for 5ns;
        
        --Check that LSR works correctly... 0x0FF0 >> = 0x7F8
       	FS <= "10100";
        wait for 5ns;
        
        --Check that LSL works correctly... 0x0FF0 << = 0x1FE0
       	FS <= "11000";
        wait for 5ns;
        
     end process;
    
end Behavioral;
