{"vcs1":{"timestamp_begin":1684347910.881135197, "rt":1.92, "ut":0.42, "st":0.19}}
{"vcselab":{"timestamp_begin":1684347912.894290810, "rt":1.26, "ut":0.43, "st":0.18}}
{"link":{"timestamp_begin":1684347914.231776334, "rt":0.58, "ut":0.24, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684347910.246324351}
{"VCS_COMP_START_TIME": 1684347910.246324351}
{"VCS_COMP_END_TIME": 1684347916.381404639}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330644}}
{"stitch_vcselab": {"peak_mem": 211892}}
