set_clock_latency -0.4801  [get_pins {{t_op/u_cdr/div1/o_nb_P_reg[1]/C}}]
set_clock_latency -0.3879  [get_pins {{t_op/u_cdr/div1/o_nb_P_reg[5]/C}}]
set_clock_latency -0.4603  [get_pins {{t_op/u_cdr/div1/o_nb_P_reg[2]/C}}]
set_clock_latency -0.3  [get_pins {{t_op/u_cdr/cnt_d_reg[0]/C}}]
set_clock_latency -0.0841  [get_pins {{t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/C}}]
set_clock_latency -0.4016  [get_pins {{t_op/u_cdr/div1/o_nb_P_reg[3]/C}}]
set_clock_latency -0.3  [get_pins {{t_op/u_cdr/cnt_d_reg[1]/C}}]
set_clock_latency -0.4253  [get_pins {{t_op/u_cdr/div1/o_nb_P_reg[0]/C}}]
set_clock_latency -0.3  [get_pins {{t_op/u_cdr/div1/o_nb_P_reg[4]/C}}]
