<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\workspace\gowin\lcd_init\impl\gwsynthesis\lcd_init.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\workspace\gowin\lcd_init\src\LCD_PINS_SET.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 24 22:02:29 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>452</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>352</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>78</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>30</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_OSC_init/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>14.286</td>
<td>70.000
<td>0.000</td>
<td>7.143</td>
<td></td>
<td></td>
<td>Gowin_OSC_init/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>2</td>
<td>SCL_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>lcd_initiator_init/scl_reg_s8/Q </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>Gowin_OSC_init/osc_inst/OSCOUT</td>
<td>Gowin_OSC_init/osc_inst/OSCOUT.default_clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>SCL_d</td>
<td>100.000(MHz)</td>
<td>229.489(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>9.000(MHz)</td>
<td>206.132(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_OSC_init/osc_inst/OSCOUT.default_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>Gowin_OSC_init/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_OSC_init/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCL_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCL_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.462</td>
<td>lcd_initiator_init/ins_count_1_s1/Q</td>
<td>lcd_initiator_init/scl_reg_s8/D</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.821</td>
<td>2.740</td>
</tr>
<tr>
<td>2</td>
<td>5.643</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[2]</td>
<td>lcd_initiator_init/shift_reg_3_s14/RESET</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.040</td>
</tr>
<tr>
<td>3</td>
<td>5.715</td>
<td>lcd_initiator_init/current_state_1_s0/Q</td>
<td>lcd_initiator_init/current_state_2_s0/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.276</td>
</tr>
<tr>
<td>4</td>
<td>5.774</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[4]</td>
<td>lcd_initiator_init/shift_reg_5_s14/RESET</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.918</td>
</tr>
<tr>
<td>5</td>
<td>5.859</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[3]</td>
<td>lcd_initiator_init/shift_reg_4_s14/RESET</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.832</td>
</tr>
<tr>
<td>6</td>
<td>5.901</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[8]</td>
<td>lcd_initiator_init/n199_s0/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.090</td>
</tr>
<tr>
<td>7</td>
<td>6.034</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[0]</td>
<td>lcd_initiator_init/shift_reg_1_s14/RESET</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.649</td>
</tr>
<tr>
<td>8</td>
<td>6.095</td>
<td>lcd_initiator_init/current_state_1_s0/Q</td>
<td>lcd_initiator_init/current_state_1_s0/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.896</td>
</tr>
<tr>
<td>9</td>
<td>6.116</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[1]</td>
<td>lcd_initiator_init/shift_reg_2_s14/RESET</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.566</td>
</tr>
<tr>
<td>10</td>
<td>6.388</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[5]</td>
<td>lcd_initiator_init/shift_reg_6_s14/RESET</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>-0.019</td>
<td>3.314</td>
</tr>
<tr>
<td>11</td>
<td>6.413</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[6]</td>
<td>lcd_initiator_init/shift_reg_7_s14/RESET</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.270</td>
</tr>
<tr>
<td>12</td>
<td>6.454</td>
<td>lcd_initiator_init/current_state_1_s0/Q</td>
<td>lcd_initiator_init/bit_cnt_3_s0/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.495</td>
<td>3.043</td>
</tr>
<tr>
<td>13</td>
<td>6.479</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[7]</td>
<td>lcd_initiator_init/shift_reg_8_s14/RESET</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.204</td>
</tr>
<tr>
<td>14</td>
<td>6.616</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[1]</td>
<td>lcd_initiator_init/shift_reg_1_s8/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.385</td>
</tr>
<tr>
<td>15</td>
<td>6.619</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[8]</td>
<td>lcd_initiator_init/shift_reg_8_s8/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.372</td>
</tr>
<tr>
<td>16</td>
<td>6.654</td>
<td>lcd_initiator_init/current_state_1_s0/Q</td>
<td>lcd_initiator_init/bit_cnt_1_s0/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.495</td>
<td>2.842</td>
</tr>
<tr>
<td>17</td>
<td>6.654</td>
<td>lcd_initiator_init/current_state_1_s0/Q</td>
<td>lcd_initiator_init/bit_cnt_2_s0/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.495</td>
<td>2.842</td>
</tr>
<tr>
<td>18</td>
<td>6.689</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[4]</td>
<td>lcd_initiator_init/shift_reg_4_s8/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.311</td>
</tr>
<tr>
<td>19</td>
<td>6.708</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[0]</td>
<td>lcd_initiator_init/shift_reg_0_s8/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.293</td>
</tr>
<tr>
<td>20</td>
<td>6.880</td>
<td>lcd_initiator_init/current_state_1_s0/Q</td>
<td>lcd_initiator_init/current_state_0_s1/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.111</td>
</tr>
<tr>
<td>21</td>
<td>6.898</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[3]</td>
<td>lcd_initiator_init/shift_reg_3_s8/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.102</td>
</tr>
<tr>
<td>22</td>
<td>6.931</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[2]</td>
<td>lcd_initiator_init/shift_reg_2_s8/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.060</td>
</tr>
<tr>
<td>23</td>
<td>6.989</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[7]</td>
<td>lcd_initiator_init/shift_reg_7_s8/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.003</td>
</tr>
<tr>
<td>24</td>
<td>6.998</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[5]</td>
<td>lcd_initiator_init/shift_reg_5_s8/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.003</td>
</tr>
<tr>
<td>25</td>
<td>7.088</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[6]</td>
<td>lcd_initiator_init/shift_reg_6_s8/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>10.000</td>
<td>-0.019</td>
<td>2.922</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.959</td>
<td>lcd_initiator_init/n117_s4/I0</td>
<td>lcd_initiator_init/scl_reg_s8/D</td>
<td>SCL_d:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.866</td>
<td>1.967</td>
</tr>
<tr>
<td>2</td>
<td>0.273</td>
<td>lcd_initiator_init/ins_count_1_s1/Q</td>
<td>lcd_initiator_init/ins_count_1_s1/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>3</td>
<td>0.273</td>
<td>lcd_initiator_init/bit_cnt_0_s0/Q</td>
<td>lcd_initiator_init/bit_cnt_0_s0/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>4</td>
<td>0.273</td>
<td>lcd_initiator_init/bit_cnt_3_s0/Q</td>
<td>lcd_initiator_init/bit_cnt_3_s0/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>tft_ctrl_inst/cnt_v_2_s1/Q</td>
<td>tft_ctrl_inst/cnt_v_2_s1/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>tft_ctrl_inst/cnt_v_4_s1/Q</td>
<td>tft_ctrl_inst/cnt_v_4_s1/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>tft_ctrl_inst/cnt_v_8_s1/Q</td>
<td>tft_ctrl_inst/cnt_v_8_s1/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>tft_ctrl_inst/cnt_v_10_s1/Q</td>
<td>tft_ctrl_inst/cnt_v_10_s1/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>tft_ctrl_inst/cnt_h_0_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_0_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>lcd_initiator_init/clk_div_cnt_2_s0/Q</td>
<td>lcd_initiator_init/clk_div_cnt_2_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>lcd_initiator_init/clk_div_cnt_12_s0/Q</td>
<td>lcd_initiator_init/clk_div_cnt_12_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>lcd_initiator_init/clk_div_cnt_22_s0/Q</td>
<td>lcd_initiator_init/clk_div_cnt_22_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>lcd_initiator_init/clk_div_cnt_28_s0/Q</td>
<td>lcd_initiator_init/clk_div_cnt_28_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>tft_ctrl_inst/cnt_v_5_s1/Q</td>
<td>tft_ctrl_inst/cnt_v_5_s1/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>tft_ctrl_inst/cnt_v_7_s1/Q</td>
<td>tft_ctrl_inst/cnt_v_7_s1/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>tft_ctrl_inst/cnt_h_1_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_1_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>lcd_initiator_init/clk_div_cnt_1_s0/Q</td>
<td>lcd_initiator_init/clk_div_cnt_1_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>lcd_initiator_init/clk_div_cnt_18_s0/Q</td>
<td>lcd_initiator_init/clk_div_cnt_18_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.281</td>
<td>tft_ctrl_inst/cnt_v_0_s1/Q</td>
<td>tft_ctrl_inst/cnt_v_0_s1/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>20</td>
<td>0.281</td>
<td>lcd_initiator_init/clk_div_cnt_8_s0/Q</td>
<td>lcd_initiator_init/clk_div_cnt_8_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>21</td>
<td>0.281</td>
<td>lcd_initiator_init/clk_div_cnt_17_s0/Q</td>
<td>lcd_initiator_init/clk_div_cnt_17_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>22</td>
<td>0.287</td>
<td>tft_ctrl_inst/cnt_h_9_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_9_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>23</td>
<td>0.290</td>
<td>tft_ctrl_inst/cnt_h_5_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_5_s0/D</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>24</td>
<td>0.325</td>
<td>lcd_initiator_init/ins_count_7_s1/Q</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/AD[10]</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.356</td>
</tr>
<tr>
<td>25</td>
<td>0.326</td>
<td>lcd_initiator_init/ins_count_3_s1/Q</td>
<td>lcd_initiator_init/ins_count_3_s1/D</td>
<td>SCL_d:[F]</td>
<td>SCL_d:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.368</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.381</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_pic_inst/pix_data_4_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.316</td>
<td>2.870</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.381</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_pic_inst/pix_data_14_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.316</td>
<td>2.870</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.381</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_v_8_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.316</td>
<td>2.870</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.372</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_pic_inst/pix_data_2_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.316</td>
<td>2.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.372</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_pic_inst/pix_data_13_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.316</td>
<td>2.861</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.296</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_0_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.316</td>
<td>2.785</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.005</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_pic_inst/pix_data_8_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.307</td>
<td>2.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.005</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_pic_inst/pix_data_9_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.307</td>
<td>2.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.005</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_pic_inst/pix_data_10_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.307</td>
<td>2.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.072</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_v_1_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>2.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.072</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_10_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>2.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.072</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_5_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>2.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.072</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_6_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>2.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.072</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_7_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>2.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.072</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_8_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>2.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.072</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_9_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>2.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.871</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_v_2_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.802</td>
<td>1.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.871</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_v_3_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.802</td>
<td>1.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.871</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_v_4_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.802</td>
<td>1.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.871</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_v_9_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.802</td>
<td>1.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.862</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_v_0_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>1.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.786</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_1_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>1.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.786</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_2_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>1.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.786</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_3_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>1.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.786</td>
<td>lcd_initiator_init/init_done_s4/Q</td>
<td>tft_ctrl_inst/cnt_h_4_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.556</td>
<td>-0.811</td>
<td>1.770</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.116</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_v_5_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.702</td>
</tr>
<tr>
<td>2</td>
<td>0.116</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_v_10_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.702</td>
</tr>
<tr>
<td>3</td>
<td>0.209</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_v_6_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.795</td>
</tr>
<tr>
<td>4</td>
<td>0.209</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_v_7_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.795</td>
</tr>
<tr>
<td>5</td>
<td>0.212</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_1_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.798</td>
</tr>
<tr>
<td>6</td>
<td>0.212</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_2_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.798</td>
</tr>
<tr>
<td>7</td>
<td>0.212</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_3_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.798</td>
</tr>
<tr>
<td>8</td>
<td>0.212</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_4_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.798</td>
</tr>
<tr>
<td>9</td>
<td>0.234</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_v_0_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.820</td>
</tr>
<tr>
<td>10</td>
<td>0.238</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_v_2_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.156</td>
<td>0.820</td>
</tr>
<tr>
<td>11</td>
<td>0.238</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_v_3_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.156</td>
<td>0.820</td>
</tr>
<tr>
<td>12</td>
<td>0.238</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_v_4_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.156</td>
<td>0.820</td>
</tr>
<tr>
<td>13</td>
<td>0.238</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_v_9_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.156</td>
<td>0.820</td>
</tr>
<tr>
<td>14</td>
<td>0.336</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_v_1_s1/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.922</td>
</tr>
<tr>
<td>15</td>
<td>0.336</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_10_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.922</td>
</tr>
<tr>
<td>16</td>
<td>0.336</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_5_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.922</td>
</tr>
<tr>
<td>17</td>
<td>0.336</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_6_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.922</td>
</tr>
<tr>
<td>18</td>
<td>0.336</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_7_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.922</td>
</tr>
<tr>
<td>19</td>
<td>0.336</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_8_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.922</td>
</tr>
<tr>
<td>20</td>
<td>0.336</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_9_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-1.160</td>
<td>0.922</td>
</tr>
<tr>
<td>21</td>
<td>0.803</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_pic_inst/pix_data_8_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-0.959</td>
<td>1.188</td>
</tr>
<tr>
<td>22</td>
<td>0.803</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_pic_inst/pix_data_9_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-0.959</td>
<td>1.188</td>
</tr>
<tr>
<td>23</td>
<td>0.803</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_pic_inst/pix_data_10_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-0.959</td>
<td>1.188</td>
</tr>
<tr>
<td>24</td>
<td>0.972</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_ctrl_inst/cnt_h_0_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-0.963</td>
<td>1.361</td>
</tr>
<tr>
<td>25</td>
<td>0.993</td>
<td>lcd_initiator_init/init_done_reg_s0/Q</td>
<td>tft_pic_inst/pix_data_2_s0/CLEAR</td>
<td>SCL_d:[F]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.556</td>
<td>-0.963</td>
<td>1.382</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.747</td>
<td>2.747</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>SCL_d</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>1.808</td>
<td>2.808</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>SCL_d</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>2.486</td>
<td>2.736</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>SCL_d</td>
<td>lcd_initiator_init/n158_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.486</td>
<td>2.736</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>SCL_d</td>
<td>lcd_initiator_init/shift_reg_6_s8</td>
</tr>
<tr>
<td>5</td>
<td>2.486</td>
<td>2.736</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>SCL_d</td>
<td>lcd_initiator_init/shift_reg_6_s14</td>
</tr>
<tr>
<td>6</td>
<td>2.492</td>
<td>2.742</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>SCL_d</td>
<td>lcd_initiator_init/bit_cnt_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.492</td>
<td>2.742</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>SCL_d</td>
<td>lcd_initiator_init/n159_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.492</td>
<td>2.742</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>SCL_d</td>
<td>lcd_initiator_init/ins_count_5_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.492</td>
<td>2.742</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>SCL_d</td>
<td>lcd_initiator_init/ins_count_4_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.492</td>
<td>2.742</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>SCL_d</td>
<td>lcd_initiator_init/ins_count_6_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>561.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>560.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/scl_reg_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[0][A]</td>
<td>lcd_initiator_init/ins_count_1_s1/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R36C65[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_count_1_s1/Q</td>
</tr>
<tr>
<td>559.704</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[1][A]</td>
<td>lcd_initiator_init/scl_reg_s7/I3</td>
</tr>
<tr>
<td>560.220</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C66[1][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/scl_reg_s7/F</td>
</tr>
<tr>
<td>560.377</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C66[3][B]</td>
<td>lcd_initiator_init/scl_reg_s5/I3</td>
</tr>
<tr>
<td>560.667</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C66[3][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/scl_reg_s5/F</td>
</tr>
<tr>
<td>560.999</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/n117_s4/I1</td>
</tr>
<tr>
<td>561.515</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C65[1][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n117_s4/F</td>
</tr>
<tr>
<td>561.515</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C65[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/scl_reg_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.151</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/CLK</td>
</tr>
<tr>
<td>560.116</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_initiator_init/scl_reg_s8</td>
</tr>
<tr>
<td>560.053</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.322, 48.266%; route: 0.984, 35.903%; tC2Q: 0.434, 15.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_3_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[2]</td>
</tr>
<tr>
<td>11.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[0][B]</td>
<td>lcd_initiator_init/n182_s21/I0</td>
</tr>
<tr>
<td>11.430</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C69[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n182_s21/F</td>
</tr>
<tr>
<td>11.590</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[3][B]</td>
<td>lcd_initiator_init/shift_reg_3_s16/I1</td>
</tr>
<tr>
<td>12.087</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C69[3][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/shift_reg_3_s16/F</td>
</tr>
<tr>
<td>12.815</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[2][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_3_s14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C69[2][A]</td>
<td>lcd_initiator_init/shift_reg_3_s14/CLK</td>
</tr>
<tr>
<td>18.458</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C69[2][A]</td>
<td>lcd_initiator_init/shift_reg_3_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.760, 18.812%; route: 1.270, 31.436%; tC2Q: 2.010, 49.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/current_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/current_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[1][B]</td>
<td>lcd_initiator_init/current_state_1_s0/CLK</td>
</tr>
<tr>
<td>9.217</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R36C65[1][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/current_state_1_s0/Q</td>
</tr>
<tr>
<td>10.014</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C69[0][B]</td>
<td>lcd_initiator_init/next_state_1_s5/I1</td>
</tr>
<tr>
<td>10.475</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C69[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/next_state_1_s5/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[0][A]</td>
<td>lcd_initiator_init/next_state_1_s4/I3</td>
</tr>
<tr>
<td>10.994</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R37C69[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/next_state_1_s4/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C65[0][B]</td>
<td>lcd_initiator_init/next_state_1_s3/I3</td>
</tr>
<tr>
<td>12.150</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C65[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/next_state_1_s3/F</td>
</tr>
<tr>
<td>12.525</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td>lcd_initiator_init/next_state_2_s1/I0</td>
</tr>
<tr>
<td>13.051</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/next_state_2_s1/F</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/current_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td>lcd_initiator_init/current_state_2_s0/CLK</td>
</tr>
<tr>
<td>18.766</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C65[1][A]</td>
<td>lcd_initiator_init/current_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 47.472%; route: 1.804, 42.181%; tC2Q: 0.442, 10.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_5_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[4]</td>
</tr>
<tr>
<td>11.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>lcd_initiator_init/n180_s21/I0</td>
</tr>
<tr>
<td>11.684</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C68[2][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n180_s21/F</td>
</tr>
<tr>
<td>11.824</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td>lcd_initiator_init/shift_reg_5_s16/I1</td>
</tr>
<tr>
<td>12.345</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/shift_reg_5_s16/F</td>
</tr>
<tr>
<td>12.692</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C68[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_5_s14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C68[0][A]</td>
<td>lcd_initiator_init/shift_reg_5_s14/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C68[0][A]</td>
<td>lcd_initiator_init/shift_reg_5_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.038, 26.484%; route: 0.870, 22.208%; tC2Q: 2.010, 51.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.784, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_4_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[3]</td>
</tr>
<tr>
<td>10.977</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C68[3][B]</td>
<td>lcd_initiator_init/n181_s21/I0</td>
</tr>
<tr>
<td>11.475</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C68[3][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n181_s21/F</td>
</tr>
<tr>
<td>11.615</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C68[3][A]</td>
<td>lcd_initiator_init/shift_reg_4_s16/I1</td>
</tr>
<tr>
<td>11.880</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C68[3][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/shift_reg_4_s16/F</td>
</tr>
<tr>
<td>12.608</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C68[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_4_s14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C68[1][A]</td>
<td>lcd_initiator_init/shift_reg_4_s14/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C68[1][A]</td>
<td>lcd_initiator_init/shift_reg_4_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.762, 19.896%; route: 1.060, 27.658%; tC2Q: 2.010, 52.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.784, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/n199_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[8]</td>
</tr>
<tr>
<td>10.977</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[3][B]</td>
<td>lcd_initiator_init/n176_s21/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C69[3][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n176_s21/F</td>
</tr>
<tr>
<td>11.885</td>
<td>0.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C65[1][B]</td>
<td>lcd_initiator_init/n175_s5/I1</td>
</tr>
<tr>
<td>12.346</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C65[1][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n175_s5/F</td>
</tr>
<tr>
<td>12.349</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C65[0][A]</td>
<td>lcd_initiator_init/n175_s4/I0</td>
</tr>
<tr>
<td>12.865</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C65[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n175_s4/F</td>
</tr>
<tr>
<td>12.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C65[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/n199_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C65[0][A]</td>
<td>lcd_initiator_init/n199_s0/CLK</td>
</tr>
<tr>
<td>18.766</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C65[0][A]</td>
<td>lcd_initiator_init/n199_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.392, 34.046%; route: 0.688, 16.809%; tC2Q: 2.010, 49.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_1_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][B]</td>
<td>lcd_initiator_init/n184_s21/I1</td>
</tr>
<tr>
<td>11.665</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C68[3][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n184_s21/F</td>
</tr>
<tr>
<td>11.825</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][B]</td>
<td>lcd_initiator_init/shift_reg_1_s16/I0</td>
</tr>
<tr>
<td>12.286</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/shift_reg_1_s16/F</td>
</tr>
<tr>
<td>12.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_1_s14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>lcd_initiator_init/shift_reg_1_s14/CLK</td>
</tr>
<tr>
<td>18.458</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>lcd_initiator_init/shift_reg_1_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 26.276%; route: 0.680, 18.637%; tC2Q: 2.010, 55.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/current_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/current_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[1][B]</td>
<td>lcd_initiator_init/current_state_1_s0/CLK</td>
</tr>
<tr>
<td>9.217</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R36C65[1][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/current_state_1_s0/Q</td>
</tr>
<tr>
<td>10.014</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C69[0][B]</td>
<td>lcd_initiator_init/next_state_1_s5/I1</td>
</tr>
<tr>
<td>10.475</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C69[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/next_state_1_s5/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[0][A]</td>
<td>lcd_initiator_init/next_state_1_s4/I3</td>
</tr>
<tr>
<td>10.994</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R37C69[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/next_state_1_s4/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C65[0][B]</td>
<td>lcd_initiator_init/next_state_1_s3/I3</td>
</tr>
<tr>
<td>12.150</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C65[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/next_state_1_s3/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C65[1][B]</td>
<td>lcd_initiator_init/next_state_1_s1/I3</td>
</tr>
<tr>
<td>12.671</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C65[1][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/next_state_1_s1/F</td>
</tr>
<tr>
<td>12.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C65[1][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/current_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[1][B]</td>
<td>lcd_initiator_init/current_state_1_s0/CLK</td>
</tr>
<tr>
<td>18.766</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C65[1][B]</td>
<td>lcd_initiator_init/current_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.020, 51.845%; route: 1.434, 36.798%; tC2Q: 0.442, 11.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_2_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.323</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[3][A]</td>
<td>lcd_initiator_init/n183_s22/I1</td>
</tr>
<tr>
<td>11.738</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[3][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n183_s22/F</td>
</tr>
<tr>
<td>11.743</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[2][B]</td>
<td>lcd_initiator_init/shift_reg_2_s16/I0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C69[2][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/shift_reg_2_s16/F</td>
</tr>
<tr>
<td>12.341</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_2_s14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C69[1][A]</td>
<td>lcd_initiator_init/shift_reg_2_s14/CLK</td>
</tr>
<tr>
<td>18.458</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C69[1][A]</td>
<td>lcd_initiator_init/shift_reg_2_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 24.571%; route: 0.680, 19.068%; tC2Q: 2.010, 56.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_6_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[5]</td>
</tr>
<tr>
<td>11.113</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C68[1][B]</td>
<td>lcd_initiator_init/n179_s21/I0</td>
</tr>
<tr>
<td>11.375</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C68[1][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n179_s21/F</td>
</tr>
<tr>
<td>11.380</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C68[0][B]</td>
<td>lcd_initiator_init/shift_reg_6_s16/I1</td>
</tr>
<tr>
<td>11.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C68[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/shift_reg_6_s16/F</td>
</tr>
<tr>
<td>12.089</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_6_s14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.794</td>
<td>3.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C67[0][A]</td>
<td>lcd_initiator_init/shift_reg_6_s14/CLK</td>
</tr>
<tr>
<td>18.476</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C67[0][A]</td>
<td>lcd_initiator_init/shift_reg_6_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.779, 23.501%; route: 0.525, 15.843%; tC2Q: 2.010, 60.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.794, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_7_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[6]</td>
</tr>
<tr>
<td>11.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[1][A]</td>
<td>lcd_initiator_init/n178_s21/I0</td>
</tr>
<tr>
<td>11.430</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C67[1][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n178_s21/F</td>
</tr>
<tr>
<td>11.435</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[1][B]</td>
<td>lcd_initiator_init/shift_reg_7_s16/I1</td>
</tr>
<tr>
<td>11.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C67[1][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/shift_reg_7_s16/F</td>
</tr>
<tr>
<td>12.045</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_7_s14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C69[1][A]</td>
<td>lcd_initiator_init/shift_reg_7_s14/CLK</td>
</tr>
<tr>
<td>18.458</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C69[1][A]</td>
<td>lcd_initiator_init/shift_reg_7_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 16.055%; route: 0.735, 22.477%; tC2Q: 2.010, 61.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/current_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[1][B]</td>
<td>lcd_initiator_init/current_state_1_s0/CLK</td>
</tr>
<tr>
<td>9.217</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R36C65[1][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/current_state_1_s0/Q</td>
</tr>
<tr>
<td>9.821</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C67[0][B]</td>
<td>lcd_initiator_init/n174_s4/I2</td>
</tr>
<tr>
<td>10.283</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R36C67[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n174_s4/F</td>
</tr>
<tr>
<td>11.291</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C69[1][A]</td>
<td>lcd_initiator_init/n193_s3/I0</td>
</tr>
<tr>
<td>11.818</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C69[1][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n193_s3/F</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C69[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/bit_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.280</td>
<td>3.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C69[1][A]</td>
<td>lcd_initiator_init/bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>18.271</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C69[1][A]</td>
<td>lcd_initiator_init/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 32.457%; route: 1.612, 52.999%; tC2Q: 0.442, 14.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.280, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_8_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[7]</td>
</tr>
<tr>
<td>11.113</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[2][A]</td>
<td>lcd_initiator_init/n177_s21/I0</td>
</tr>
<tr>
<td>11.375</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C69[2][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n177_s21/F</td>
</tr>
<tr>
<td>11.380</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[1][B]</td>
<td>lcd_initiator_init/shift_reg_8_s16/I1</td>
</tr>
<tr>
<td>11.841</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C69[1][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/shift_reg_8_s16/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_8_s14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C69[0][A]</td>
<td>lcd_initiator_init/shift_reg_8_s14/CLK</td>
</tr>
<tr>
<td>18.458</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C69[0][A]</td>
<td>lcd_initiator_init/shift_reg_8_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 22.591%; route: 0.470, 14.670%; tC2Q: 2.010, 62.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_1_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.323</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[3][A]</td>
<td>lcd_initiator_init/n183_s22/I1</td>
</tr>
<tr>
<td>11.738</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[3][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n183_s22/F</td>
</tr>
<tr>
<td>12.160</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[1][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_1_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C68[1][B]</td>
<td>lcd_initiator_init/shift_reg_1_s8/CLK</td>
</tr>
<tr>
<td>18.776</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C68[1][B]</td>
<td>lcd_initiator_init/shift_reg_1_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 12.260%; route: 0.960, 28.360%; tC2Q: 2.010, 59.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.784, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_8_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[8]</td>
</tr>
<tr>
<td>10.977</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[3][B]</td>
<td>lcd_initiator_init/n176_s21/I0</td>
</tr>
<tr>
<td>11.392</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C69[3][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n176_s21/F</td>
</tr>
<tr>
<td>12.148</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C65[2][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_8_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C65[2][A]</td>
<td>lcd_initiator_init/shift_reg_8_s8/CLK</td>
</tr>
<tr>
<td>18.766</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C65[2][A]</td>
<td>lcd_initiator_init/shift_reg_8_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 12.305%; route: 0.947, 28.095%; tC2Q: 2.010, 59.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/current_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[1][B]</td>
<td>lcd_initiator_init/current_state_1_s0/CLK</td>
</tr>
<tr>
<td>9.217</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R36C65[1][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/current_state_1_s0/Q</td>
</tr>
<tr>
<td>9.821</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C67[0][B]</td>
<td>lcd_initiator_init/n174_s4/I2</td>
</tr>
<tr>
<td>10.283</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R36C67[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n174_s4/F</td>
</tr>
<tr>
<td>11.156</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C69[0][B]</td>
<td>lcd_initiator_init/n195_s3/I0</td>
</tr>
<tr>
<td>11.618</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C69[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n195_s3/F</td>
</tr>
<tr>
<td>11.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C69[0][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/bit_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.280</td>
<td>3.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C69[0][B]</td>
<td>lcd_initiator_init/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>18.271</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C69[0][B]</td>
<td>lcd_initiator_init/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 32.454%; route: 1.477, 51.979%; tC2Q: 0.442, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.280, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/current_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[1][B]</td>
<td>lcd_initiator_init/current_state_1_s0/CLK</td>
</tr>
<tr>
<td>9.217</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R36C65[1][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/current_state_1_s0/Q</td>
</tr>
<tr>
<td>9.821</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C67[0][B]</td>
<td>lcd_initiator_init/n174_s4/I2</td>
</tr>
<tr>
<td>10.283</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R36C67[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n174_s4/F</td>
</tr>
<tr>
<td>11.156</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C69[1][B]</td>
<td>lcd_initiator_init/n194_s3/I2</td>
</tr>
<tr>
<td>11.618</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C69[1][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n194_s3/F</td>
</tr>
<tr>
<td>11.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C69[1][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/bit_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.280</td>
<td>3.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C69[1][B]</td>
<td>lcd_initiator_init/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>18.271</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C69[1][B]</td>
<td>lcd_initiator_init/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 32.454%; route: 1.477, 51.979%; tC2Q: 0.442, 15.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.280, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_4_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[4]</td>
</tr>
<tr>
<td>11.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>lcd_initiator_init/n180_s21/I0</td>
</tr>
<tr>
<td>11.684</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C68[2][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n180_s21/F</td>
</tr>
<tr>
<td>12.086</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_4_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C68[2][B]</td>
<td>lcd_initiator_init/shift_reg_4_s8/CLK</td>
</tr>
<tr>
<td>18.776</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C68[2][B]</td>
<td>lcd_initiator_init/shift_reg_4_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 15.591%; route: 0.785, 23.707%; tC2Q: 2.010, 60.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.784, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>11.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][B]</td>
<td>lcd_initiator_init/n184_s21/I1</td>
</tr>
<tr>
<td>11.665</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C68[3][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n184_s21/F</td>
</tr>
<tr>
<td>12.068</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_0_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C68[1][A]</td>
<td>lcd_initiator_init/shift_reg_0_s8/CLK</td>
</tr>
<tr>
<td>18.776</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C68[1][A]</td>
<td>lcd_initiator_init/shift_reg_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 15.110%; route: 0.785, 23.842%; tC2Q: 2.010, 61.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.784, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/current_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/current_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[1][B]</td>
<td>lcd_initiator_init/current_state_1_s0/CLK</td>
</tr>
<tr>
<td>9.217</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>18</td>
<td>R36C65[1][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/current_state_1_s0/Q</td>
</tr>
<tr>
<td>10.014</td>
<td>0.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C69[0][B]</td>
<td>lcd_initiator_init/next_state_1_s5/I1</td>
</tr>
<tr>
<td>10.475</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R37C69[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/next_state_1_s5/F</td>
</tr>
<tr>
<td>10.477</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[0][A]</td>
<td>lcd_initiator_init/next_state_1_s4/I3</td>
</tr>
<tr>
<td>10.994</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R37C69[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/next_state_1_s4/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C65[2][A]</td>
<td>lcd_initiator_init/n143_s17/I1</td>
</tr>
<tr>
<td>11.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C65[2][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n143_s17/F</td>
</tr>
<tr>
<td>11.886</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C65[2][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/current_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[2][A]</td>
<td>lcd_initiator_init/current_state_0_s1/CLK</td>
</tr>
<tr>
<td>18.766</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C65[2][A]</td>
<td>lcd_initiator_init/current_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.240, 39.855%; route: 1.429, 45.922%; tC2Q: 0.442, 14.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_3_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[3]</td>
</tr>
<tr>
<td>10.977</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C68[3][B]</td>
<td>lcd_initiator_init/n181_s21/I0</td>
</tr>
<tr>
<td>11.475</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C68[3][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n181_s21/F</td>
</tr>
<tr>
<td>11.878</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C68[2][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_3_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C68[2][A]</td>
<td>lcd_initiator_init/shift_reg_3_s8/CLK</td>
</tr>
<tr>
<td>18.776</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C68[2][A]</td>
<td>lcd_initiator_init/shift_reg_3_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 16.035%; route: 0.595, 19.178%; tC2Q: 2.010, 64.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.784, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_2_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[2]</td>
</tr>
<tr>
<td>11.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[0][B]</td>
<td>lcd_initiator_init/n182_s21/I0</td>
</tr>
<tr>
<td>11.430</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C69[0][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n182_s21/F</td>
</tr>
<tr>
<td>11.835</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[3][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_2_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C69[3][A]</td>
<td>lcd_initiator_init/shift_reg_2_s8/CLK</td>
</tr>
<tr>
<td>18.766</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C69[3][A]</td>
<td>lcd_initiator_init/shift_reg_2_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 8.578%; route: 0.787, 25.735%; tC2Q: 2.010, 65.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_7_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[7]</td>
</tr>
<tr>
<td>11.113</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[2][A]</td>
<td>lcd_initiator_init/n177_s21/I0</td>
</tr>
<tr>
<td>11.375</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C69[2][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n177_s21/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_7_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C69[2][B]</td>
<td>lcd_initiator_init/shift_reg_7_s8/CLK</td>
</tr>
<tr>
<td>18.766</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C69[2][B]</td>
<td>lcd_initiator_init/shift_reg_7_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 8.743%; route: 0.730, 24.313%; tC2Q: 2.010, 66.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_5_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[5]</td>
</tr>
<tr>
<td>11.113</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C68[1][B]</td>
<td>lcd_initiator_init/n179_s21/I0</td>
</tr>
<tr>
<td>11.375</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C68[1][B]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n179_s21/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C68[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_5_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C68[2][B]</td>
<td>lcd_initiator_init/shift_reg_5_s8/CLK</td>
</tr>
<tr>
<td>18.776</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C68[2][B]</td>
<td>lcd_initiator_init/shift_reg_5_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 8.743%; route: 0.730, 24.313%; tC2Q: 2.010, 66.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.784, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/shift_reg_6_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>9</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>10.785</td>
<td>2.010</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/DO[6]</td>
</tr>
<tr>
<td>11.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[1][A]</td>
<td>lcd_initiator_init/n178_s21/I0</td>
</tr>
<tr>
<td>11.430</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R36C67[1][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n178_s21/F</td>
</tr>
<tr>
<td>11.697</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C67[2][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/shift_reg_6_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>18.794</td>
<td>3.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C67[2][A]</td>
<td>lcd_initiator_init/shift_reg_6_s8/CLK</td>
</tr>
<tr>
<td>18.785</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C67[2][A]</td>
<td>lcd_initiator_init/shift_reg_6_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 8.982%; route: 0.650, 22.241%; tC2Q: 2.010, 68.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.794, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/n117_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/scl_reg_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>1001.712</td>
<td>1.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C65[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/n117_s4/I0</td>
</tr>
<tr>
<td>1001.967</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C65[1][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n117_s4/F</td>
</tr>
<tr>
<td>1001.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C65[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/scl_reg_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1001.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1002.866</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/CLK</td>
</tr>
<tr>
<td>1002.901</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lcd_initiator_init/scl_reg_s8</td>
</tr>
<tr>
<td>1002.926</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.866</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 12.964%; route: 0.000, 0.000%; tC2Q: 1.712, 87.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/ins_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[0][A]</td>
<td>lcd_initiator_init/ins_count_1_s1/CLK</td>
</tr>
<tr>
<td>6.858</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R36C65[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_count_1_s1/Q</td>
</tr>
<tr>
<td>6.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[0][A]</td>
<td>lcd_initiator_init/n191_s12/I2</td>
</tr>
<tr>
<td>7.017</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C65[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n191_s12/F</td>
</tr>
<tr>
<td>7.017</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C65[0][A]</td>
<td>lcd_initiator_init/ins_count_1_s1/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C65[0][A]</td>
<td>lcd_initiator_init/ins_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.706</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C68[0][A]</td>
<td>lcd_initiator_init/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.862</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R37C68[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.868</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C68[0][A]</td>
<td>lcd_initiator_init/n196_s4/I0</td>
</tr>
<tr>
<td>7.021</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C68[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n196_s4/F</td>
</tr>
<tr>
<td>7.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C68[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.706</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C68[0][A]</td>
<td>lcd_initiator_init/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.748</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C68[0][A]</td>
<td>lcd_initiator_init/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.706, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.505</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C69[1][A]</td>
<td>lcd_initiator_init/bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.661</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R41C69[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/bit_cnt_3_s0/Q</td>
</tr>
<tr>
<td>6.667</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C69[1][A]</td>
<td>lcd_initiator_init/n193_s3/I2</td>
</tr>
<tr>
<td>6.820</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C69[1][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n193_s3/F</td>
</tr>
<tr>
<td>6.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C69[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/bit_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.505</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C69[1][A]</td>
<td>lcd_initiator_init/bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.547</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C69[1][A]</td>
<td>lcd_initiator_init/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_v_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.858</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td>tft_ctrl_inst/cnt_v_2_s1/CLK</td>
</tr>
<tr>
<td>2.999</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C71[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_2_s1/Q</td>
</tr>
<tr>
<td>3.005</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td>tft_ctrl_inst/n90_s2/I2</td>
</tr>
<tr>
<td>3.158</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n90_s2/F</td>
</tr>
<tr>
<td>3.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.858</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td>tft_ctrl_inst/cnt_v_2_s1/CLK</td>
</tr>
<tr>
<td>2.883</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[0][A]</td>
<td>tft_ctrl_inst/cnt_v_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_v_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.858</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td>tft_ctrl_inst/cnt_v_4_s1/CLK</td>
</tr>
<tr>
<td>2.999</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C71[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_4_s1/Q</td>
</tr>
<tr>
<td>3.005</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td>tft_ctrl_inst/n88_s2/I2</td>
</tr>
<tr>
<td>3.158</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n88_s2/F</td>
</tr>
<tr>
<td>3.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.858</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td>tft_ctrl_inst/cnt_v_4_s1/CLK</td>
</tr>
<tr>
<td>2.883</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[1][A]</td>
<td>tft_ctrl_inst/cnt_v_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_v_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[1][A]</td>
<td>tft_ctrl_inst/cnt_v_8_s1/CLK</td>
</tr>
<tr>
<td>2.806</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R40C70[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_8_s1/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C70[1][A]</td>
<td>tft_ctrl_inst/n84_s2/I0</td>
</tr>
<tr>
<td>2.965</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C70[1][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n84_s2/F</td>
</tr>
<tr>
<td>2.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C70[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[1][A]</td>
<td>tft_ctrl_inst/cnt_v_8_s1/CLK</td>
</tr>
<tr>
<td>2.690</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C70[1][A]</td>
<td>tft_ctrl_inst/cnt_v_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_v_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][A]</td>
<td>tft_ctrl_inst/cnt_v_10_s1/CLK</td>
</tr>
<tr>
<td>3.003</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R35C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_10_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C70[0][A]</td>
<td>tft_ctrl_inst/n82_s2/I2</td>
</tr>
<tr>
<td>3.162</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C70[0][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n82_s2/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][A]</td>
<td>tft_ctrl_inst/cnt_v_10_s1/CLK</td>
</tr>
<tr>
<td>2.887</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C70[0][A]</td>
<td>tft_ctrl_inst/cnt_v_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_0_s0/CLK</td>
</tr>
<tr>
<td>2.806</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_0_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C70[0][A]</td>
<td>tft_ctrl_inst/n36_s3/I0</td>
</tr>
<tr>
<td>2.965</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C70[0][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n36_s3/F</td>
</tr>
<tr>
<td>2.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_0_s0/CLK</td>
</tr>
<tr>
<td>2.690</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/clk_div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/clk_div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.669</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C65[1][A]</td>
<td>lcd_initiator_init/clk_div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R39C65[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_2_s0/Q</td>
</tr>
<tr>
<td>2.816</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C65[1][A]</td>
<td>lcd_initiator_init/n72_s2/I2</td>
</tr>
<tr>
<td>2.969</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C65[1][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n72_s2/F</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C65[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.669</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C65[1][A]</td>
<td>lcd_initiator_init/clk_div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C65[1][A]</td>
<td>lcd_initiator_init/clk_div_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/clk_div_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/clk_div_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C66[1][A]</td>
<td>lcd_initiator_init/clk_div_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>2.806</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C66[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_12_s0/Q</td>
</tr>
<tr>
<td>2.812</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C66[1][A]</td>
<td>lcd_initiator_init/n62_s2/I2</td>
</tr>
<tr>
<td>2.965</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C66[1][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n62_s2/F</td>
</tr>
<tr>
<td>2.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C66[1][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C66[1][A]</td>
<td>lcd_initiator_init/clk_div_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>2.690</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C66[1][A]</td>
<td>lcd_initiator_init/clk_div_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/clk_div_cnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/clk_div_cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.669</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_22_s0/Q</td>
</tr>
<tr>
<td>2.816</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>lcd_initiator_init/n52_s2/I2</td>
</tr>
<tr>
<td>2.969</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n52_s2/F</td>
</tr>
<tr>
<td>2.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.669</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>2.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C65[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/clk_div_cnt_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/clk_div_cnt_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C66[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_28_s0/CLK</td>
</tr>
<tr>
<td>3.003</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R37C66[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_28_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C66[0][A]</td>
<td>lcd_initiator_init/n46_s2/I2</td>
</tr>
<tr>
<td>3.162</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C66[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n46_s2/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C66[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C66[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_28_s0/CLK</td>
</tr>
<tr>
<td>2.887</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C66[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_v_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[1][A]</td>
<td>tft_ctrl_inst/cnt_v_5_s1/CLK</td>
</tr>
<tr>
<td>3.003</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R35C70[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_5_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C70[1][A]</td>
<td>tft_ctrl_inst/n87_s2/I1</td>
</tr>
<tr>
<td>3.165</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C70[1][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n87_s2/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C70[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[1][A]</td>
<td>tft_ctrl_inst/cnt_v_5_s1/CLK</td>
</tr>
<tr>
<td>2.887</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C70[1][A]</td>
<td>tft_ctrl_inst/cnt_v_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_v_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C70[0][A]</td>
<td>tft_ctrl_inst/cnt_v_7_s1/CLK</td>
</tr>
<tr>
<td>3.003</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R36C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_7_s1/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C70[0][A]</td>
<td>tft_ctrl_inst/n85_s2/I3</td>
</tr>
<tr>
<td>3.165</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C70[0][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n85_s2/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C70[0][A]</td>
<td>tft_ctrl_inst/cnt_v_7_s1/CLK</td>
</tr>
<tr>
<td>2.887</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C70[0][A]</td>
<td>tft_ctrl_inst/cnt_v_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>3.003</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R34C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_1_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td>tft_ctrl_inst/n35_s2/I1</td>
</tr>
<tr>
<td>3.165</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n35_s2/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>2.887</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/clk_div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/clk_div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.669</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C65[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R39C65[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.819</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C65[0][A]</td>
<td>lcd_initiator_init/n73_s2/I1</td>
</tr>
<tr>
<td>2.972</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C65[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n73_s2/F</td>
</tr>
<tr>
<td>2.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C65[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.669</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C65[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C65[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/clk_div_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/clk_div_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.661</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C67[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.802</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R39C67[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_18_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C67[0][A]</td>
<td>lcd_initiator_init/n56_s2/I2</td>
</tr>
<tr>
<td>2.964</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C67[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n56_s2/F</td>
</tr>
<tr>
<td>2.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C67[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.661</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C67[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C67[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_v_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>tft_ctrl_inst/cnt_v_0_s1/CLK</td>
</tr>
<tr>
<td>3.003</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R36C72[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_0_s1/Q</td>
</tr>
<tr>
<td>3.015</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>tft_ctrl_inst/n92_s4/I0</td>
</tr>
<tr>
<td>3.168</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n92_s4/F</td>
</tr>
<tr>
<td>3.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>tft_ctrl_inst/cnt_v_0_s1/CLK</td>
</tr>
<tr>
<td>2.887</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>tft_ctrl_inst/cnt_v_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/clk_div_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/clk_div_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C66[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.806</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R41C66[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_8_s0/Q</td>
</tr>
<tr>
<td>2.818</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C66[0][A]</td>
<td>lcd_initiator_init/n66_s2/I2</td>
</tr>
<tr>
<td>2.971</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C66[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n66_s2/F</td>
</tr>
<tr>
<td>2.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C66[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C66[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.690</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C66[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/clk_div_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/clk_div_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C68[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>2.806</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R39C68[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_17_s0/Q</td>
</tr>
<tr>
<td>2.818</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C68[0][A]</td>
<td>lcd_initiator_init/n57_s2/I0</td>
</tr>
<tr>
<td>2.971</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C68[0][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n57_s2/F</td>
</tr>
<tr>
<td>2.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C68[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/clk_div_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.665</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C68[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>2.690</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C68[0][A]</td>
<td>lcd_initiator_init/clk_div_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_h_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td>tft_ctrl_inst/cnt_h_9_s0/CLK</td>
</tr>
<tr>
<td>3.006</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R34C72[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_9_s0/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td>tft_ctrl_inst/n27_s2/I3</td>
</tr>
<tr>
<td>3.174</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n27_s2/F</td>
</tr>
<tr>
<td>3.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td>tft_ctrl_inst/cnt_h_9_s0/CLK</td>
</tr>
<tr>
<td>2.887</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C72[1][A]</td>
<td>tft_ctrl_inst/cnt_h_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>tft_ctrl_inst/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][A]</td>
<td>tft_ctrl_inst/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>3.006</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R34C72[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.024</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][A]</td>
<td>tft_ctrl_inst/n31_s2/I2</td>
</tr>
<tr>
<td>3.177</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C72[0][A]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n31_s2/F</td>
</tr>
<tr>
<td>3.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.862</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][A]</td>
<td>tft_ctrl_inst/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.887</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C72[0][A]</td>
<td>tft_ctrl_inst/cnt_h_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.018, 5.714%; tC2Q: 0.144, 45.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.706</td>
<td>1.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C66[2][B]</td>
<td>lcd_initiator_init/ins_count_7_s1/CLK</td>
</tr>
<tr>
<td>6.864</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R36C66[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_count_7_s1/Q</td>
</tr>
<tr>
<td>7.062</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_ram_ins_ram_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.737</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[14][A]</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 55.618%; tC2Q: 0.158, 44.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/ins_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCL_d:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C65[2][A]</td>
<td>lcd_initiator_init/ins_count_3_s1/CLK</td>
</tr>
<tr>
<td>6.858</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R35C65[2][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_count_3_s1/Q</td>
</tr>
<tr>
<td>6.864</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C65[2][A]</td>
<td>lcd_initiator_init/n189_s15/I3</td>
</tr>
<tr>
<td>7.070</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C65[2][A]</td>
<td style=" background: #97FFFF;">lcd_initiator_init/n189_s15/F</td>
</tr>
<tr>
<td>7.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C65[2][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/ins_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C65[2][A]</td>
<td>lcd_initiator_init/ins_count_3_s1/CLK</td>
</tr>
<tr>
<td>6.744</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C65[2][A]</td>
<td>lcd_initiator_init/ins_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 55.978%; route: 0.006, 1.630%; tC2Q: 0.156, 42.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>561.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>561.645</td>
<td>1.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C70[0][A]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>559.647</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[0][A]</td>
<td>tft_pic_inst/pix_data_4_s0/CLK</td>
</tr>
<tr>
<td>559.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_4_s0</td>
</tr>
<tr>
<td>559.265</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C70[0][A]</td>
<td>tft_pic_inst/pix_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 11.411%; route: 2.109, 73.476%; tC2Q: 0.434, 15.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>561.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>561.645</td>
<td>1.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C70[0][B]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>559.647</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[0][B]</td>
<td>tft_pic_inst/pix_data_14_s0/CLK</td>
</tr>
<tr>
<td>559.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_14_s0</td>
</tr>
<tr>
<td>559.265</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C70[0][B]</td>
<td>tft_pic_inst/pix_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 11.411%; route: 2.109, 73.476%; tC2Q: 0.434, 15.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>561.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>561.645</td>
<td>1.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C70[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>559.647</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C70[1][A]</td>
<td>tft_ctrl_inst/cnt_v_8_s1/CLK</td>
</tr>
<tr>
<td>559.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_8_s1</td>
</tr>
<tr>
<td>559.265</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C70[1][A]</td>
<td>tft_ctrl_inst/cnt_v_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 11.411%; route: 2.109, 73.476%; tC2Q: 0.434, 15.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>561.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>561.636</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C72[1][A]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>559.647</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C72[1][A]</td>
<td>tft_pic_inst/pix_data_2_s0/CLK</td>
</tr>
<tr>
<td>559.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_2_s0</td>
</tr>
<tr>
<td>559.265</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C72[1][A]</td>
<td>tft_pic_inst/pix_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 11.446%; route: 2.100, 73.395%; tC2Q: 0.434, 15.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>561.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>561.636</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C72[0][B]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>559.647</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C72[0][B]</td>
<td>tft_pic_inst/pix_data_13_s0/CLK</td>
</tr>
<tr>
<td>559.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_13_s0</td>
</tr>
<tr>
<td>559.265</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C72[0][B]</td>
<td>tft_pic_inst/pix_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 11.446%; route: 2.100, 73.395%; tC2Q: 0.434, 15.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>561.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>561.560</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>559.647</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_0_s0/CLK</td>
</tr>
<tr>
<td>559.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_0_s0</td>
</tr>
<tr>
<td>559.265</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 11.759%; route: 2.024, 72.666%; tC2Q: 0.434, 15.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>561.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>561.260</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[0][B]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>559.638</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C71[0][B]</td>
<td>tft_pic_inst/pix_data_8_s0/CLK</td>
</tr>
<tr>
<td>559.603</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_8_s0</td>
</tr>
<tr>
<td>559.255</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C71[0][B]</td>
<td>tft_pic_inst/pix_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.179%; route: 1.724, 69.366%; tC2Q: 0.434, 17.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>561.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>561.260</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[0][A]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>559.638</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C71[0][A]</td>
<td>tft_pic_inst/pix_data_9_s0/CLK</td>
</tr>
<tr>
<td>559.603</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_9_s0</td>
</tr>
<tr>
<td>559.255</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C71[0][A]</td>
<td>tft_pic_inst/pix_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.179%; route: 1.724, 69.366%; tC2Q: 0.434, 17.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>561.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>561.260</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C71[1][A]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>559.638</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C71[1][A]</td>
<td>tft_pic_inst/pix_data_10_s0/CLK</td>
</tr>
<tr>
<td>559.603</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_10_s0</td>
</tr>
<tr>
<td>559.255</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C71[1][A]</td>
<td>tft_pic_inst/pix_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 13.179%; route: 1.724, 69.366%; tC2Q: 0.434, 17.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.831</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C72[0][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[0][B]</td>
<td>tft_ctrl_inst/cnt_v_1_s1/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_1_s1</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C72[0][B]</td>
<td>tft_ctrl_inst/cnt_v_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 15.927%; route: 1.295, 62.979%; tC2Q: 0.434, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.831</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[0][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][B]</td>
<td>tft_ctrl_inst/cnt_h_10_s0/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_10_s0</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C72[0][B]</td>
<td>tft_ctrl_inst/cnt_h_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 15.927%; route: 1.295, 62.979%; tC2Q: 0.434, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.831</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][A]</td>
<td>tft_ctrl_inst/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_5_s0</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C72[0][A]</td>
<td>tft_ctrl_inst/cnt_h_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 15.927%; route: 1.295, 62.979%; tC2Q: 0.434, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.831</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C72[3][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[3][A]</td>
<td>tft_ctrl_inst/cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_6_s0</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C72[3][A]</td>
<td>tft_ctrl_inst/cnt_h_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 15.927%; route: 1.295, 62.979%; tC2Q: 0.434, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.831</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C72[2][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][B]</td>
<td>tft_ctrl_inst/cnt_h_7_s0/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_7_s0</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C72[2][B]</td>
<td>tft_ctrl_inst/cnt_h_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 15.927%; route: 1.295, 62.979%; tC2Q: 0.434, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.831</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C72[2][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][A]</td>
<td>tft_ctrl_inst/cnt_h_8_s0/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_8_s0</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C72[2][A]</td>
<td>tft_ctrl_inst/cnt_h_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 15.927%; route: 1.295, 62.979%; tC2Q: 0.434, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.831</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td>tft_ctrl_inst/cnt_h_9_s0/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_9_s0</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C72[1][A]</td>
<td>tft_ctrl_inst/cnt_h_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 15.927%; route: 1.295, 62.979%; tC2Q: 0.434, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.621</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.133</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td>tft_ctrl_inst/cnt_v_2_s1/CLK</td>
</tr>
<tr>
<td>560.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_2_s1</td>
</tr>
<tr>
<td>559.750</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C71[0][A]</td>
<td>tft_ctrl_inst/cnt_v_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.739%; route: 1.085, 58.768%; tC2Q: 0.434, 23.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.621</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C71[3][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.133</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[3][A]</td>
<td>tft_ctrl_inst/cnt_v_3_s1/CLK</td>
</tr>
<tr>
<td>560.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_3_s1</td>
</tr>
<tr>
<td>559.750</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C71[3][A]</td>
<td>tft_ctrl_inst/cnt_v_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.739%; route: 1.085, 58.768%; tC2Q: 0.434, 23.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.621</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.133</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td>tft_ctrl_inst/cnt_v_4_s1/CLK</td>
</tr>
<tr>
<td>560.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_4_s1</td>
</tr>
<tr>
<td>559.750</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C71[1][A]</td>
<td>tft_ctrl_inst/cnt_v_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.739%; route: 1.085, 58.768%; tC2Q: 0.434, 23.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.621</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C71[2][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.133</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[2][B]</td>
<td>tft_ctrl_inst/cnt_v_9_s1/CLK</td>
</tr>
<tr>
<td>560.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_9_s1</td>
</tr>
<tr>
<td>559.750</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C71[2][B]</td>
<td>tft_ctrl_inst/cnt_v_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.739%; route: 1.085, 58.768%; tC2Q: 0.434, 23.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.621</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>tft_ctrl_inst/cnt_v_0_s1/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_0_s1</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>tft_ctrl_inst/cnt_v_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 17.739%; route: 1.085, 58.768%; tC2Q: 0.434, 23.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.545</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_1_s0</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 18.503%; route: 1.009, 56.992%; tC2Q: 0.434, 24.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.545</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C70[1][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[1][B]</td>
<td>tft_ctrl_inst/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_2_s0</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C70[1][B]</td>
<td>tft_ctrl_inst/cnt_h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 18.503%; route: 1.009, 56.992%; tC2Q: 0.434, 24.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.545</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C70[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[1][A]</td>
<td>tft_ctrl_inst/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_3_s0</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C70[1][A]</td>
<td>tft_ctrl_inst/cnt_h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 18.503%; route: 1.009, 56.992%; tC2Q: 0.434, 24.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>560.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>559.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>555.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>lcd_initiator_init/init_done_s4/CLK</td>
</tr>
<tr>
<td>559.209</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_s4/Q</td>
</tr>
<tr>
<td>559.901</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I3</td>
</tr>
<tr>
<td>560.229</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>560.545</td>
<td>0.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C70[0][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>557.548</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>560.142</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[0][B]</td>
<td>tft_ctrl_inst/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>560.107</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_4_s0</td>
</tr>
<tr>
<td>559.760</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C70[0][B]</td>
<td>tft_ctrl_inst/cnt_h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.775, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 18.503%; route: 1.009, 56.992%; tC2Q: 0.434, 24.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.404</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[1][A]</td>
<td>tft_ctrl_inst/cnt_v_5_s1/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_5_s1</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C70[1][A]</td>
<td>tft_ctrl_inst/cnt_v_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 37.037%; route: 0.284, 40.456%; tC2Q: 0.158, 22.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.404</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][A]</td>
<td>tft_ctrl_inst/cnt_v_10_s1/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_10_s1</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C70[0][A]</td>
<td>tft_ctrl_inst/cnt_v_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 37.037%; route: 0.284, 40.456%; tC2Q: 0.158, 22.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.497</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C70[0][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C70[0][B]</td>
<td>tft_ctrl_inst/cnt_v_6_s1/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_6_s1</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C70[0][B]</td>
<td>tft_ctrl_inst/cnt_v_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 32.704%; route: 0.377, 47.421%; tC2Q: 0.158, 19.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.497</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C70[0][A]</td>
<td>tft_ctrl_inst/cnt_v_7_s1/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_7_s1</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C70[0][A]</td>
<td>tft_ctrl_inst/cnt_v_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 32.704%; route: 0.377, 47.421%; tC2Q: 0.158, 19.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.500</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_1_s0</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 32.581%; route: 0.380, 47.619%; tC2Q: 0.158, 19.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.500</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[1][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[1][B]</td>
<td>tft_ctrl_inst/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_2_s0</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C70[1][B]</td>
<td>tft_ctrl_inst/cnt_h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 32.581%; route: 0.380, 47.619%; tC2Q: 0.158, 19.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.500</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[1][A]</td>
<td>tft_ctrl_inst/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_3_s0</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C70[1][A]</td>
<td>tft_ctrl_inst/cnt_h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 32.581%; route: 0.380, 47.619%; tC2Q: 0.158, 19.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.500</td>
<td>0.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[0][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C70[0][B]</td>
<td>tft_ctrl_inst/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_4_s0</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C70[0][B]</td>
<td>tft_ctrl_inst/cnt_h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 32.581%; route: 0.380, 47.619%; tC2Q: 0.158, 19.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.522</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>tft_ctrl_inst/cnt_v_0_s1/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_0_s1</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>tft_ctrl_inst/cnt_v_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 31.707%; route: 0.402, 49.024%; tC2Q: 0.158, 19.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.522</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.302</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td>tft_ctrl_inst/cnt_v_2_s1/CLK</td>
</tr>
<tr>
<td>447.337</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_2_s1</td>
</tr>
<tr>
<td>447.284</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[0][A]</td>
<td>tft_ctrl_inst/cnt_v_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 31.707%; route: 0.402, 49.024%; tC2Q: 0.158, 19.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.522</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[3][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.302</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[3][A]</td>
<td>tft_ctrl_inst/cnt_v_3_s1/CLK</td>
</tr>
<tr>
<td>447.337</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_3_s1</td>
</tr>
<tr>
<td>447.284</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[3][A]</td>
<td>tft_ctrl_inst/cnt_v_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 31.707%; route: 0.402, 49.024%; tC2Q: 0.158, 19.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.522</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.302</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td>tft_ctrl_inst/cnt_v_4_s1/CLK</td>
</tr>
<tr>
<td>447.337</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_4_s1</td>
</tr>
<tr>
<td>447.284</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[1][A]</td>
<td>tft_ctrl_inst/cnt_v_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 31.707%; route: 0.402, 49.024%; tC2Q: 0.158, 19.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.522</td>
<td>0.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[2][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.302</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[2][B]</td>
<td>tft_ctrl_inst/cnt_v_9_s1/CLK</td>
</tr>
<tr>
<td>447.337</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_9_s1</td>
</tr>
<tr>
<td>447.284</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[2][B]</td>
<td>tft_ctrl_inst/cnt_v_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 31.707%; route: 0.402, 49.024%; tC2Q: 0.158, 19.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_v_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.624</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[0][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_v_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[0][B]</td>
<td>tft_ctrl_inst/cnt_v_1_s1/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_v_1_s1</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[0][B]</td>
<td>tft_ctrl_inst/cnt_v_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 28.200%; route: 0.504, 54.664%; tC2Q: 0.158, 17.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.624</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][B]</td>
<td>tft_ctrl_inst/cnt_h_10_s0/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_10_s0</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C72[0][B]</td>
<td>tft_ctrl_inst/cnt_h_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 28.200%; route: 0.504, 54.664%; tC2Q: 0.158, 17.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.624</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[0][A]</td>
<td>tft_ctrl_inst/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_5_s0</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C72[0][A]</td>
<td>tft_ctrl_inst/cnt_h_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 28.200%; route: 0.504, 54.664%; tC2Q: 0.158, 17.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.624</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[3][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[3][A]</td>
<td>tft_ctrl_inst/cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_6_s0</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[3][A]</td>
<td>tft_ctrl_inst/cnt_h_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 28.200%; route: 0.504, 54.664%; tC2Q: 0.158, 17.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.624</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][B]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][B]</td>
<td>tft_ctrl_inst/cnt_h_7_s0/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_7_s0</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[2][B]</td>
<td>tft_ctrl_inst/cnt_h_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 28.200%; route: 0.504, 54.664%; tC2Q: 0.158, 17.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.624</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][A]</td>
<td>tft_ctrl_inst/cnt_h_8_s0/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_8_s0</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[2][A]</td>
<td>tft_ctrl_inst/cnt_h_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 28.200%; route: 0.504, 54.664%; tC2Q: 0.158, 17.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.624</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.306</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C72[1][A]</td>
<td>tft_ctrl_inst/cnt_h_9_s0/CLK</td>
</tr>
<tr>
<td>447.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_9_s0</td>
</tr>
<tr>
<td>447.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C72[1][A]</td>
<td>tft_ctrl_inst/cnt_h_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 28.200%; route: 0.504, 54.664%; tC2Q: 0.158, 17.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.890</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C71[0][B]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.105</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C71[0][B]</td>
<td>tft_pic_inst/pix_data_8_s0/CLK</td>
</tr>
<tr>
<td>447.141</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_8_s0</td>
</tr>
<tr>
<td>447.087</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C71[0][B]</td>
<td>tft_pic_inst/pix_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 21.886%; route: 0.770, 64.815%; tC2Q: 0.158, 13.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.890</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C71[0][A]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.105</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C71[0][A]</td>
<td>tft_pic_inst/pix_data_9_s0/CLK</td>
</tr>
<tr>
<td>447.141</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_9_s0</td>
</tr>
<tr>
<td>447.087</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C71[0][A]</td>
<td>tft_pic_inst/pix_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 21.886%; route: 0.770, 64.815%; tC2Q: 0.158, 13.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>447.890</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C71[1][A]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.105</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C71[1][A]</td>
<td>tft_pic_inst/pix_data_10_s0/CLK</td>
</tr>
<tr>
<td>447.141</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_10_s0</td>
</tr>
<tr>
<td>447.087</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C71[1][A]</td>
<td>tft_pic_inst/pix_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 21.886%; route: 0.770, 64.815%; tC2Q: 0.158, 13.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>448.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_ctrl_inst/cnt_h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>448.063</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C70[0][A]</td>
<td style=" font-weight:bold;">tft_ctrl_inst/cnt_h_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.109</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_0_s0/CLK</td>
</tr>
<tr>
<td>447.145</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_ctrl_inst/cnt_h_0_s0</td>
</tr>
<tr>
<td>447.091</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C70[0][A]</td>
<td>tft_ctrl_inst/cnt_h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 19.104%; route: 0.943, 69.287%; tC2Q: 0.158, 11.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>448.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>447.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/init_done_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tft_pic_inst/pix_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCL_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>445.000</td>
<td>445.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>445.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R37C65[1][A]</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>446.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C69[0][A]</td>
<td>lcd_initiator_init/init_done_reg_s0/CLK</td>
</tr>
<tr>
<td>446.860</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R34C69[0][A]</td>
<td style=" font-weight:bold;">lcd_initiator_init/init_done_reg_s0/Q</td>
</tr>
<tr>
<td>447.054</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C70[0][B]</td>
<td>tft_ctrl_inst/n9_s2/I2</td>
</tr>
<tr>
<td>447.314</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R35C70[0][B]</td>
<td style=" background: #97FFFF;">tft_ctrl_inst/n9_s2/F</td>
</tr>
<tr>
<td>448.084</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C72[1][A]</td>
<td style=" font-weight:bold;">tft_pic_inst/pix_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>444.444</td>
<td>444.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>444.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>446.436</td>
<td>1.992</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_T[0]</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>447.109</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C72[1][A]</td>
<td>tft_pic_inst/pix_data_2_s0/CLK</td>
</tr>
<tr>
<td>447.145</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tft_pic_inst/pix_data_2_s0</td>
</tr>
<tr>
<td>447.091</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C72[1][A]</td>
<td>tft_pic_inst/pix_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 18.813%; route: 0.964, 69.754%; tC2Q: 0.158, 11.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCL_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.775</td>
<td>3.775</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>11.522</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.808</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCL_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>3.894</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>6.702</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_initiator_init/ins_ram_ins_ram_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.486</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.736</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCL_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_initiator_init/n158_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.794</td>
<td>3.794</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_initiator_init/n158_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>11.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_initiator_init/n158_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.486</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.736</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCL_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_initiator_init/shift_reg_6_s8</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.794</td>
<td>3.794</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_initiator_init/shift_reg_6_s8/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>11.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_initiator_init/shift_reg_6_s8/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.486</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.736</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCL_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_initiator_init/shift_reg_6_s14</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.794</td>
<td>3.794</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_initiator_init/shift_reg_6_s14/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>11.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_initiator_init/shift_reg_6_s14/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.742</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCL_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_initiator_init/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_initiator_init/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>11.526</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_initiator_init/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.742</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCL_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_initiator_init/n159_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_initiator_init/n159_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>11.526</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_initiator_init/n159_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.742</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCL_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_initiator_init/ins_count_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_initiator_init/ins_count_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>11.526</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_initiator_init/ins_count_5_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.742</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCL_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_initiator_init/ins_count_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_initiator_init/ins_count_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>11.526</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_initiator_init/ins_count_4_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.742</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCL_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_initiator_init/ins_count_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>8.784</td>
<td>3.784</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_initiator_init/ins_count_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCL_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>11.526</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_initiator_init/ins_count_6_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>64</td>
<td>tft_clk_d</td>
<td>105.254</td>
<td>2.659</td>
</tr>
<tr>
<td>44</td>
<td>SCL_d</td>
<td>0.421</td>
<td>4.248</td>
</tr>
<tr>
<td>29</td>
<td>n9_7</td>
<td>-2.381</td>
<td>1.487</td>
</tr>
<tr>
<td>21</td>
<td>current_state[0]</td>
<td>6.575</td>
<td>0.794</td>
</tr>
<tr>
<td>18</td>
<td>shift_reg_0_26</td>
<td>7.353</td>
<td>1.375</td>
</tr>
<tr>
<td>18</td>
<td>current_state[1]</td>
<td>5.715</td>
<td>0.839</td>
</tr>
<tr>
<td>16</td>
<td>cnt_v_10_8</td>
<td>106.617</td>
<td>1.098</td>
</tr>
<tr>
<td>16</td>
<td>current_state[2]</td>
<td>6.685</td>
<td>0.882</td>
</tr>
<tr>
<td>14</td>
<td>cnt_h[5]</td>
<td>106.937</td>
<td>1.082</td>
</tr>
<tr>
<td>12</td>
<td>cnt_h[8]</td>
<td>106.724</td>
<td>1.429</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R36C68</td>
<td>51.39%</td>
</tr>
<tr>
<td>R41C66</td>
<td>50.00%</td>
</tr>
<tr>
<td>R36C65</td>
<td>50.00%</td>
</tr>
<tr>
<td>R35C70</td>
<td>47.22%</td>
</tr>
<tr>
<td>R36C69</td>
<td>47.22%</td>
</tr>
<tr>
<td>R34C70</td>
<td>45.83%</td>
</tr>
<tr>
<td>R35C65</td>
<td>45.83%</td>
</tr>
<tr>
<td>R36C70</td>
<td>44.44%</td>
</tr>
<tr>
<td>R39C65</td>
<td>43.06%</td>
</tr>
<tr>
<td>R40C65</td>
<td>43.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
