{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671057762747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671057762763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 17:42:42 2022 " "Processing started: Wed Dec 14 17:42:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671057762763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057762763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off juego_luces -c juego_luces " "Command: quartus_map --read_settings_files=on --write_settings_files=off juego_luces -c juego_luces" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057762778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671057764197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671057764197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frecuency_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frecuency_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frecuency_divider-test " "Found design unit 1: frecuency_divider-test" {  } { { "frecuency_divider.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/frecuency_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777227 ""} { "Info" "ISGN_ENTITY_NAME" "1 frecuency_divider " "Found entity 1: frecuency_divider" {  } { { "frecuency_divider.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/frecuency_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057777227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_4_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_4_bits-test " "Found design unit 1: count_4_bits-test" {  } { { "count_4_bits.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/count_4_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777230 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_4_bits " "Found entity 1: count_4_bits" {  } { { "count_4_bits.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/count_4_bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057777230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sec_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_sec_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_SEC_1-ROM_SEC_1 " "Found design unit 1: ROM_SEC_1-ROM_SEC_1" {  } { { "ROM_SEC_1.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777233 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_SEC_1 " "Found entity 1: ROM_SEC_1" {  } { { "ROM_SEC_1.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057777233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sec_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_sec_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_SEC_2-ROM_SEC_2 " "Found design unit 1: ROM_SEC_2-ROM_SEC_2" {  } { { "ROM_SEC_2.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777235 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_SEC_2 " "Found entity 1: ROM_SEC_2" {  } { { "ROM_SEC_2.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057777235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sec_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_sec_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_SEC_3-ROM_SEC_3 " "Found design unit 1: ROM_SEC_3-ROM_SEC_3" {  } { { "ROM_SEC_3.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777237 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_SEC_3 " "Found entity 1: ROM_SEC_3" {  } { { "ROM_SEC_3.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057777237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego_luces.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juego_luces.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 juego_luces-juegos_luces " "Found design unit 1: juego_luces-juegos_luces" {  } { { "juego_luces.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/juego_luces.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777241 ""} { "Info" "ISGN_ENTITY_NAME" "1 juego_luces " "Found entity 1: juego_luces" {  } { { "juego_luces.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/juego_luces.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057777241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057777241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "juego_luces " "Elaborating entity \"juego_luces\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671057777403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frecuency_divider frecuency_divider:DIVF " "Elaborating entity \"frecuency_divider\" for hierarchy \"frecuency_divider:DIVF\"" {  } { { "juego_luces.vhd" "DIVF" { Text "D:/intelFPGA_lite/juego_luces/juego_luces.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057777638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_4_bits count_4_bits:CONTADOR " "Elaborating entity \"count_4_bits\" for hierarchy \"count_4_bits:CONTADOR\"" {  } { { "juego_luces.vhd" "CONTADOR" { Text "D:/intelFPGA_lite/juego_luces/juego_luces.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057777700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_SEC_1 ROM_SEC_1:ROMUNO " "Elaborating entity \"ROM_SEC_1\" for hierarchy \"ROM_SEC_1:ROMUNO\"" {  } { { "juego_luces.vhd" "ROMUNO" { Text "D:/intelFPGA_lite/juego_luces/juego_luces.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057777747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_SEC_2 ROM_SEC_2:ROMDOS " "Elaborating entity \"ROM_SEC_2\" for hierarchy \"ROM_SEC_2:ROMDOS\"" {  } { { "juego_luces.vhd" "ROMDOS" { Text "D:/intelFPGA_lite/juego_luces/juego_luces.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057777781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_SEC_3 ROM_SEC_3:ROMTRES " "Elaborating entity \"ROM_SEC_3\" for hierarchy \"ROM_SEC_3:ROMTRES\"" {  } { { "juego_luces.vhd" "ROMTRES" { Text "D:/intelFPGA_lite/juego_luces/juego_luces.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057777804 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_3:ROMTRES\|data_bus\[0\] " "Converted tri-state buffer \"ROM_SEC_3:ROMTRES\|data_bus\[0\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_3.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_3.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_3:ROMTRES\|data_bus\[1\] " "Converted tri-state buffer \"ROM_SEC_3:ROMTRES\|data_bus\[1\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_3.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_3.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_3:ROMTRES\|data_bus\[2\] " "Converted tri-state buffer \"ROM_SEC_3:ROMTRES\|data_bus\[2\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_3.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_3.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_3:ROMTRES\|data_bus\[3\] " "Converted tri-state buffer \"ROM_SEC_3:ROMTRES\|data_bus\[3\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_3.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_3.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_3:ROMTRES\|data_bus\[4\] " "Converted tri-state buffer \"ROM_SEC_3:ROMTRES\|data_bus\[4\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_3.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_3.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_3:ROMTRES\|data_bus\[5\] " "Converted tri-state buffer \"ROM_SEC_3:ROMTRES\|data_bus\[5\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_3.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_3.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_3:ROMTRES\|data_bus\[6\] " "Converted tri-state buffer \"ROM_SEC_3:ROMTRES\|data_bus\[6\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_3.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_3.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_3:ROMTRES\|data_bus\[7\] " "Converted tri-state buffer \"ROM_SEC_3:ROMTRES\|data_bus\[7\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_3.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_3.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_2:ROMDOS\|data_bus\[0\] " "Converted tri-state buffer \"ROM_SEC_2:ROMDOS\|data_bus\[0\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_2.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_2:ROMDOS\|data_bus\[1\] " "Converted tri-state buffer \"ROM_SEC_2:ROMDOS\|data_bus\[1\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_2.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_2:ROMDOS\|data_bus\[2\] " "Converted tri-state buffer \"ROM_SEC_2:ROMDOS\|data_bus\[2\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_2.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_2:ROMDOS\|data_bus\[3\] " "Converted tri-state buffer \"ROM_SEC_2:ROMDOS\|data_bus\[3\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_2.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_2:ROMDOS\|data_bus\[4\] " "Converted tri-state buffer \"ROM_SEC_2:ROMDOS\|data_bus\[4\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_2.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_2:ROMDOS\|data_bus\[5\] " "Converted tri-state buffer \"ROM_SEC_2:ROMDOS\|data_bus\[5\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_2.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_2:ROMDOS\|data_bus\[6\] " "Converted tri-state buffer \"ROM_SEC_2:ROMDOS\|data_bus\[6\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_2.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_2:ROMDOS\|data_bus\[7\] " "Converted tri-state buffer \"ROM_SEC_2:ROMDOS\|data_bus\[7\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_2.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_2.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_1:ROMUNO\|data_bus\[0\] " "Converted tri-state buffer \"ROM_SEC_1:ROMUNO\|data_bus\[0\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_1.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_1.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_1:ROMUNO\|data_bus\[1\] " "Converted tri-state buffer \"ROM_SEC_1:ROMUNO\|data_bus\[1\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_1.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_1.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_1:ROMUNO\|data_bus\[2\] " "Converted tri-state buffer \"ROM_SEC_1:ROMUNO\|data_bus\[2\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_1.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_1.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_1:ROMUNO\|data_bus\[3\] " "Converted tri-state buffer \"ROM_SEC_1:ROMUNO\|data_bus\[3\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_1.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_1.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_1:ROMUNO\|data_bus\[4\] " "Converted tri-state buffer \"ROM_SEC_1:ROMUNO\|data_bus\[4\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_1.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_1.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_1:ROMUNO\|data_bus\[5\] " "Converted tri-state buffer \"ROM_SEC_1:ROMUNO\|data_bus\[5\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_1.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_1.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_1:ROMUNO\|data_bus\[6\] " "Converted tri-state buffer \"ROM_SEC_1:ROMUNO\|data_bus\[6\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_1.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_1.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ROM_SEC_1:ROMUNO\|data_bus\[7\] " "Converted tri-state buffer \"ROM_SEC_1:ROMUNO\|data_bus\[7\]\" feeding internal logic into a wire" {  } { { "ROM_SEC_1.vhd" "" { Text "D:/intelFPGA_lite/juego_luces/ROM_SEC_1.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1671057778715 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1671057778715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671057780121 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671057780944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671057782003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057782003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671057783060 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671057783060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671057783060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671057783060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671057783075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 17:43:03 2022 " "Processing ended: Wed Dec 14 17:43:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671057783075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671057783075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671057783075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057783075 ""}
