;redcode
;assert 1
	SPL 0, <-2
	SPL <-127, @106
	SPL 310, 96
	SPL <-127, @106
	SPL <-127, @106
	MOV -9, <-20
	MOV -9, <-20
	MOV -9, <-20
	MOV -9, <-20
	DJN -1, @-20
	JMP 0
	SUB @129, 106
	DJN -1, @-20
	MOV -67, <-520
	DJN -1, @-20
	SUB @129, 106
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	MOV -9, <-20
	SUB <9, @2
	JMN -1, @-20
	JMP @672, #200
	JMP @672, #200
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB 180, 103
	SUB 180, 103
	SPL 127, 106
	SPL 127, 106
	SPL 300, 90
	SUB @121, 103
	JMN @12, #200
	ADD 210, 36
	MOV -67, <-20
	ADD 130, -9
	SUB -0, 900
	SPL 0, <-2
	SUB @121, 103
	SPL <-127, @106
	SPL 0, <-2
	SPL 300, 96
	SPL 300, 96
	SPL <-127, @106
	SPL 300, 96
	SPL 300, 96
	ADD 700, 606
