Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7849e2be600f4c729b62f4199b70ac49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basys3_sim_behav xil_defaultlib.Basys3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Mux32bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegSel
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.Stall
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.DBSel
Compiling module xil_defaultlib.Halt
Compiling module xil_defaultlib.DemoBus
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.ClockDiv
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.Basys3
Compiling module xil_defaultlib.Basys3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basys3_sim_behav
