# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab1_part2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/part2_lab1 {C:/Users/Rao/Desktop/Quartus_github/part2_lab1/lab1_part2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:35 on Sep 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/part2_lab1" C:/Users/Rao/Desktop/Quartus_github/part2_lab1/lab1_part2.sv 
# -- Compiling module lab1_part2
# 
# Top level modules:
# 	lab1_part2
# End time: 22:34:35 on Sep 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/part2_lab1 {C:/Users/Rao/Desktop/Quartus_github/part2_lab1/lab1_part2_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:36 on Sep 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Rao/Desktop/Quartus_github/part2_lab1" C:/Users/Rao/Desktop/Quartus_github/part2_lab1/lab1_part2_tb.sv 
# -- Compiling module lab1_part2_tb
# 
# Top level modules:
# 	lab1_part2_tb
# End time: 22:34:36 on Sep 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lab1_part2_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" lab1_part2_tb 
# Start time: 22:34:36 on Sep 27,2023
# Loading sv_std.std
# Loading work.lab1_part2_tb
# Loading work.lab1_part2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Rao/Desktop/Quartus_github/part2_lab1/lab1_part2_tb.sv(40)
#    Time: 20 ps  Iteration: 0  Instance: /lab1_part2_tb
# 1
# Break in Module lab1_part2_tb at C:/Users/Rao/Desktop/Quartus_github/part2_lab1/lab1_part2_tb.sv line 40
# End time: 22:37:21 on Sep 27,2023, Elapsed time: 0:02:45
# Errors: 0, Warnings: 0
