;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; HE
HE__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
HE__0__MASK EQU 0x10
HE__0__PC EQU CYREG_PRT3_PC4
HE__0__PORT EQU 3
HE__0__SHIFT EQU 4
HE__AG EQU CYREG_PRT3_AG
HE__AMUX EQU CYREG_PRT3_AMUX
HE__BIE EQU CYREG_PRT3_BIE
HE__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HE__BYP EQU CYREG_PRT3_BYP
HE__CTL EQU CYREG_PRT3_CTL
HE__DM0 EQU CYREG_PRT3_DM0
HE__DM1 EQU CYREG_PRT3_DM1
HE__DM2 EQU CYREG_PRT3_DM2
HE__DR EQU CYREG_PRT3_DR
HE__INP_DIS EQU CYREG_PRT3_INP_DIS
HE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
HE__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HE__LCD_EN EQU CYREG_PRT3_LCD_EN
HE__MASK EQU 0x10
HE__PORT EQU 3
HE__PRT EQU CYREG_PRT3_PRT
HE__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HE__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HE__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HE__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HE__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HE__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HE__PS EQU CYREG_PRT3_PS
HE__SHIFT EQU 4
HE__SLW EQU CYREG_PRT3_SLW
HE_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
HE_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
HE_ISR__INTC_MASK EQU 0x01
HE_ISR__INTC_NUMBER EQU 0
HE_ISR__INTC_PRIOR_NUM EQU 7
HE_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
HE_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
HE_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; COMP
COMP_ctComp__CLK EQU CYREG_CMP0_CLK
COMP_ctComp__CMP_MASK EQU 0x01
COMP_ctComp__CMP_NUMBER EQU 0
COMP_ctComp__CR EQU CYREG_CMP0_CR
COMP_ctComp__LUT__CR EQU CYREG_LUT0_CR
COMP_ctComp__LUT__MSK EQU CYREG_LUT_MSK
COMP_ctComp__LUT__MSK_MASK EQU 0x01
COMP_ctComp__LUT__MSK_SHIFT EQU 0
COMP_ctComp__LUT__MX EQU CYREG_LUT0_MX
COMP_ctComp__LUT__SR EQU CYREG_LUT_SR
COMP_ctComp__LUT__SR_MASK EQU 0x01
COMP_ctComp__LUT__SR_SHIFT EQU 0
COMP_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
COMP_ctComp__PM_ACT_MSK EQU 0x01
COMP_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
COMP_ctComp__PM_STBY_MSK EQU 0x01
COMP_ctComp__SW0 EQU CYREG_CMP0_SW0
COMP_ctComp__SW2 EQU CYREG_CMP0_SW2
COMP_ctComp__SW3 EQU CYREG_CMP0_SW3
COMP_ctComp__SW4 EQU CYREG_CMP0_SW4
COMP_ctComp__SW6 EQU CYREG_CMP0_SW6
COMP_ctComp__TR0 EQU CYREG_CMP0_TR0
COMP_ctComp__TR1 EQU CYREG_CMP0_TR1
COMP_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
COMP_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
COMP_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
COMP_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
COMP_ctComp__WRK EQU CYREG_CMP_WRK
COMP_ctComp__WRK_MASK EQU 0x01
COMP_ctComp__WRK_SHIFT EQU 0

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT6_PC6
Rx_1__0__PORT EQU 6
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT6_AG
Rx_1__AMUX EQU CYREG_PRT6_AMUX
Rx_1__BIE EQU CYREG_PRT6_BIE
Rx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_1__BYP EQU CYREG_PRT6_BYP
Rx_1__CTL EQU CYREG_PRT6_CTL
Rx_1__DM0 EQU CYREG_PRT6_DM0
Rx_1__DM1 EQU CYREG_PRT6_DM1
Rx_1__DM2 EQU CYREG_PRT6_DM2
Rx_1__DR EQU CYREG_PRT6_DR
Rx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 6
Rx_1__PRT EQU CYREG_PRT6_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_1__PS EQU CYREG_PRT6_PS
Rx_1__SHIFT EQU 6
Rx_1__SLW EQU CYREG_PRT6_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Tx_1__0__MASK EQU 0x01
Tx_1__0__PC EQU CYREG_PRT6_PC0
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 0
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x01
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 0
Tx_1__SLW EQU CYREG_PRT6_SLW

; UART
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

; VDAC
VDAC_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC_viDAC8__D EQU CYREG_DAC2_D
VDAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC_viDAC8__PM_ACT_MSK EQU 0x04
VDAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC_viDAC8__PM_STBY_MSK EQU 0x04
VDAC_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC_viDAC8__TR EQU CYREG_DAC2_TR
VDAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC_viDAC8__TST EQU CYREG_DAC2_TST

; SERVO
SERVO__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
SERVO__0__MASK EQU 0x80
SERVO__0__PC EQU CYREG_PRT4_PC7
SERVO__0__PORT EQU 4
SERVO__0__SHIFT EQU 7
SERVO__AG EQU CYREG_PRT4_AG
SERVO__AMUX EQU CYREG_PRT4_AMUX
SERVO__BIE EQU CYREG_PRT4_BIE
SERVO__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SERVO__BYP EQU CYREG_PRT4_BYP
SERVO__CTL EQU CYREG_PRT4_CTL
SERVO__DM0 EQU CYREG_PRT4_DM0
SERVO__DM1 EQU CYREG_PRT4_DM1
SERVO__DM2 EQU CYREG_PRT4_DM2
SERVO__DR EQU CYREG_PRT4_DR
SERVO__INP_DIS EQU CYREG_PRT4_INP_DIS
SERVO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SERVO__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SERVO__LCD_EN EQU CYREG_PRT4_LCD_EN
SERVO__MASK EQU 0x80
SERVO__PORT EQU 4
SERVO__PRT EQU CYREG_PRT4_PRT
SERVO__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SERVO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SERVO__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SERVO__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SERVO__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SERVO__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SERVO__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SERVO__PS EQU CYREG_PRT4_PS
SERVO__SHIFT EQU 7
SERVO__SLW EQU CYREG_PRT4_SLW
SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
SERVO_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
SERVO_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
SERVO_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
SERVO_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SERVO_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
SERVO_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
SERVO_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
SERVO_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SERVO_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
SERVO_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
SERVO_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
SERVO_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
SERVO_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
SERVO_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
SERVO_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
SERVO_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SERVO_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SERVO_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
SERVO_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

; TIMER
TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
TIMER_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
TIMER_TimerUDB_rstSts_stsreg__1__POS EQU 1
TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
TIMER_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
TIMER_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
TIMER_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
TIMER_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
TIMER_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
TIMER_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
TIMER_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
TIMER_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
TIMER_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
TIMER_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
TIMER_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
TIMER_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

; motor
motor__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
motor__0__MASK EQU 0x02
motor__0__PC EQU CYREG_PRT0_PC1
motor__0__PORT EQU 0
motor__0__SHIFT EQU 1
motor__AG EQU CYREG_PRT0_AG
motor__AMUX EQU CYREG_PRT0_AMUX
motor__BIE EQU CYREG_PRT0_BIE
motor__BIT_MASK EQU CYREG_PRT0_BIT_MASK
motor__BYP EQU CYREG_PRT0_BYP
motor__CTL EQU CYREG_PRT0_CTL
motor__DM0 EQU CYREG_PRT0_DM0
motor__DM1 EQU CYREG_PRT0_DM1
motor__DM2 EQU CYREG_PRT0_DM2
motor__DR EQU CYREG_PRT0_DR
motor__INP_DIS EQU CYREG_PRT0_INP_DIS
motor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
motor__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
motor__LCD_EN EQU CYREG_PRT0_LCD_EN
motor__MASK EQU 0x02
motor__PORT EQU 0
motor__PRT EQU CYREG_PRT0_PRT
motor__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
motor__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
motor__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
motor__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
motor__PS EQU CYREG_PRT0_PS
motor__SHIFT EQU 1
motor__SLW EQU CYREG_PRT0_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x03
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x08
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x08

; DEBUG_1
DEBUG_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
DEBUG_1__0__MASK EQU 0x02
DEBUG_1__0__PC EQU CYREG_PRT5_PC1
DEBUG_1__0__PORT EQU 5
DEBUG_1__0__SHIFT EQU 1
DEBUG_1__AG EQU CYREG_PRT5_AG
DEBUG_1__AMUX EQU CYREG_PRT5_AMUX
DEBUG_1__BIE EQU CYREG_PRT5_BIE
DEBUG_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DEBUG_1__BYP EQU CYREG_PRT5_BYP
DEBUG_1__CTL EQU CYREG_PRT5_CTL
DEBUG_1__DM0 EQU CYREG_PRT5_DM0
DEBUG_1__DM1 EQU CYREG_PRT5_DM1
DEBUG_1__DM2 EQU CYREG_PRT5_DM2
DEBUG_1__DR EQU CYREG_PRT5_DR
DEBUG_1__INP_DIS EQU CYREG_PRT5_INP_DIS
DEBUG_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DEBUG_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DEBUG_1__LCD_EN EQU CYREG_PRT5_LCD_EN
DEBUG_1__MASK EQU 0x02
DEBUG_1__PORT EQU 5
DEBUG_1__PRT EQU CYREG_PRT5_PRT
DEBUG_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DEBUG_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DEBUG_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DEBUG_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DEBUG_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DEBUG_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DEBUG_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DEBUG_1__PS EQU CYREG_PRT5_PS
DEBUG_1__SHIFT EQU 1
DEBUG_1__SLW EQU CYREG_PRT5_SLW

; DEBUG_2
DEBUG_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
DEBUG_2__0__MASK EQU 0x04
DEBUG_2__0__PC EQU CYREG_PRT5_PC2
DEBUG_2__0__PORT EQU 5
DEBUG_2__0__SHIFT EQU 2
DEBUG_2__AG EQU CYREG_PRT5_AG
DEBUG_2__AMUX EQU CYREG_PRT5_AMUX
DEBUG_2__BIE EQU CYREG_PRT5_BIE
DEBUG_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DEBUG_2__BYP EQU CYREG_PRT5_BYP
DEBUG_2__CTL EQU CYREG_PRT5_CTL
DEBUG_2__DM0 EQU CYREG_PRT5_DM0
DEBUG_2__DM1 EQU CYREG_PRT5_DM1
DEBUG_2__DM2 EQU CYREG_PRT5_DM2
DEBUG_2__DR EQU CYREG_PRT5_DR
DEBUG_2__INP_DIS EQU CYREG_PRT5_INP_DIS
DEBUG_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DEBUG_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DEBUG_2__LCD_EN EQU CYREG_PRT5_LCD_EN
DEBUG_2__MASK EQU 0x04
DEBUG_2__PORT EQU 5
DEBUG_2__PRT EQU CYREG_PRT5_PRT
DEBUG_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DEBUG_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DEBUG_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DEBUG_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DEBUG_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DEBUG_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DEBUG_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DEBUG_2__PS EQU CYREG_PRT5_PS
DEBUG_2__SHIFT EQU 2
DEBUG_2__SLW EQU CYREG_PRT5_SLW

; DEBUG_3
DEBUG_3__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
DEBUG_3__0__MASK EQU 0x08
DEBUG_3__0__PC EQU CYREG_PRT5_PC3
DEBUG_3__0__PORT EQU 5
DEBUG_3__0__SHIFT EQU 3
DEBUG_3__AG EQU CYREG_PRT5_AG
DEBUG_3__AMUX EQU CYREG_PRT5_AMUX
DEBUG_3__BIE EQU CYREG_PRT5_BIE
DEBUG_3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DEBUG_3__BYP EQU CYREG_PRT5_BYP
DEBUG_3__CTL EQU CYREG_PRT5_CTL
DEBUG_3__DM0 EQU CYREG_PRT5_DM0
DEBUG_3__DM1 EQU CYREG_PRT5_DM1
DEBUG_3__DM2 EQU CYREG_PRT5_DM2
DEBUG_3__DR EQU CYREG_PRT5_DR
DEBUG_3__INP_DIS EQU CYREG_PRT5_INP_DIS
DEBUG_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DEBUG_3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DEBUG_3__LCD_EN EQU CYREG_PRT5_LCD_EN
DEBUG_3__MASK EQU 0x08
DEBUG_3__PORT EQU 5
DEBUG_3__PRT EQU CYREG_PRT5_PRT
DEBUG_3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DEBUG_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DEBUG_3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DEBUG_3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DEBUG_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DEBUG_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DEBUG_3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DEBUG_3__PS EQU CYREG_PRT5_PS
DEBUG_3__SHIFT EQU 3
DEBUG_3__SLW EQU CYREG_PRT5_SLW

; DEBUG_4
DEBUG_4__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
DEBUG_4__0__MASK EQU 0x10
DEBUG_4__0__PC EQU CYREG_PRT5_PC4
DEBUG_4__0__PORT EQU 5
DEBUG_4__0__SHIFT EQU 4
DEBUG_4__AG EQU CYREG_PRT5_AG
DEBUG_4__AMUX EQU CYREG_PRT5_AMUX
DEBUG_4__BIE EQU CYREG_PRT5_BIE
DEBUG_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DEBUG_4__BYP EQU CYREG_PRT5_BYP
DEBUG_4__CTL EQU CYREG_PRT5_CTL
DEBUG_4__DM0 EQU CYREG_PRT5_DM0
DEBUG_4__DM1 EQU CYREG_PRT5_DM1
DEBUG_4__DM2 EQU CYREG_PRT5_DM2
DEBUG_4__DR EQU CYREG_PRT5_DR
DEBUG_4__INP_DIS EQU CYREG_PRT5_INP_DIS
DEBUG_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DEBUG_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DEBUG_4__LCD_EN EQU CYREG_PRT5_LCD_EN
DEBUG_4__MASK EQU 0x10
DEBUG_4__PORT EQU 5
DEBUG_4__PRT EQU CYREG_PRT5_PRT
DEBUG_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DEBUG_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DEBUG_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DEBUG_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DEBUG_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DEBUG_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DEBUG_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DEBUG_4__PS EQU CYREG_PRT5_PS
DEBUG_4__SHIFT EQU 4
DEBUG_4__SLW EQU CYREG_PRT5_SLW

; DEBUG_5
DEBUG_5__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
DEBUG_5__0__MASK EQU 0x20
DEBUG_5__0__PC EQU CYREG_PRT5_PC5
DEBUG_5__0__PORT EQU 5
DEBUG_5__0__SHIFT EQU 5
DEBUG_5__AG EQU CYREG_PRT5_AG
DEBUG_5__AMUX EQU CYREG_PRT5_AMUX
DEBUG_5__BIE EQU CYREG_PRT5_BIE
DEBUG_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DEBUG_5__BYP EQU CYREG_PRT5_BYP
DEBUG_5__CTL EQU CYREG_PRT5_CTL
DEBUG_5__DM0 EQU CYREG_PRT5_DM0
DEBUG_5__DM1 EQU CYREG_PRT5_DM1
DEBUG_5__DM2 EQU CYREG_PRT5_DM2
DEBUG_5__DR EQU CYREG_PRT5_DR
DEBUG_5__INP_DIS EQU CYREG_PRT5_INP_DIS
DEBUG_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DEBUG_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DEBUG_5__LCD_EN EQU CYREG_PRT5_LCD_EN
DEBUG_5__MASK EQU 0x20
DEBUG_5__PORT EQU 5
DEBUG_5__PRT EQU CYREG_PRT5_PRT
DEBUG_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DEBUG_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DEBUG_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DEBUG_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DEBUG_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DEBUG_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DEBUG_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DEBUG_5__PS EQU CYREG_PRT5_PS
DEBUG_5__SHIFT EQU 5
DEBUG_5__SLW EQU CYREG_PRT5_SLW

; DEBUG_6
DEBUG_6__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
DEBUG_6__0__MASK EQU 0x40
DEBUG_6__0__PC EQU CYREG_PRT5_PC6
DEBUG_6__0__PORT EQU 5
DEBUG_6__0__SHIFT EQU 6
DEBUG_6__AG EQU CYREG_PRT5_AG
DEBUG_6__AMUX EQU CYREG_PRT5_AMUX
DEBUG_6__BIE EQU CYREG_PRT5_BIE
DEBUG_6__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DEBUG_6__BYP EQU CYREG_PRT5_BYP
DEBUG_6__CTL EQU CYREG_PRT5_CTL
DEBUG_6__DM0 EQU CYREG_PRT5_DM0
DEBUG_6__DM1 EQU CYREG_PRT5_DM1
DEBUG_6__DM2 EQU CYREG_PRT5_DM2
DEBUG_6__DR EQU CYREG_PRT5_DR
DEBUG_6__INP_DIS EQU CYREG_PRT5_INP_DIS
DEBUG_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DEBUG_6__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DEBUG_6__LCD_EN EQU CYREG_PRT5_LCD_EN
DEBUG_6__MASK EQU 0x40
DEBUG_6__PORT EQU 5
DEBUG_6__PRT EQU CYREG_PRT5_PRT
DEBUG_6__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DEBUG_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DEBUG_6__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DEBUG_6__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DEBUG_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DEBUG_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DEBUG_6__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DEBUG_6__PS EQU CYREG_PRT5_PS
DEBUG_6__SHIFT EQU 6
DEBUG_6__SLW EQU CYREG_PRT5_SLW

; CSYNC_IN
CSYNC_IN__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
CSYNC_IN__0__MASK EQU 0x02
CSYNC_IN__0__PC EQU CYREG_PRT4_PC1
CSYNC_IN__0__PORT EQU 4
CSYNC_IN__0__SHIFT EQU 1
CSYNC_IN__AG EQU CYREG_PRT4_AG
CSYNC_IN__AMUX EQU CYREG_PRT4_AMUX
CSYNC_IN__BIE EQU CYREG_PRT4_BIE
CSYNC_IN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CSYNC_IN__BYP EQU CYREG_PRT4_BYP
CSYNC_IN__CTL EQU CYREG_PRT4_CTL
CSYNC_IN__DM0 EQU CYREG_PRT4_DM0
CSYNC_IN__DM1 EQU CYREG_PRT4_DM1
CSYNC_IN__DM2 EQU CYREG_PRT4_DM2
CSYNC_IN__DR EQU CYREG_PRT4_DR
CSYNC_IN__INP_DIS EQU CYREG_PRT4_INP_DIS
CSYNC_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CSYNC_IN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CSYNC_IN__LCD_EN EQU CYREG_PRT4_LCD_EN
CSYNC_IN__MASK EQU 0x02
CSYNC_IN__PORT EQU 4
CSYNC_IN__PRT EQU CYREG_PRT4_PRT
CSYNC_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CSYNC_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CSYNC_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CSYNC_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CSYNC_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CSYNC_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CSYNC_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CSYNC_IN__PS EQU CYREG_PRT4_PS
CSYNC_IN__SHIFT EQU 1
CSYNC_IN__SLW EQU CYREG_PRT4_SLW

; VSYNC_IN
VSYNC_IN__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
VSYNC_IN__0__MASK EQU 0x08
VSYNC_IN__0__PC EQU CYREG_PRT4_PC3
VSYNC_IN__0__PORT EQU 4
VSYNC_IN__0__SHIFT EQU 3
VSYNC_IN__AG EQU CYREG_PRT4_AG
VSYNC_IN__AMUX EQU CYREG_PRT4_AMUX
VSYNC_IN__BIE EQU CYREG_PRT4_BIE
VSYNC_IN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
VSYNC_IN__BYP EQU CYREG_PRT4_BYP
VSYNC_IN__CTL EQU CYREG_PRT4_CTL
VSYNC_IN__DM0 EQU CYREG_PRT4_DM0
VSYNC_IN__DM1 EQU CYREG_PRT4_DM1
VSYNC_IN__DM2 EQU CYREG_PRT4_DM2
VSYNC_IN__DR EQU CYREG_PRT4_DR
VSYNC_IN__INP_DIS EQU CYREG_PRT4_INP_DIS
VSYNC_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
VSYNC_IN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
VSYNC_IN__LCD_EN EQU CYREG_PRT4_LCD_EN
VSYNC_IN__MASK EQU 0x08
VSYNC_IN__PORT EQU 4
VSYNC_IN__PRT EQU CYREG_PRT4_PRT
VSYNC_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
VSYNC_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
VSYNC_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
VSYNC_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
VSYNC_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
VSYNC_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
VSYNC_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
VSYNC_IN__PS EQU CYREG_PRT4_PS
VSYNC_IN__SHIFT EQU 3
VSYNC_IN__SLW EQU CYREG_PRT4_SLW

; RAW_VIDEO
RAW_VIDEO__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
RAW_VIDEO__0__MASK EQU 0x20
RAW_VIDEO__0__PC EQU CYREG_PRT4_PC5
RAW_VIDEO__0__PORT EQU 4
RAW_VIDEO__0__SHIFT EQU 5
RAW_VIDEO__AG EQU CYREG_PRT4_AG
RAW_VIDEO__AMUX EQU CYREG_PRT4_AMUX
RAW_VIDEO__BIE EQU CYREG_PRT4_BIE
RAW_VIDEO__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RAW_VIDEO__BYP EQU CYREG_PRT4_BYP
RAW_VIDEO__CTL EQU CYREG_PRT4_CTL
RAW_VIDEO__DM0 EQU CYREG_PRT4_DM0
RAW_VIDEO__DM1 EQU CYREG_PRT4_DM1
RAW_VIDEO__DM2 EQU CYREG_PRT4_DM2
RAW_VIDEO__DR EQU CYREG_PRT4_DR
RAW_VIDEO__INP_DIS EQU CYREG_PRT4_INP_DIS
RAW_VIDEO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RAW_VIDEO__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RAW_VIDEO__LCD_EN EQU CYREG_PRT4_LCD_EN
RAW_VIDEO__MASK EQU 0x20
RAW_VIDEO__PORT EQU 4
RAW_VIDEO__PRT EQU CYREG_PRT4_PRT
RAW_VIDEO__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RAW_VIDEO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RAW_VIDEO__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RAW_VIDEO__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RAW_VIDEO__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RAW_VIDEO__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RAW_VIDEO__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RAW_VIDEO__PS EQU CYREG_PRT4_PS
RAW_VIDEO__SHIFT EQU 5
RAW_VIDEO__SLW EQU CYREG_PRT4_SLW

; VID_TIMER
VID_TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
VID_TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
VID_TIMER_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
VID_TIMER_TimerUDB_rstSts_stsreg__1__POS EQU 1
VID_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
VID_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
VID_TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
VID_TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
VID_TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
VID_TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
VID_TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
VID_TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
VID_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
VID_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
VID_TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
VID_TIMER_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
VID_TIMER_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
VID_TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
VID_TIMER_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
VID_TIMER_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
VID_TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
VID_TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
VID_TIMER_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
VID_TIMER_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
VID_TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
VID_TIMER_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
VID_TIMER_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
VID_TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
VID_TIMER_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
VID_TIMER_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
VID_TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
VID_TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
VID_TIMER_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
VID_TIMER_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
VID_TIMER_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
VID_TIMER_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; INT_SAMPLE
INT_SAMPLE__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
INT_SAMPLE__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
INT_SAMPLE__INTC_MASK EQU 0x02
INT_SAMPLE__INTC_NUMBER EQU 1
INT_SAMPLE__INTC_PRIOR_NUM EQU 7
INT_SAMPLE__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
INT_SAMPLE__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
INT_SAMPLE__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; GLITCHFILTER
GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
GLITCHFILTER_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
GLITCHFILTER_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B0_UDB11_A0
GLITCHFILTER_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B0_UDB11_A1
GLITCHFILTER_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
GLITCHFILTER_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B0_UDB11_D0
GLITCHFILTER_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B0_UDB11_D1
GLITCHFILTER_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
GLITCHFILTER_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
GLITCHFILTER_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B0_UDB11_F0
GLITCHFILTER_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B0_UDB11_F1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
