library ieee;
use ieee.std_logic_1164.all;;

entity Register is
port(

);
end;

architecture one of Reg is
begin

end;