# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test2.srcs/sources_1/new/addFour.v" \
"../../../../test2.srcs/sources_1/new/addOne.v" \
"../../../../test2.srcs/sources_1/new/buMa.v" \
"../../../../test2.srcs/sim_1/new/testAddOne.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
