Minimum delay optimization for domino logic circuits---a coupling-aware approach