[INF:CM0023] Creating log file ../../build/regression/StandardBlock/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<245> s<244> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<242> c<2> s<20> l<1:1> el<1:12>
n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<2:11> el<2:11>
n<genblk2> u<6> t<StringConst> p<13> s<12> l<2:11> el<2:18>
n<0> u<7> t<IntConst> p<8> l<2:21> el<2:22>
n<> u<8> t<Primary_literal> p<9> c<7> l<2:21> el<2:22>
n<> u<9> t<Constant_primary> p<10> c<8> l<2:21> el<2:22>
n<> u<10> t<Constant_expression> p<11> c<9> l<2:21> el<2:22>
n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<2:21> el<2:22>
n<> u<12> t<Constant_param_expression> p<13> c<11> l<2:21> el<2:22>
n<> u<13> t<Param_assignment> p<14> c<6> l<2:11> el<2:22>
n<> u<14> t<List_of_param_assignments> p<15> c<13> l<2:11> el<2:22>
n<> u<15> t<Parameter_declaration> p<16> c<5> l<2:1> el<2:22>
n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<2:1> el<2:23>
n<> u<17> t<Module_or_generate_item_declaration> p<18> c<16> l<2:1> el<2:23>
n<> u<18> t<Module_common_item> p<19> c<17> l<2:1> el<2:23>
n<> u<19> t<Module_or_generate_item> p<20> c<18> l<2:1> el<2:23>
n<> u<20> t<Non_port_module_item> p<242> c<19> s<27> l<2:1> el<2:23>
n<i> u<21> t<StringConst> p<22> l<3:8> el<3:9>
n<> u<22> t<Identifier_list> p<23> c<21> l<3:8> el<3:9>
n<> u<23> t<Genvar_declaration> p<24> c<22> l<3:1> el<3:10>
n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<3:1> el<3:10>
n<> u<25> t<Module_common_item> p<26> c<24> l<3:1> el<3:10>
n<> u<26> t<Module_or_generate_item> p<27> c<25> l<3:1> el<3:10>
n<> u<27> t<Non_port_module_item> p<242> c<26> s<64> l<3:1> el<3:10>
n<genblk2> u<28> t<StringConst> p<29> l<5:5> el<5:12>
n<> u<29> t<Primary_literal> p<30> c<28> l<5:5> el<5:12>
n<> u<30> t<Constant_primary> p<31> c<29> l<5:5> el<5:12>
n<> u<31> t<Constant_expression> p<60> c<30> s<44> l<5:5> el<5:12>
n<> u<32> t<IntVec_TypeLogic> p<33> l<5:14> el<5:19>
n<> u<33> t<Data_type> p<37> c<32> s<36> l<5:14> el<5:19>
n<a> u<34> t<StringConst> p<35> l<5:20> el<5:21>
n<> u<35> t<Variable_decl_assignment> p<36> c<34> l<5:20> el<5:21>
n<> u<36> t<List_of_variable_decl_assignments> p<37> c<35> l<5:20> el<5:21>
n<> u<37> t<Variable_declaration> p<38> c<33> l<5:14> el<5:22>
n<> u<38> t<Data_declaration> p<39> c<37> l<5:14> el<5:22>
n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<5:14> el<5:22>
n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<5:14> el<5:22>
n<> u<41> t<Module_common_item> p<42> c<40> l<5:14> el<5:22>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<5:14> el<5:22>
n<> u<43> t<Generate_item> p<44> c<42> l<5:14> el<5:22>
n<> u<44> t<Generate_block> p<60> c<43> s<59> l<5:14> el<5:22>
n<> u<45> t<IntVec_TypeLogic> p<46> l<6:6> el<6:11>
n<> u<46> t<Data_type> p<50> c<45> s<49> l<6:6> el<6:11>
n<b> u<47> t<StringConst> p<48> l<6:12> el<6:13>
n<> u<48> t<Variable_decl_assignment> p<49> c<47> l<6:12> el<6:13>
n<> u<49> t<List_of_variable_decl_assignments> p<50> c<48> l<6:12> el<6:13>
n<> u<50> t<Variable_declaration> p<51> c<46> l<6:6> el<6:14>
n<> u<51> t<Data_declaration> p<52> c<50> l<6:6> el<6:14>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<6:6> el<6:14>
n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<6:6> el<6:14>
n<> u<54> t<Module_common_item> p<55> c<53> l<6:6> el<6:14>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<6:6> el<6:14>
n<> u<56> t<Generate_item> p<57> c<55> l<6:6> el<6:14>
n<> u<57> t<Generate_block> p<60> c<56> l<6:6> el<6:14>
n<> u<58> t<IF> p<60> s<31> l<5:1> el<5:3>
n<> u<59> t<Else> p<60> s<57> l<6:1> el<6:5>
n<> u<60> t<If_generate_construct> p<61> c<58> l<5:1> el<6:14>
n<> u<61> t<Conditional_generate_construct> p<62> c<60> l<5:1> el<6:14>
n<> u<62> t<Module_common_item> p<63> c<61> l<5:1> el<6:14>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<5:1> el<6:14>
n<> u<64> t<Non_port_module_item> p<242> c<63> s<101> l<5:1> el<6:14>
n<genblk2> u<65> t<StringConst> p<66> l<9:5> el<9:12>
n<> u<66> t<Primary_literal> p<67> c<65> l<9:5> el<9:12>
n<> u<67> t<Constant_primary> p<68> c<66> l<9:5> el<9:12>
n<> u<68> t<Constant_expression> p<97> c<67> s<81> l<9:5> el<9:12>
n<> u<69> t<IntVec_TypeLogic> p<70> l<9:14> el<9:19>
n<> u<70> t<Data_type> p<74> c<69> s<73> l<9:14> el<9:19>
n<a> u<71> t<StringConst> p<72> l<9:20> el<9:21>
n<> u<72> t<Variable_decl_assignment> p<73> c<71> l<9:20> el<9:21>
n<> u<73> t<List_of_variable_decl_assignments> p<74> c<72> l<9:20> el<9:21>
n<> u<74> t<Variable_declaration> p<75> c<70> l<9:14> el<9:22>
n<> u<75> t<Data_declaration> p<76> c<74> l<9:14> el<9:22>
n<> u<76> t<Package_or_generate_item_declaration> p<77> c<75> l<9:14> el<9:22>
n<> u<77> t<Module_or_generate_item_declaration> p<78> c<76> l<9:14> el<9:22>
n<> u<78> t<Module_common_item> p<79> c<77> l<9:14> el<9:22>
n<> u<79> t<Module_or_generate_item> p<80> c<78> l<9:14> el<9:22>
n<> u<80> t<Generate_item> p<81> c<79> l<9:14> el<9:22>
n<> u<81> t<Generate_block> p<97> c<80> s<96> l<9:14> el<9:22>
n<> u<82> t<IntVec_TypeLogic> p<83> l<10:6> el<10:11>
n<> u<83> t<Data_type> p<87> c<82> s<86> l<10:6> el<10:11>
n<b> u<84> t<StringConst> p<85> l<10:12> el<10:13>
n<> u<85> t<Variable_decl_assignment> p<86> c<84> l<10:12> el<10:13>
n<> u<86> t<List_of_variable_decl_assignments> p<87> c<85> l<10:12> el<10:13>
n<> u<87> t<Variable_declaration> p<88> c<83> l<10:6> el<10:14>
n<> u<88> t<Data_declaration> p<89> c<87> l<10:6> el<10:14>
n<> u<89> t<Package_or_generate_item_declaration> p<90> c<88> l<10:6> el<10:14>
n<> u<90> t<Module_or_generate_item_declaration> p<91> c<89> l<10:6> el<10:14>
n<> u<91> t<Module_common_item> p<92> c<90> l<10:6> el<10:14>
n<> u<92> t<Module_or_generate_item> p<93> c<91> l<10:6> el<10:14>
n<> u<93> t<Generate_item> p<94> c<92> l<10:6> el<10:14>
n<> u<94> t<Generate_block> p<97> c<93> l<10:6> el<10:14>
n<> u<95> t<IF> p<97> s<68> l<9:1> el<9:3>
n<> u<96> t<Else> p<97> s<94> l<10:1> el<10:5>
n<> u<97> t<If_generate_construct> p<98> c<95> l<9:1> el<10:14>
n<> u<98> t<Conditional_generate_construct> p<99> c<97> l<9:1> el<10:14>
n<> u<99> t<Module_common_item> p<100> c<98> l<9:1> el<10:14>
n<> u<100> t<Module_or_generate_item> p<101> c<99> l<9:1> el<10:14>
n<> u<101> t<Non_port_module_item> p<242> c<100> s<161> l<9:1> el<10:14>
n<i> u<102> t<StringConst> p<107> s<106> l<13:6> el<13:7>
n<0> u<103> t<IntConst> p<104> l<13:10> el<13:11>
n<> u<104> t<Primary_literal> p<105> c<103> l<13:10> el<13:11>
n<> u<105> t<Constant_primary> p<106> c<104> l<13:10> el<13:11>
n<> u<106> t<Constant_expression> p<107> c<105> l<13:10> el<13:11>
n<> u<107> t<Genvar_initialization> p<158> c<102> s<117> l<13:6> el<13:11>
n<i> u<108> t<StringConst> p<109> l<13:13> el<13:14>
n<> u<109> t<Primary_literal> p<110> c<108> l<13:13> el<13:14>
n<> u<110> t<Constant_primary> p<111> c<109> l<13:13> el<13:14>
n<> u<111> t<Constant_expression> p<117> c<110> s<116> l<13:13> el<13:14>
n<1> u<112> t<IntConst> p<113> l<13:17> el<13:18>
n<> u<113> t<Primary_literal> p<114> c<112> l<13:17> el<13:18>
n<> u<114> t<Constant_primary> p<115> c<113> l<13:17> el<13:18>
n<> u<115> t<Constant_expression> p<117> c<114> l<13:17> el<13:18>
n<> u<116> t<BinOp_Less> p<117> s<115> l<13:15> el<13:16>
n<> u<117> t<Constant_expression> p<158> c<111> s<130> l<13:13> el<13:18>
n<i> u<118> t<StringConst> p<130> s<119> l<13:20> el<13:21>
n<> u<119> t<AssignOp_Assign> p<130> s<129> l<13:22> el<13:23>
n<i> u<120> t<StringConst> p<121> l<13:24> el<13:25>
n<> u<121> t<Primary_literal> p<122> c<120> l<13:24> el<13:25>
n<> u<122> t<Constant_primary> p<123> c<121> l<13:24> el<13:25>
n<> u<123> t<Constant_expression> p<129> c<122> s<128> l<13:24> el<13:25>
n<1> u<124> t<IntConst> p<125> l<13:28> el<13:29>
n<> u<125> t<Primary_literal> p<126> c<124> l<13:28> el<13:29>
n<> u<126> t<Constant_primary> p<127> c<125> l<13:28> el<13:29>
n<> u<127> t<Constant_expression> p<129> c<126> l<13:28> el<13:29>
n<> u<128> t<BinOp_Plus> p<129> s<127> l<13:26> el<13:27>
n<> u<129> t<Constant_expression> p<130> c<123> l<13:24> el<13:29>
n<> u<130> t<Genvar_iteration> p<158> c<118> s<157> l<13:20> el<13:29>
n<g1> u<131> t<StringConst> p<157> s<155> l<13:39> el<13:41>
n<1> u<132> t<IntConst> p<133> l<16:5> el<16:6>
n<> u<133> t<Primary_literal> p<134> c<132> l<16:5> el<16:6>
n<> u<134> t<Constant_primary> p<135> c<133> l<16:5> el<16:6>
n<> u<135> t<Constant_expression> p<150> c<134> s<148> l<16:5> el<16:6>
n<> u<136> t<IntVec_TypeLogic> p<137> l<16:8> el<16:13>
n<> u<137> t<Data_type> p<141> c<136> s<140> l<16:8> el<16:13>
n<a> u<138> t<StringConst> p<139> l<16:14> el<16:15>
n<> u<139> t<Variable_decl_assignment> p<140> c<138> l<16:14> el<16:15>
n<> u<140> t<List_of_variable_decl_assignments> p<141> c<139> l<16:14> el<16:15>
n<> u<141> t<Variable_declaration> p<142> c<137> l<16:8> el<16:16>
n<> u<142> t<Data_declaration> p<143> c<141> l<16:8> el<16:16>
n<> u<143> t<Package_or_generate_item_declaration> p<144> c<142> l<16:8> el<16:16>
n<> u<144> t<Module_or_generate_item_declaration> p<145> c<143> l<16:8> el<16:16>
n<> u<145> t<Module_common_item> p<146> c<144> l<16:8> el<16:16>
n<> u<146> t<Module_or_generate_item> p<147> c<145> l<16:8> el<16:16>
n<> u<147> t<Generate_item> p<148> c<146> l<16:8> el<16:16>
n<> u<148> t<Generate_block> p<150> c<147> l<16:8> el<16:16>
n<> u<149> t<IF> p<150> s<135> l<16:1> el<16:3>
n<> u<150> t<If_generate_construct> p<151> c<149> l<16:1> el<16:16>
n<> u<151> t<Conditional_generate_construct> p<152> c<150> l<16:1> el<16:16>
n<> u<152> t<Module_common_item> p<153> c<151> l<16:1> el<16:16>
n<> u<153> t<Module_or_generate_item> p<154> c<152> l<16:1> el<16:16>
n<> u<154> t<Generate_item> p<155> c<153> l<16:1> el<16:16>
n<> u<155> t<Generate_block> p<157> c<154> s<156> l<16:1> el<16:16>
n<> u<156> t<End> p<157> l<17:1> el<17:4>
n<> u<157> t<Generate_block> p<158> c<131> l<13:31> el<17:4>
n<> u<158> t<Loop_generate_construct> p<159> c<107> l<13:1> el<17:4>
n<> u<159> t<Module_common_item> p<160> c<158> l<13:1> el<17:4>
n<> u<160> t<Module_or_generate_item> p<161> c<159> l<13:1> el<17:4>
n<> u<161> t<Non_port_module_item> p<242> c<160> s<218> l<13:1> el<17:4>
n<i> u<162> t<StringConst> p<167> s<166> l<22:6> el<22:7>
n<0> u<163> t<IntConst> p<164> l<22:10> el<22:11>
n<> u<164> t<Primary_literal> p<165> c<163> l<22:10> el<22:11>
n<> u<165> t<Constant_primary> p<166> c<164> l<22:10> el<22:11>
n<> u<166> t<Constant_expression> p<167> c<165> l<22:10> el<22:11>
n<> u<167> t<Genvar_initialization> p<215> c<162> s<177> l<22:6> el<22:11>
n<i> u<168> t<StringConst> p<169> l<22:13> el<22:14>
n<> u<169> t<Primary_literal> p<170> c<168> l<22:13> el<22:14>
n<> u<170> t<Constant_primary> p<171> c<169> l<22:13> el<22:14>
n<> u<171> t<Constant_expression> p<177> c<170> s<176> l<22:13> el<22:14>
n<1> u<172> t<IntConst> p<173> l<22:17> el<22:18>
n<> u<173> t<Primary_literal> p<174> c<172> l<22:17> el<22:18>
n<> u<174> t<Constant_primary> p<175> c<173> l<22:17> el<22:18>
n<> u<175> t<Constant_expression> p<177> c<174> l<22:17> el<22:18>
n<> u<176> t<BinOp_Less> p<177> s<175> l<22:15> el<22:16>
n<> u<177> t<Constant_expression> p<215> c<171> s<190> l<22:13> el<22:18>
n<i> u<178> t<StringConst> p<190> s<179> l<22:20> el<22:21>
n<> u<179> t<AssignOp_Assign> p<190> s<189> l<22:22> el<22:23>
n<i> u<180> t<StringConst> p<181> l<22:24> el<22:25>
n<> u<181> t<Primary_literal> p<182> c<180> l<22:24> el<22:25>
n<> u<182> t<Constant_primary> p<183> c<181> l<22:24> el<22:25>
n<> u<183> t<Constant_expression> p<189> c<182> s<188> l<22:24> el<22:25>
n<1> u<184> t<IntConst> p<185> l<22:28> el<22:29>
n<> u<185> t<Primary_literal> p<186> c<184> l<22:28> el<22:29>
n<> u<186> t<Constant_primary> p<187> c<185> l<22:28> el<22:29>
n<> u<187> t<Constant_expression> p<189> c<186> l<22:28> el<22:29>
n<> u<188> t<BinOp_Plus> p<189> s<187> l<22:26> el<22:27>
n<> u<189> t<Constant_expression> p<190> c<183> l<22:24> el<22:29>
n<> u<190> t<Genvar_iteration> p<215> c<178> s<214> l<22:20> el<22:29>
n<1> u<191> t<IntConst> p<192> l<25:5> el<25:6>
n<> u<192> t<Primary_literal> p<193> c<191> l<25:5> el<25:6>
n<> u<193> t<Constant_primary> p<194> c<192> l<25:5> el<25:6>
n<> u<194> t<Constant_expression> p<209> c<193> s<207> l<25:5> el<25:6>
n<> u<195> t<IntVec_TypeLogic> p<196> l<25:8> el<25:13>
n<> u<196> t<Data_type> p<200> c<195> s<199> l<25:8> el<25:13>
n<a> u<197> t<StringConst> p<198> l<25:14> el<25:15>
n<> u<198> t<Variable_decl_assignment> p<199> c<197> l<25:14> el<25:15>
n<> u<199> t<List_of_variable_decl_assignments> p<200> c<198> l<25:14> el<25:15>
n<> u<200> t<Variable_declaration> p<201> c<196> l<25:8> el<25:16>
n<> u<201> t<Data_declaration> p<202> c<200> l<25:8> el<25:16>
n<> u<202> t<Package_or_generate_item_declaration> p<203> c<201> l<25:8> el<25:16>
n<> u<203> t<Module_or_generate_item_declaration> p<204> c<202> l<25:8> el<25:16>
n<> u<204> t<Module_common_item> p<205> c<203> l<25:8> el<25:16>
n<> u<205> t<Module_or_generate_item> p<206> c<204> l<25:8> el<25:16>
n<> u<206> t<Generate_item> p<207> c<205> l<25:8> el<25:16>
n<> u<207> t<Generate_block> p<209> c<206> l<25:8> el<25:16>
n<> u<208> t<IF> p<209> s<194> l<25:1> el<25:3>
n<> u<209> t<If_generate_construct> p<210> c<208> l<25:1> el<25:16>
n<> u<210> t<Conditional_generate_construct> p<211> c<209> l<25:1> el<25:16>
n<> u<211> t<Module_common_item> p<212> c<210> l<25:1> el<25:16>
n<> u<212> t<Module_or_generate_item> p<213> c<211> l<25:1> el<25:16>
n<> u<213> t<Generate_item> p<214> c<212> l<25:1> el<25:16>
n<> u<214> t<Generate_block> p<215> c<213> l<25:1> el<25:16>
n<> u<215> t<Loop_generate_construct> p<216> c<167> l<22:1> el<25:16>
n<> u<216> t<Module_common_item> p<217> c<215> l<22:1> el<25:16>
n<> u<217> t<Module_or_generate_item> p<218> c<216> l<22:1> el<25:16>
n<> u<218> t<Non_port_module_item> p<242> c<217> s<241> l<22:1> el<25:16>
n<1> u<219> t<IntConst> p<220> l<27:5> el<27:6>
n<> u<220> t<Primary_literal> p<221> c<219> l<27:5> el<27:6>
n<> u<221> t<Constant_primary> p<222> c<220> l<27:5> el<27:6>
n<> u<222> t<Constant_expression> p<237> c<221> s<235> l<27:5> el<27:6>
n<> u<223> t<IntVec_TypeLogic> p<224> l<27:8> el<27:13>
n<> u<224> t<Data_type> p<228> c<223> s<227> l<27:8> el<27:13>
n<a> u<225> t<StringConst> p<226> l<27:14> el<27:15>
n<> u<226> t<Variable_decl_assignment> p<227> c<225> l<27:14> el<27:15>
n<> u<227> t<List_of_variable_decl_assignments> p<228> c<226> l<27:14> el<27:15>
n<> u<228> t<Variable_declaration> p<229> c<224> l<27:8> el<27:16>
n<> u<229> t<Data_declaration> p<230> c<228> l<27:8> el<27:16>
n<> u<230> t<Package_or_generate_item_declaration> p<231> c<229> l<27:8> el<27:16>
n<> u<231> t<Module_or_generate_item_declaration> p<232> c<230> l<27:8> el<27:16>
n<> u<232> t<Module_common_item> p<233> c<231> l<27:8> el<27:16>
n<> u<233> t<Module_or_generate_item> p<234> c<232> l<27:8> el<27:16>
n<> u<234> t<Generate_item> p<235> c<233> l<27:8> el<27:16>
n<> u<235> t<Generate_block> p<237> c<234> l<27:8> el<27:16>
n<> u<236> t<IF> p<237> s<222> l<27:1> el<27:3>
n<> u<237> t<If_generate_construct> p<238> c<236> l<27:1> el<27:16>
n<> u<238> t<Conditional_generate_construct> p<239> c<237> l<27:1> el<27:16>
n<> u<239> t<Module_common_item> p<240> c<238> l<27:1> el<27:16>
n<> u<240> t<Module_or_generate_item> p<241> c<239> l<27:1> el<27:16>
n<> u<241> t<Non_port_module_item> p<242> c<240> l<27:1> el<27:16>
n<> u<242> t<Module_declaration> p<243> c<4> l<1:1> el<28:10>
n<> u<243> t<Description> p<244> c<242> l<1:1> el<28:10>
n<> u<244> t<Source_text> p<245> c<243> l<1:1> el<28:10>
n<> u<245> t<Top_level_rule> c<1> l<1:1> el<29:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:5:1: Compile generate block "work@top.genblk1".

[INF:CP0335] dut.sv:9:1: Compile generate block "work@top.genblk02".

[INF:CP0335] dut.sv:13:1: Compile generate block "work@top.g1[0]".

[INF:CP0335] dut.sv:16:1: Compile generate block "work@top.g1[0].genblk1".

[INF:CP0335] dut.sv:22:1: Compile generate block "work@top.genblk4[0]".

[INF:CP0335] dut.sv:25:1: Compile generate block "work@top.genblk4[0].genblk1".

[INF:CP0335] dut.sv:27:1: Compile generate block "work@top.genblk5".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/StandardBlock/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/StandardBlock/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/StandardBlock/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.genblk2), line:2:11, endln:2:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
  |vpiParamAssign:
  \_param_assign: , line:2:11, endln:2:22
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
    |vpiRhs:
    \_constant: , line:2:21, endln:2:22
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.genblk2), line:2:11, endln:2:18
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.genblk2), line:2:11, endln:2:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@top.genblk2), line:2:11, endln:2:18
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
  |vpiParamAssign:
  \_param_assign: , line:2:11, endln:2:22
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
    |vpiRhs:
    \_constant: , line:2:21, endln:2:22
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.genblk2), line:2:11, endln:2:18
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:5:1, endln:6:14
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:5:1, endln:6:14
      |vpiFullName:work@top.genblk1
      |vpiVariables:
      \_logic_var: (work@top.genblk1.b), line:6:12, endln:6:13
        |vpiParent:
        \_gen_scope: (work@top.genblk1)
        |vpiTypespec:
        \_logic_typespec: , line:6:6, endln:6:11
        |vpiName:b
        |vpiFullName:work@top.genblk1.b
        |vpiVisibility:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk02), line:9:1, endln:10:14
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
    |vpiName:genblk02
    |vpiFullName:work@top.genblk02
    |vpiGenScope:
    \_gen_scope: (work@top.genblk02)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk02), line:9:1, endln:10:14
      |vpiFullName:work@top.genblk02
      |vpiVariables:
      \_logic_var: (work@top.genblk02.b), line:10:12, endln:10:13
        |vpiParent:
        \_gen_scope: (work@top.genblk02)
        |vpiTypespec:
        \_logic_typespec: , line:10:6, endln:10:11
        |vpiName:b
        |vpiFullName:work@top.genblk02.b
        |vpiVisibility:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.g1[0]), line:13:31, endln:17:4
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
    |vpiName:g1[0]
    |vpiFullName:work@top.g1[0]
    |vpiGenScope:
    \_gen_scope: (work@top.g1[0])
      |vpiParent:
      \_gen_scope_array: (work@top.g1[0]), line:13:31, endln:17:4
      |vpiFullName:work@top.g1[0]
      |vpiParameter:
      \_parameter: (work@top.g1[0].i), line:13:0
        |vpiParent:
        \_gen_scope: (work@top.g1[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.g1[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.g1[0].genblk1), line:16:1, endln:16:16
        |vpiParent:
        \_gen_scope: (work@top.g1[0])
        |vpiName:genblk1
        |vpiFullName:work@top.g1[0].genblk1
        |vpiGenScope:
        \_gen_scope: (work@top.g1[0].genblk1)
          |vpiParent:
          \_gen_scope_array: (work@top.g1[0].genblk1), line:16:1, endln:16:16
          |vpiFullName:work@top.g1[0].genblk1
          |vpiVariables:
          \_logic_var: (work@top.g1[0].genblk1.a), line:16:14, endln:16:15
            |vpiParent:
            \_gen_scope: (work@top.g1[0].genblk1)
            |vpiTypespec:
            \_logic_typespec: , line:16:8, endln:16:13
            |vpiName:a
            |vpiFullName:work@top.g1[0].genblk1.a
            |vpiVisibility:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk4[0]), line:25:1, endln:25:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
    |vpiName:genblk4[0]
    |vpiFullName:work@top.genblk4[0]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk4[0])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk4[0]), line:25:1, endln:25:16
      |vpiFullName:work@top.genblk4[0]
      |vpiParameter:
      \_parameter: (work@top.genblk4[0].i), line:22:0
        |vpiParent:
        \_gen_scope: (work@top.genblk4[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk4[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.genblk4[0].genblk1), line:25:1, endln:25:16
        |vpiParent:
        \_gen_scope: (work@top.genblk4[0])
        |vpiName:genblk1
        |vpiFullName:work@top.genblk4[0].genblk1
        |vpiGenScope:
        \_gen_scope: (work@top.genblk4[0].genblk1)
          |vpiParent:
          \_gen_scope_array: (work@top.genblk4[0].genblk1), line:25:1, endln:25:16
          |vpiFullName:work@top.genblk4[0].genblk1
          |vpiVariables:
          \_logic_var: (work@top.genblk4[0].genblk1.a), line:25:14, endln:25:15
            |vpiParent:
            \_gen_scope: (work@top.genblk4[0].genblk1)
            |vpiTypespec:
            \_logic_typespec: , line:25:8, endln:25:13
            |vpiName:a
            |vpiFullName:work@top.genblk4[0].genblk1.a
            |vpiVisibility:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk5), line:27:1, endln:27:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:28:10
    |vpiName:genblk5
    |vpiFullName:work@top.genblk5
    |vpiGenScope:
    \_gen_scope: (work@top.genblk5)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk5), line:27:1, endln:27:16
      |vpiFullName:work@top.genblk5
      |vpiVariables:
      \_logic_var: (work@top.genblk5.a), line:27:14, endln:27:15
        |vpiParent:
        \_gen_scope: (work@top.genblk5)
        |vpiTypespec:
        \_logic_typespec: , line:27:8, endln:27:13
        |vpiName:a
        |vpiFullName:work@top.genblk5.a
        |vpiVisibility:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/StandardBlock/dut.sv | ${SURELOG_DIR}/build/regression/StandardBlock/roundtrip/dut_000.sv | 12 | 28 | 

