## Description

This module performs signal delay by a given number of clock cycles.

Successfully tested with these generic parameters:

DATA_WIDTH | DELAY_CYCLES
1            0
1            1
1            2
10           10
10           11
10           12