<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html lang="en">
  <head>
    <meta http-equiv="content-type" content="text/html; charset=utf-8">
    <meta name="author" content="Molnár Károly">
    <title>PIC18F14K22</title>
    <link rel="stylesheet" type="text/css" href="main.css">
  </head>
  <body>
    <div class="classMenu">
      <a href="index.html">All</a>
      <a href="enhanced-mcus.html">Enhanced</a>
      <a href="extended-mcus.html">Extended</a>
      <a href="regular-mcus.html">Regular</a>
      <a href="12-bits-mcus.html">12 bits</a>
      <a href="14-bits-mcus.html">14 bits</a>
      <a href="16-bits-mcus.html">16 bits</a>
      <a href="mcus-by-ram-size.html">RAM<br>size</a>
      <a href="mcus-by-rom-size.html">ROM<br>size</a>
      <a href="mcus-by-eeprom-size.html">EEPROM<br>size</a>
      <a href="pic16e_common_sfrs.html">Common<br>SFRs</a>
    </div>
    <div class="tabs">
      <a href="PIC18F14K22-feat.html">Features</a>
      <a class="selected" href="PIC18F14K22-conf.html">Configuration Bits</a>
      <a href="PIC18F14K22-ram.html">RAM map</a>
      <a href="PIC18F14K22-sfr.html">SFR map</a>
    </div>
    <table class="configList">
      <tr><th colspan=5 class="confTableName">PIC18F14K22</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG1H (address:0x300001, mask:0xFF, <span class="confSwDefault">default:0x27</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">FOSC -- Oscillator Selection bits (bitmask:0x0F)</th></tr>
      <tr>
        <td class="confSwName">FOSC = LP</td>
        <td class="confSwValue">0xF0</td>
        <td class="confSwExpl">LP oscillator.</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = XT</td>
        <td class="confSwValue">0xF1</td>
        <td class="confSwExpl">XT oscillator.</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = HS</td>
        <td class="confSwValue">0xF2</td>
        <td class="confSwExpl">HS oscillator.</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = ERCCLKOUT</td>
        <td class="confSwValue">0xF3</td>
        <td class="confSwExpl">External RC oscillator, CLKOUT function on OSC2.</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = ECCLKOUTH</td>
        <td class="confSwValue">0xF4</td>
        <td class="confSwExpl">EC, CLKOUT function on OSC2 (high).</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = ECH</td>
        <td class="confSwValue">0xF5</td>
        <td class="confSwExpl">EC (high).</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">FOSC = ERC</td>
        <td class="confSwValue confSwDefault">0xF7</td>
        <td class="confSwExpl confSwDefault">External RC oscillator.</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = IRC</td>
        <td class="confSwValue">0xF8</td>
        <td class="confSwExpl">Internal RC oscillator.</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = IRCCLKOUT</td>
        <td class="confSwValue">0xF9</td>
        <td class="confSwExpl">Internal RC oscillator, CLKOUT function on OSC2.</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = ECCLKOUTM</td>
        <td class="confSwValue">0xFA</td>
        <td class="confSwExpl">EC, CLKOUT function on OSC2 (medium).</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = ECM</td>
        <td class="confSwValue">0xFB</td>
        <td class="confSwExpl">EC (medium).</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = ECCLKOUTL</td>
        <td class="confSwValue">0xFC</td>
        <td class="confSwExpl">EC, CLKOUT function on OSC2 (low).</td>
      </tr>
      <tr>
        <td class="confSwName">FOSC = ECL</td>
        <td class="confSwValue">0xFD</td>
        <td class="confSwExpl">EC (low).</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">PLLEN -- 4 X PLL Enable bit (bitmask:0x10)</th></tr>
      <tr>
        <td class="confSwName confSwDefault">PLLEN = OFF</td>
        <td class="confSwValue confSwDefault">0xEF</td>
        <td class="confSwExpl confSwDefault">PLL is under software control.</td>
      </tr>
      <tr>
        <td class="confSwName">PLLEN = ON</td>
        <td class="confSwValue">0xFF</td>
        <td class="confSwExpl">Oscillator multiplied by 4.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">PCLKEN -- Primary Clock Enable bit (bitmask:0x20)</th></tr>
      <tr>
        <td class="confSwName">PCLKEN = OFF</td>
        <td class="confSwValue">0xDF</td>
        <td class="confSwExpl">Primary clock is under software control.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">PCLKEN = ON</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Primary clock enabled.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">FCMEN -- Fail-Safe Clock Monitor Enable (bitmask:0x40)</th></tr>
      <tr>
        <td class="confSwName confSwDefault">FCMEN = OFF</td>
        <td class="confSwValue confSwDefault">0xBF</td>
        <td class="confSwExpl confSwDefault">Fail-Safe Clock Monitor disabled.</td>
      </tr>
      <tr>
        <td class="confSwName">FCMEN = ON</td>
        <td class="confSwValue">0xFF</td>
        <td class="confSwExpl">Fail-Safe Clock Monitor enabled.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">IESO -- Internal/External Oscillator Switchover bit (bitmask:0x80)</th></tr>
      <tr>
        <td class="confSwName confSwDefault">IESO = OFF</td>
        <td class="confSwValue confSwDefault">0x7F</td>
        <td class="confSwExpl confSwDefault">Oscillator Switchover mode disabled.</td>
      </tr>
      <tr>
        <td class="confSwName">IESO = ON</td>
        <td class="confSwValue">0xFF</td>
        <td class="confSwExpl">Oscillator Switchover mode enabled.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG2L (address:0x300002, mask:0x1F, <span class="confSwDefault">default:0x1F</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">PWRTEN -- Power-up Timer Enable bit (bitmask:0x01)</th></tr>
      <tr>
        <td class="confSwName">PWRTEN = ON</td>
        <td class="confSwValue">0xFE</td>
        <td class="confSwExpl">PWRT enabled.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">PWRTEN = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">PWRT disabled.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">BOREN -- Brown-out Reset Enable bits (bitmask:0x06)</th></tr>
      <tr>
        <td class="confSwName">BOREN = OFF</td>
        <td class="confSwValue">0xF9</td>
        <td class="confSwExpl">Brown-out Reset disabled in hardware and software.</td>
      </tr>
      <tr>
        <td class="confSwName">BOREN = ON</td>
        <td class="confSwValue">0xFB</td>
        <td class="confSwExpl">Brown-out Reset enabled and controlled by software (SBOREN is enabled).</td>
      </tr>
      <tr>
        <td class="confSwName">BOREN = NOSLP</td>
        <td class="confSwValue">0xFD</td>
        <td class="confSwExpl">Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled).</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">BOREN = SBORDIS</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Brown-out Reset enabled in hardware only (SBOREN is disabled).</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">BORV -- Brown Out Reset Voltage bits (bitmask:0x18)</th></tr>
      <tr>
        <td class="confSwName">BORV = 30</td>
        <td class="confSwValue">0xE7</td>
        <td class="confSwExpl">VBOR set to 3.0 V nominal.</td>
      </tr>
      <tr>
        <td class="confSwName">BORV = 27</td>
        <td class="confSwValue">0xEF</td>
        <td class="confSwExpl">VBOR set to 2.7 V nominal.</td>
      </tr>
      <tr>
        <td class="confSwName">BORV = 22</td>
        <td class="confSwValue">0xF7</td>
        <td class="confSwExpl">VBOR set to 2.2 V nominal.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">BORV = 19</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">VBOR set to 1.9 V nominal.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG2H (address:0x300003, mask:0x1F, <span class="confSwDefault">default:0x1F</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">WDTEN -- Watchdog Timer Enable bit (bitmask:0x01)</th></tr>
      <tr>
        <td class="confSwName">WDTEN = OFF</td>
        <td class="confSwValue">0xFE</td>
        <td class="confSwExpl">WDT is controlled by SWDTEN bit of the WDTCON register.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">WDTEN = ON</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">WDT is always enabled. SWDTEN bit has no effect.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">WDTPS -- Watchdog Timer Postscale Select bits (bitmask:0x1E)</th></tr>
      <tr>
        <td class="confSwName">WDTPS = 1</td>
        <td class="confSwValue">0xE1</td>
        <td class="confSwExpl">1:1.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 2</td>
        <td class="confSwValue">0xE3</td>
        <td class="confSwExpl">1:2.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 4</td>
        <td class="confSwValue">0xE5</td>
        <td class="confSwExpl">1:4.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 8</td>
        <td class="confSwValue">0xE7</td>
        <td class="confSwExpl">1:8.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 16</td>
        <td class="confSwValue">0xE9</td>
        <td class="confSwExpl">1:16.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 32</td>
        <td class="confSwValue">0xEB</td>
        <td class="confSwExpl">1:32.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 64</td>
        <td class="confSwValue">0xED</td>
        <td class="confSwExpl">1:64.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 128</td>
        <td class="confSwValue">0xEF</td>
        <td class="confSwExpl">1:128.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 256</td>
        <td class="confSwValue">0xF1</td>
        <td class="confSwExpl">1:256.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 512</td>
        <td class="confSwValue">0xF3</td>
        <td class="confSwExpl">1:512.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 1024</td>
        <td class="confSwValue">0xF5</td>
        <td class="confSwExpl">1:1024.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 2048</td>
        <td class="confSwValue">0xF7</td>
        <td class="confSwExpl">1:2048.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 4096</td>
        <td class="confSwValue">0xF9</td>
        <td class="confSwExpl">1:4096.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 8192</td>
        <td class="confSwValue">0xFB</td>
        <td class="confSwExpl">1:8192.</td>
      </tr>
      <tr>
        <td class="confSwName">WDTPS = 16384</td>
        <td class="confSwValue">0xFD</td>
        <td class="confSwExpl">1:16384.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">WDTPS = 32768</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">1:32768.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG3H (address:0x300005, mask:0x88, <span class="confSwDefault">default:0x88</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">HFOFST -- HFINTOSC Fast Start-up bit (bitmask:0x08)</th></tr>
      <tr>
        <td class="confSwName">HFOFST = OFF</td>
        <td class="confSwValue">0xF7</td>
        <td class="confSwExpl">The system clock is held off until the HFINTOSC is stable.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">HFOFST = ON</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">MCLRE -- MCLR Pin Enable bit (bitmask:0x80)</th></tr>
      <tr>
        <td class="confSwName">MCLRE = OFF</td>
        <td class="confSwValue">0x7F</td>
        <td class="confSwExpl">RA3 input pin enabled; MCLR disabled.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">MCLRE = ON</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">MCLR pin enabled, RA3 input pin disabled.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG4L (address:0x300006, mask:0xCD, <span class="confSwDefault">default:0x85</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">STVREN -- Stack Full/Underflow Reset Enable bit (bitmask:0x01)</th></tr>
      <tr>
        <td class="confSwName">STVREN = OFF</td>
        <td class="confSwValue">0xFE</td>
        <td class="confSwExpl">Stack full/underflow will not cause Reset.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">STVREN = ON</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Stack full/underflow will cause Reset.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">LVP -- Single-Supply ICSP Enable bit (bitmask:0x04)</th></tr>
      <tr>
        <td class="confSwName">LVP = OFF</td>
        <td class="confSwValue">0xFB</td>
        <td class="confSwExpl">Single-Supply ICSP disabled.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">LVP = ON</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Single-Supply ICSP enabled.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">BBSIZ -- Boot Block Size Select bit (bitmask:0x08)</th></tr>
      <tr>
        <td class="confSwName confSwDefault">BBSIZ = OFF</td>
        <td class="confSwValue confSwDefault">0xF7</td>
        <td class="confSwExpl confSwDefault">1kW boot block size.</td>
      </tr>
      <tr>
        <td class="confSwName">BBSIZ = ON</td>
        <td class="confSwValue">0xFF</td>
        <td class="confSwExpl">2kW boot block size.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">XINST -- Extended Instruction Set Enable bit (bitmask:0x40)</th></tr>
      <tr>
        <td class="confSwName confSwDefault">XINST = OFF</td>
        <td class="confSwValue confSwDefault">0xBF</td>
        <td class="confSwExpl confSwDefault">Instruction set extension and Indexed Addressing mode disabled (Legacy mode).</td>
      </tr>
      <tr>
        <td class="confSwName">XINST = ON</td>
        <td class="confSwValue">0xFF</td>
        <td class="confSwExpl">Instruction set extension and Indexed Addressing mode enabled.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">DEBUG -- Background Debugger Enable bit (bitmask:0x80)</th></tr>
      <tr>
        <td class="confSwName">DEBUG = ON</td>
        <td class="confSwValue">0x7F</td>
        <td class="confSwExpl">Background debugger enabled, RA0 and RA1 are dedicated to In-Circuit Debug.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">DEBUG = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Background debugger disabled, RA0 and RA1 configured as general purpose I/O pins.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG5L (address:0x300008, mask:0x03, <span class="confSwDefault">default:0x03</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">CP0 -- Code Protection bit (bitmask:0x01)</th></tr>
      <tr>
        <td class="confSwName">CP0 = ON</td>
        <td class="confSwValue">0xFE</td>
        <td class="confSwExpl">Block 0 code-protected.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">CP0 = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Block 0 not code-protected.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">CP1 -- Code Protection bit (bitmask:0x02)</th></tr>
      <tr>
        <td class="confSwName">CP1 = ON</td>
        <td class="confSwValue">0xFD</td>
        <td class="confSwExpl">Block 1 code-protected.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">CP1 = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Block 1 not code-protected.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG5H (address:0x300009, mask:0xC0, <span class="confSwDefault">default:0xC0</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">CPB -- Boot Block Code Protection bit (bitmask:0x40)</th></tr>
      <tr>
        <td class="confSwName">CPB = ON</td>
        <td class="confSwValue">0xBF</td>
        <td class="confSwExpl">Boot block code-protected.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">CPB = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Boot block not code-protected.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">CPD -- Data EEPROM Code Protection bit (bitmask:0x80)</th></tr>
      <tr>
        <td class="confSwName">CPD = ON</td>
        <td class="confSwValue">0x7F</td>
        <td class="confSwExpl">Data EEPROM code-protected.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">CPD = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Data EEPROM not code-protected.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG6L (address:0x30000A, mask:0x03, <span class="confSwDefault">default:0x03</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">WRT0 -- Write Protection bit (bitmask:0x01)</th></tr>
      <tr>
        <td class="confSwName">WRT0 = ON</td>
        <td class="confSwValue">0xFE</td>
        <td class="confSwExpl">Block 0 write-protected.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">WRT0 = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Block 0 not write-protected.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">WRT1 -- Write Protection bit (bitmask:0x02)</th></tr>
      <tr>
        <td class="confSwName">WRT1 = ON</td>
        <td class="confSwValue">0xFD</td>
        <td class="confSwExpl">Block 1 write-protected.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">WRT1 = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Block 1 not write-protected.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG6H (address:0x30000B, mask:0xE0, <span class="confSwDefault">default:0xE0</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">WRTC -- Configuration Register Write Protection bit (bitmask:0x20)</th></tr>
      <tr>
        <td class="confSwName">WRTC = ON</td>
        <td class="confSwValue">0xDF</td>
        <td class="confSwExpl">Configuration registers write-protected.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">WRTC = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Configuration registers not write-protected.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">WRTB -- Boot Block Write Protection bit (bitmask:0x40)</th></tr>
      <tr>
        <td class="confSwName">WRTB = ON</td>
        <td class="confSwValue">0xBF</td>
        <td class="confSwExpl">Boot block write-protected.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">WRTB = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Boot block not write-protected.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">WRTD -- Data EEPROM Write Protection bit (bitmask:0x80)</th></tr>
      <tr>
        <td class="confSwName">WRTD = ON</td>
        <td class="confSwValue">0x7F</td>
        <td class="confSwExpl">Data EEPROM write-protected.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">WRTD = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Data EEPROM not write-protected.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG7L (address:0x30000C, mask:0x03, <span class="confSwDefault">default:0x03</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">EBTR0 -- Table Read Protection bit (bitmask:0x01)</th></tr>
      <tr>
        <td class="confSwName">EBTR0 = ON</td>
        <td class="confSwValue">0xFE</td>
        <td class="confSwExpl">Block 0 protected from table reads executed in other blocks.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">EBTR0 = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Block 0 not protected from table reads executed in other blocks.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">EBTR1 -- Table Read Protection bit (bitmask:0x02)</th></tr>
      <tr>
        <td class="confSwName">EBTR1 = ON</td>
        <td class="confSwValue">0xFD</td>
        <td class="confSwExpl">Block 1 protected from table reads executed in other blocks.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">EBTR1 = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Block 1 not protected from table reads executed in other blocks.</td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG7H (address:0x30000D, mask:0x40, <span class="confSwDefault">default:0x40</span>)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">EBTRB -- Boot Block Table Read Protection bit (bitmask:0x40)</th></tr>
      <tr>
        <td class="confSwName">EBTRB = ON</td>
        <td class="confSwValue">0xBF</td>
        <td class="confSwExpl">Boot block protected from table reads executed in other blocks.</td>
      </tr>
      <tr>
        <td class="confSwName confSwDefault">EBTRB = OFF</td>
        <td class="confSwValue confSwDefault">0xFF</td>
        <td class="confSwExpl confSwDefault">Boot block not protected from table reads executed in other blocks.</td>
      </tr>
    </table>
    <div class="legendContainer">
      <p class="srcInfo">
        This page generated automatically by the
        <a href="https://sourceforge.net/p/gputils/code/HEAD/tree/trunk/scripts/tools/device-help.pl"><em>device-help.pl</em></a>
        program (2022-01-30 15:56:10 UTC) from the <em>8bit_device.info</em> file (rev: 1.44) of <em>mpasmx</em> and from the
        <a href="https://gputils.sourceforge.io#Download">gputils</a> source package (rev: svn <a href="https://sourceforge.net/p/gputils/code/Unversioned directory/">Unversioned directory</a>). The <em>mpasmx</em>
        is included in the <a href="https://www.microchip.com/mplab/mplab-x-ide">MPLAB X</a>.
      </p>
    </div>
  </body>
</html>
