/**
 ******************************************************************************
 * @file           : main.c
 * @author         : Auto-generated by STM32CubeIDE
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * Copyright (c) 2024 STMicroelectronics.
 * All rights reserved.
 *
 * This software is licensed under terms that can be found in the LICENSE file
 * in the root directory of this software component.
 * If no LICENSE file comes with this software, it is provided AS-IS.
 *
 ******************************************************************************
 */

#include <stdint.h>

#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

#define RCC_BASE_ADDR         0x40023800UL

#define RCC_CFGR_REG_OFFSET   0x08UL

#define RCC_CR_REG_OFFSET     0X00UL

#define RCC_CFGR_REG_ADDR     (RCC_BASE_ADDR+RCC_CFGR_REG_OFFSET)

#define RCC_CR_REG_ADDR       (RCC_BASE_ADDR+RCC_CR_REG_OFFSET)

#define GPIO_BASE_ADDR        0x40020000UL

int main(void)
{
	uint32_t *pRccCfgrReg = (uint32_t*)RCC_CFGR_REG_ADDR;
	uint32_t *pRCCCrReg = (uint32_t*)RCC_CR_REG_ADDR;

	// Enable the HSE Clock using HSEON bit (RCC_CR)
	*pRCCCrReg |= (1 << 16);

	// Wait until HSE Clock from the external crystal stabilizes (only if crystal is connected)
	while (!(*pRCCCrReg & (1 << 17)));

	// Switch the system clock to HSE (RCC_CFGR)
	*pRccCfgrReg |= (1 << 0);

	// Configure the RCC_CFGR MCO1 bit fields to select HSE as clock source
	*pRccCfgrReg |= (1 << 22); // clear 21 and Set 22 bit positions

	// Configure MCO1 PreScaler // divisor as 4
	*pRccCfgrReg |= (1 << 25);
	*pRccCfgrReg |= (1 << 26);

	// Configure PA8 to AF0 mode to behave as MCO1 signal

	// a) Enable the peripheral clock GPIOA Peripheral
	uint32_t *pRccAhb1Enr = (uint32_t*)(RCC_BASE_ADDR+0x30);
	*pRccAhb1Enr |= (1 << 0); // Enable GPIOA Peripheral Clock

	// b) Configure the mode of GPIOA pin 8 as alternate function mode
	uint32_t *pGPIOAModeReg = (uint32_t*)(GPIO_BASE_ADDR+0x00);
	*pGPIOAModeReg &= ~(0x03 << 16); //clear
	*pGPIOAModeReg |= (0x02 << 16); //set

	// c) Configure the alternation function register to set the mode 0 for PA8
	uint32_t *pGPIOAAltFunHighReg = (uint32_t*)(GPIO_BASE_ADDR+0x24);
	*pGPIOAAltFunHighReg &= ~(0xf << 0);
}
