=====
SETUP
6.773
10.663
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.862
count_value_flag_s0
10.663
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_23_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_1_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_2_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_3_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_4_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_5_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_6_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_7_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_8_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_9_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_10_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_11_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_12_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_13_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_14_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_15_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_16_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_17_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_18_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_19_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_20_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_21_s0
10.262
=====
SETUP
7.174
10.262
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_22_s0
10.262
=====
SETUP
7.393
10.043
17.436
Clock_ibuf
0.000
4.230
count_value_reg_8_s0
7.471
7.703
n55_s5
7.860
8.430
n55_s2
8.602
9.172
n55_s1
9.345
9.894
count_value_reg_0_s0
10.043
=====
HOLD
0.318
5.647
5.328
Clock_ibuf
0.000
3.126
count_value_flag_s0
5.317
5.519
IO_voltage_reg_s1
5.647
=====
HOLD
0.424
5.753
5.328
Clock_ibuf
0.000
3.126
count_value_reg_2_s0
5.317
5.519
n28_s
5.521
5.753
count_value_reg_2_s0
5.753
=====
HOLD
0.425
5.754
5.328
Clock_ibuf
0.000
3.126
IO_voltage_reg_s1
5.317
5.519
n83_s2
5.522
5.754
IO_voltage_reg_s1
5.754
=====
HOLD
0.425
5.754
5.328
Clock_ibuf
0.000
3.126
count_value_reg_0_s0
5.317
5.519
n30_s2
5.522
5.754
count_value_reg_0_s0
5.754
=====
HOLD
0.425
5.754
5.328
Clock_ibuf
0.000
3.126
count_value_reg_6_s0
5.317
5.519
n24_s
5.522
5.754
count_value_reg_6_s0
5.754
=====
HOLD
0.425
5.754
5.328
Clock_ibuf
0.000
3.126
count_value_reg_8_s0
5.317
5.519
n22_s
5.522
5.754
count_value_reg_8_s0
5.754
=====
HOLD
0.425
5.754
5.328
Clock_ibuf
0.000
3.126
count_value_reg_12_s0
5.317
5.519
n18_s
5.522
5.754
count_value_reg_12_s0
5.754
=====
HOLD
0.425
5.754
5.328
Clock_ibuf
0.000
3.126
count_value_reg_14_s0
5.317
5.519
n16_s
5.522
5.754
count_value_reg_14_s0
5.754
=====
HOLD
0.425
5.754
5.328
Clock_ibuf
0.000
3.126
count_value_reg_18_s0
5.317
5.519
n12_s
5.522
5.754
count_value_reg_18_s0
5.754
=====
HOLD
0.425
5.754
5.328
Clock_ibuf
0.000
3.126
count_value_reg_20_s0
5.317
5.519
n10_s
5.522
5.754
count_value_reg_20_s0
5.754
=====
HOLD
0.539
5.867
5.328
Clock_ibuf
0.000
3.126
count_value_reg_3_s0
5.317
5.518
n27_s
5.635
5.867
count_value_reg_3_s0
5.867
=====
HOLD
0.539
5.867
5.328
Clock_ibuf
0.000
3.126
count_value_reg_4_s0
5.317
5.518
n26_s
5.635
5.867
count_value_reg_4_s0
5.867
=====
HOLD
0.542
5.871
5.328
Clock_ibuf
0.000
3.126
count_value_reg_17_s0
5.317
5.518
n13_s
5.639
5.871
count_value_reg_17_s0
5.871
=====
HOLD
0.546
5.874
5.328
Clock_ibuf
0.000
3.126
count_value_reg_9_s0
5.317
5.518
n21_s
5.642
5.874
count_value_reg_9_s0
5.874
=====
HOLD
0.546
5.874
5.328
Clock_ibuf
0.000
3.126
count_value_reg_10_s0
5.317
5.518
n20_s
5.642
5.874
count_value_reg_10_s0
5.874
=====
HOLD
0.546
5.874
5.328
Clock_ibuf
0.000
3.126
count_value_reg_11_s0
5.317
5.518
n19_s
5.642
5.874
count_value_reg_11_s0
5.874
=====
HOLD
0.546
5.874
5.328
Clock_ibuf
0.000
3.126
count_value_reg_15_s0
5.317
5.518
n15_s
5.642
5.874
count_value_reg_15_s0
5.874
=====
HOLD
0.546
5.874
5.328
Clock_ibuf
0.000
3.126
count_value_reg_16_s0
5.317
5.518
n14_s
5.642
5.874
count_value_reg_16_s0
5.874
=====
HOLD
0.546
5.874
5.328
Clock_ibuf
0.000
3.126
count_value_reg_21_s0
5.317
5.518
n9_s
5.642
5.874
count_value_reg_21_s0
5.874
=====
HOLD
0.547
5.876
5.328
Clock_ibuf
0.000
3.126
count_value_reg_5_s0
5.317
5.518
n25_s
5.644
5.876
count_value_reg_5_s0
5.876
=====
HOLD
0.547
5.876
5.328
Clock_ibuf
0.000
3.126
count_value_reg_7_s0
5.317
5.518
n23_s
5.644
5.876
count_value_reg_7_s0
5.876
=====
HOLD
0.549
5.877
5.328
Clock_ibuf
0.000
3.126
count_value_reg_23_s0
5.317
5.518
n7_s
5.645
5.877
count_value_reg_23_s0
5.877
=====
HOLD
0.552
5.881
5.328
Clock_ibuf
0.000
3.126
count_value_reg_22_s0
5.317
5.518
n8_s
5.649
5.881
count_value_reg_22_s0
5.881
=====
HOLD
0.556
5.885
5.328
Clock_ibuf
0.000
3.126
count_value_reg_1_s0
5.317
5.519
n29_s
5.521
5.885
count_value_reg_1_s0
5.885
=====
HOLD
0.656
5.985
5.328
Clock_ibuf
0.000
3.126
count_value_reg_12_s0
5.317
5.519
n18_s
5.522
5.754
n17_s
5.754
5.985
count_value_reg_13_s0
5.985
