

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Thu Feb 13 18:12:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5990|     5990|  59.900 us|  59.900 us|  5991|  5991|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row            |      144|      144|        18|          -|          -|     8|        no|
        | + RD_Loop_Col           |       16|       16|         2|          -|          -|     8|        no|
        |- Row_DCT_Loop           |     2704|     2704|       338|          -|          -|     8|        no|
        | + DCT_Outer_Loop        |      336|      336|        42|          -|          -|     8|        no|
        |  ++ DCT_Inner_Loop      |       40|       40|         5|          -|          -|     8|        no|
        |- Xpose_Row_Outer_Loop   |      144|      144|        18|          -|          -|     8|        no|
        | + Xpose_Row_Inner_Loop  |       16|       16|         2|          -|          -|     8|        no|
        |- Col_DCT_Loop           |     2704|     2704|       338|          -|          -|     8|        no|
        | + DCT_Outer_Loop        |      336|      336|        42|          -|          -|     8|        no|
        |  ++ DCT_Inner_Loop      |       40|       40|         5|          -|          -|     8|        no|
        |- Xpose_Col_Outer_Loop   |      144|      144|        18|          -|          -|     8|        no|
        | + Xpose_Col_Inner_Loop  |       16|       16|         2|          -|          -|     8|        no|
        |- WR_Loop_Row            |      144|      144|        18|          -|          -|     8|        no|
        | + WR_Loop_Col           |       16|       16|         2|          -|          -|     8|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    604|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        5|    -|      15|     15|    0|
|Multiplexer      |        -|    -|       0|    353|    -|
|Register         |        -|    -|     271|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    2|     286|    972|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_15s_32s_32_4_1_U1  |mac_muladd_16s_15s_32s_32_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_15s_32s_32_4_1_U2  |mac_muladd_16s_15s_32s_32_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_coeff_table_ROM_AUTO_1R  |        0|  15|  15|    0|    64|   15|     1|          960|
    |row_outbuf_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_inbuf_U        |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_in_U        |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                             |        5|  15|  15|    0|   384|   95|     6|         6080|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_421_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln103_fu_431_p2    |         +|   0|  0|  14|           6|           6|
    |add_ln112_fu_906_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln115_fu_930_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln118_fu_940_p2    |         +|   0|  0|  14|           6|           6|
    |add_ln39_1_fu_709_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln39_fu_483_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln42_1_fu_751_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln42_fu_525_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln44_1_fu_761_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln44_fu_535_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln45_2_fu_771_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln45_fu_545_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln47_1_fu_785_p2   |         +|   0|  0|  36|          29|          13|
    |add_ln47_2_fu_505_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln47_3_fu_731_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln47_fu_559_p2     |         +|   0|  0|  36|          29|          13|
    |add_ln60_fu_454_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln66_fu_593_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln70_fu_626_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln73_1_fu_658_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln73_fu_648_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln76_fu_680_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln82_fu_819_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln86_fu_852_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln89_1_fu_884_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln89_fu_874_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln97_fu_392_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln100_fu_415_p2   |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln112_fu_900_p2   |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln115_fu_924_p2   |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln39_1_fu_703_p2  |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln39_fu_477_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln42_1_fu_745_p2  |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln42_fu_519_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln60_fu_448_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln66_fu_587_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln70_fu_620_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln76_fu_674_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln82_fu_813_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln86_fu_846_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln97_fu_386_p2    |      icmp|   0|  0|  13|           4|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 604|         242|         182|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  125|         28|    1|         28|
    |buf_2d_in_address0_local        |   14|          3|    6|         18|
    |buf_2d_out_address0_local       |   14|          3|    6|         18|
    |c_1_reg_367                     |    9|          2|    4|          8|
    |c_reg_266                       |    9|          2|    4|          8|
    |col_inbuf_address0_local        |   14|          3|    6|         18|
    |col_outbuf_address0_local       |   14|          3|    6|         18|
    |dct_coeff_table_address0_local  |   14|          3|    6|         18|
    |i_1_fu_110                      |    9|          2|    4|          8|
    |i_2_reg_311                     |    9|          2|    4|          8|
    |i_3_reg_356                     |    9|          2|    4|          8|
    |i_fu_102                        |    9|          2|    4|          8|
    |j_1_fu_114                      |    9|          2|    4|          8|
    |j_fu_106                        |    9|          2|    4|          8|
    |k_1_reg_322                     |    9|          2|    4|          8|
    |k_reg_277                       |    9|          2|    4|          8|
    |n_1_reg_333                     |    9|          2|    4|          8|
    |n_reg_288                       |    9|          2|    4|          8|
    |r_1_fu_118                      |    9|          2|    4|          8|
    |r_fu_78                         |    9|          2|    4|          8|
    |row_outbuf_address0_local       |   14|          3|    6|         18|
    |tmp_2_reg_344                   |    9|          2|   32|         64|
    |tmp_reg_299                     |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  353|         78|  157|        376|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln100_reg_1000          |   4|   0|    4|          0|
    |add_ln112_reg_1248          |   4|   0|    4|          0|
    |add_ln115_reg_1261          |   4|   0|    4|          0|
    |add_ln39_1_reg_1154         |   4|   0|    4|          0|
    |add_ln39_reg_1039           |   4|   0|    4|          0|
    |add_ln42_1_reg_1172         |   4|   0|    4|          0|
    |add_ln42_reg_1057           |   4|   0|    4|          0|
    |add_ln60_reg_1018           |   4|   0|    4|          0|
    |add_ln66_reg_1090           |   4|   0|    4|          0|
    |add_ln70_reg_1115           |   4|   0|    4|          0|
    |add_ln73_1_reg_1125         |   6|   0|    6|          0|
    |add_ln76_reg_1133           |   4|   0|    4|          0|
    |add_ln82_reg_1205           |   4|   0|    4|          0|
    |add_ln86_reg_1230           |   4|   0|    4|          0|
    |add_ln89_1_reg_1240         |   6|   0|    6|          0|
    |add_ln97_reg_980            |   4|   0|    4|          0|
    |ap_CS_fsm                   |  27|   0|   27|          0|
    |c_1_reg_367                 |   4|   0|    4|          0|
    |c_reg_266                   |   4|   0|    4|          0|
    |col_outbuf_addr_1_reg_1164  |   6|   0|    6|          0|
    |i_1_fu_110                  |   4|   0|    4|          0|
    |i_2_reg_311                 |   4|   0|    4|          0|
    |i_3_reg_356                 |   4|   0|    4|          0|
    |i_fu_102                    |   4|   0|    4|          0|
    |j_1_fu_114                  |   4|   0|    4|          0|
    |j_fu_106                    |   4|   0|    4|          0|
    |k_1_reg_322                 |   4|   0|    4|          0|
    |k_reg_277                   |   4|   0|    4|          0|
    |n_1_reg_333                 |   4|   0|    4|          0|
    |n_reg_288                   |   4|   0|    4|          0|
    |r_1_fu_118                  |   4|   0|    4|          0|
    |r_fu_78                     |   4|   0|    4|          0|
    |row_outbuf_addr_1_reg_1049  |   6|   0|    6|          0|
    |tmp_10_reg_1253             |   3|   0|    6|          3|
    |tmp_2_reg_344               |  32|   0|   32|          0|
    |tmp_4_reg_985               |   3|   0|    6|          3|
    |tmp_5_reg_1215              |   3|   0|    6|          3|
    |tmp_6_reg_1159              |   3|   0|    6|          3|
    |tmp_7_reg_1023              |   3|   0|    6|          3|
    |tmp_8_reg_1100              |   3|   0|    6|          3|
    |tmp_9_reg_1044              |   3|   0|    6|          3|
    |tmp_reg_299                 |  32|   0|   32|          0|
    |tmp_s_reg_1138              |   3|   0|    6|          3|
    |zext_ln103_1_reg_1005       |   6|   0|   64|         58|
    |zext_ln118_1_reg_1266       |   6|   0|   64|         58|
    |zext_ln73_reg_1095          |   4|   0|    6|          2|
    |zext_ln89_reg_1210          |   4|   0|    6|          2|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 271|   0|  415|        144|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

