
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/decoder2to4.v; hierarchy -check -top decoder2to4; synth -top decoder2to4; stat' --

1. Executing Verilog-2005 frontend: /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/decoder2to4.v
Parsing Verilog input from `/Users/tessamaeurwin/Desktop/hdlgen/outputs/v/decoder2to4.v' to AST representation.
verilog frontend filename /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/decoder2to4.v
/Users/tessamaeurwin/Desktop/hdlgen/outputs/v/decoder2to4.v:15: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\Decoder_2_4'.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/decoder2to4.v:9.16-9.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/decoder2to4.v:10.16-10.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/decoder2to4.v:11.16-11.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/decoder2to4.v:12.16-12.27.
Warning: wire '\y' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/decoder2to4.v:15.7-15.18.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `decoder2to4' not found!
