$date
	Mon May 20 14:34:58 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_VM $end
$var wire 1 ! p5 $end
$var wire 1 " p1 $end
$var wire 1 # nRst $end
$var wire 1 $ item3 $end
$var wire 1 % item2 $end
$var wire 1 & item1 $end
$var wire 1 ' dispense $end
$var wire 1 ( clk $end
$var wire 1 ) change $end
$scope module mainmodule $end
$var wire 1 ! p5 $end
$var wire 1 " p1 $end
$var wire 1 # nRst $end
$var wire 1 $ item3 $end
$var wire 1 % item2 $end
$var wire 1 & item1 $end
$var wire 1 ( clk $end
$var reg 1 ) change $end
$var reg 3 * cstate [2:0] $end
$var reg 1 ' dispense $end
$var reg 3 + nstate [2:0] $end
$upscope $end
$scope module stimulusmodule $end
$var reg 1 ( clk $end
$var reg 1 & item1 $end
$var reg 1 % item2 $end
$var reg 1 $ item3 $end
$var reg 1 # nRst $end
$var reg 1 " p1 $end
$var reg 1 ! p5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b0 *
x)
0(
x'
x&
x%
x$
0#
x"
x!
$end
#1
1(
#2
0(
#3
1(
#4
0(
#5
1#
1(
#6
b0 +
0'
0)
bx *
0(
#7
1(
#8
b0 *
0(
#9
1(
#10
b1 +
0$
0%
1&
0!
1"
0(
#11
1(
#12
1'
b0 +
b1 *
0&
0(
#13
1(
#14
0'
b0 *
0"
0(
#15
1(
#16
0(
#17
1(
#18
0(
#19
1'
b101 +
1%
1!
1(
#20
b101 *
0(
#21
0'
1)
b0 +
0%
0!
1(
#22
0)
b0 *
0(
#23
1(
#24
0(
#25
1(
#26
b1 +
1$
1"
0(
#27
1(
#28
b1 *
0$
1!
0"
0(
#29
1(
#30
1'
0!
0(
#31
1(
#32
0(
#33
1(
#34
0(
#35
1(
#36
0(
#37
1(
#38
0(
#39
1(
#40
0(
