<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-a1e2f5e9.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="io-banks-and-special-functions"><a class="header" href="#io-banks-and-special-functions">I/O banks and special functions</a></h2>
<p>Virtex 7 devices have a regular I/O bank structure.  There are up to two I/O columns in the device: the left I/O column and the right I/O column.  They contain one I/O bank per region (with the exception of regions that are covered up by the PS or GT holes).</p>
<p>There are two genders of I/O banks:</p>
<ul>
<li>HP (high performance) banks, with 1.8V maximum voltage and DCI support</li>
<li>HR (high range) banks, with 3.3V maximum voltage and no DCI</li>
</ul>
<p>In both cases, banks are 50 rows high. They have the following structure:</p>
<ul>
<li>row 0: contains a <code>IO_HP_BOT</code> or <code>IO_HR_BOT</code> tile with a single unpaired IOB</li>
<li>rows 1-2, 3-4, 5-6, 7-8, …, 45-46, 47-48: contain <code>IO_HP_PAIR</code> or <code>IO_HR_PAIR</code> tiles, which are two rows high and contain two IOBs each, forming a differential pair; <code>IOB0</code> is located in the bottom (odd) row and is the “complemented” pin of the pair, while <code>IOB1</code> is in the top (even) row and is the “true” pin of the pair</li>
<li>row 49: contains another <code>IO_HP_TOP</code> or <code>IO_HR_TOP</code> tile</li>
<li>HCLK row: contains an <code>HCLK_IO_HP</code> or <code>HCLK_IO_HR</code> tile with common bank circuitry</li>
</ul>
<p>The single IOB in row 0 is the VRP pin for DCI. The single IOB in row 49 is VRN pin.</p>
<p>The <code>IOB1</code> pads in rows 24 and 26 are considered “multi-region clock capable”, and have dedicated routing to <code>BUFIO</code> and <code>BUFR</code> of this region and the two adjacent ones. The <code>IOB1</code> pads in rows 22 and 28 are considered “single-region clock capable”, and can drive <code>BUFIO</code> and <code>BUFR</code> only within their own region.</p>
<p>The <code>IOB0</code> pads in rows 11 and 37 can be used as VREF.</p>
<p>The <code>IOB1</code> pads in rows 8, 20, 32, 44 can be used as DQS for byte groups. The byte groups are:</p>
<ul>
<li>rows 1-12: byte group with DQS in row 8</li>
<li>rows 13-24: byte group with DQS in row 20</li>
<li>rows 25-36: byte group with DQS in row 32</li>
<li>rows 37-48: byte group with DQS in row 44</li>
</ul>
<p>The banks are numbered as follows, where <code>c</code> is the region with the <code>CFG</code> tile (for multi-die packages, the <code>CFG</code> tile of the primary device):</p>
<ul>
<li>the bank in left column region <code>c + i</code> is <code>14 + i</code></li>
<li>the bank in right column region <code>c + i</code> is <code>34 + i</code></li>
</ul>
<p>In case of multi-die packages, this numbering continues across devices within the package.</p>
<p>In parallel or SPI configuration modes, some I/O pads in banks 14 and 15 are borrowed for configuration use:</p>
<ul>
<li>bank 14 row 1: <code>A[0]/D[16]</code></li>
<li>bank 14 row 2: <code>A[1]/D[17]</code></li>
<li>bank 14 row 3: <code>A[2]/D[18]</code></li>
<li>bank 14 row 4: <code>A[3]/D[19]</code></li>
<li>bank 14 row 5: <code>A[4]/D[20]</code></li>
<li>bank 14 row 6: <code>A[5]/D[21]</code></li>
<li>bank 14 row 7: <code>A[6]/D[22]</code></li>
<li>bank 14 row 9: <code>A[7]/D[23]</code></li>
<li>bank 14 row 10: <code>A[8]/D[24]</code></li>
<li>bank 14 row 11: <code>A[9]/D[25]</code></li>
<li>bank 14 row 12: <code>A[10]/D[26]</code></li>
<li>bank 14 row 13: <code>A[11]/D[27]</code></li>
<li>bank 14 row 14: <code>A[12]/D[28]</code></li>
<li>bank 14 row 15: <code>A[13]/D[29]</code></li>
<li>bank 14 row 16: <code>A[14]/D[30]</code></li>
<li>bank 14 row 17: <code>A[15]/D[31]</code></li>
<li>bank 14 row 18: <code>CSI_B</code></li>
<li>bank 14 row 19: <code>DOUT/CSO_B</code></li>
<li>bank 14 row 20: <code>RDWR_B</code></li>
<li>bank 14 row 29: <code>D[15]</code></li>
<li>bank 14 row 30: <code>D[14]</code></li>
<li>bank 14 row 31: <code>D[13]</code></li>
<li>bank 14 row 33: <code>D[12]</code></li>
<li>bank 14 row 34: <code>D[11]</code></li>
<li>bank 14 row 36: <code>D[10]</code></li>
<li>bank 14 row 36: <code>D[9]</code></li>
<li>bank 14 row 37: <code>D[8]</code></li>
<li>bank 14 row 38: <code>FCS_B</code></li>
<li>bank 14 row 39: <code>D[7]</code></li>
<li>bank 14 row 40: <code>D[6]</code></li>
<li>bank 14 row 41: <code>D[5]</code></li>
<li>bank 14 row 42: <code>D[4]</code></li>
<li>bank 14 row 43: <code>EM_CCLK</code></li>
<li>bank 14 row 44: <code>PUDC_B</code></li>
<li>bank 14 row 45: <code>D[3]</code></li>
<li>bank 14 row 46: <code>D[2]</code></li>
<li>bank 14 row 47: <code>D[1]/DIN</code></li>
<li>bank 14 row 48: <code>D[0]/MOSI</code></li>
<li>bank 15 row 1: <code>RS[0]</code></li>
<li>bank 15 row 2: <code>RS[1]</code></li>
<li>bank 15 row 3: <code>FWE_B</code></li>
<li>bank 15 row 4: <code>FOE_B</code></li>
<li>bank 15 row 5: <code>A[16]</code></li>
<li>bank 15 row 6: <code>A[17]</code></li>
<li>bank 15 row 7: <code>A[18]</code></li>
<li>bank 15 row 9: <code>A[19]</code></li>
<li>bank 15 row 10: <code>A[20]</code></li>
<li>bank 15 row 11: <code>A[21]</code></li>
<li>bank 15 row 12: <code>A[22]</code></li>
<li>bank 15 row 13: <code>A[23]</code></li>
<li>bank 15 row 14: <code>A[24]</code></li>
<li>bank 15 row 15: <code>A[25]</code></li>
<li>bank 15 row 16: <code>A[26]</code></li>
<li>bank 15 row 17: <code>A[27]</code></li>
<li>bank 15 row 18: <code>A[28]</code></li>
<li>bank 15 row 19: <code>ADV_B</code></li>
</ul>
<p>The devices with Processing System are not configured by normal means, so the above list is inapplicable.  Furthermore, they do not have banks 14 and 15 at all — the place they would occupy is taken up by the PS itself.  They do, however, have a special pin in bank 34 instead:</p>
<ul>
<li>bank 34 row 44: <code>PUDC_B</code></li>
</ul>
<p>TODO: really, Wanda, how surprised would you be if it turned out that they <em>are</em> configurable by normal means by just substituting banks 34+35 and poking at the reserved mode pins that definitely aren’t <code>M0/M1/M2</code>?</p>
<p>The <code>XADC</code>, if present on the device, can use up to 16 IOB pairs as auxiliary analog differential inputs. The <code>VPx</code> input corresponds to <code>IOB1</code> and <code>VNx</code> corresponds to <code>IOB0</code> within the same tile.  Depending on device banks present on the device, there are three different arrangements possible:</p>
<ul>
<li>variant LR, used for devices that have both bank 15 and 35</li>
<li>variant L, used for devices without bank 35</li>
<li>variant R, used for devices without bank 15 (that is, devices with Processing System)</li>
</ul>
<p>The IOBs for variant LR are:</p>
<ul>
<li><code>VP0/VN0</code>: bank 15 rows 47-48</li>
<li><code>VP1/VN1</code>: bank 15 rows 43-44</li>
<li><code>VP2/VN2</code>: bank 15 rows 35-36</li>
<li><code>VP3/VN3</code>: bank 15 rows 31-32</li>
<li><code>VP4/VN4</code>: bank 35 rows 47-48</li>
<li><code>VP5/VN5</code>: bank 35 rows 43-44</li>
<li><code>VP6/VN6</code>: bank 35 rows 35-31</li>
<li><code>VP7/VN7</code>: bank 35 rows 31-32</li>
<li><code>VP8/VN8</code>: bank 15 rows 45-46</li>
<li><code>VP9/VN9</code>: bank 15 rows 39-40</li>
<li><code>VP10/VN10</code>: bank 15 rows 33-34</li>
<li><code>VP11/VN11</code>: bank 15 rows 29-30</li>
<li><code>VP12/VN12</code>: bank 35 rows 45-46</li>
<li><code>VP13/VN13</code>: bank 35 rows 39-40</li>
<li><code>VP14/VN14</code>: bank 35 rows 33-34</li>
<li><code>VP15/VN15</code>: bank 35 rows 29-30</li>
</ul>
<p>The IOBs for variant L are:</p>
<ul>
<li><code>VP0/VN0</code>: bank 15 rows 47-48</li>
<li><code>VP1/VN1</code>: bank 15 rows 43-44</li>
<li><code>VP2/VN2</code>: bank 15 rows 39-40</li>
<li><code>VP3/VN3</code>: bank 15 rows 33-34</li>
<li><code>VP4/VN4</code>: bank 15 rows 29-30</li>
<li><code>VP5/VN5</code>: bank 15 rows 25-26</li>
<li><code>VP6/VN6</code>: unconnected</li>
<li><code>VP7/VN7</code>: unconnected</li>
<li><code>VP8/VN8</code>: bank 15 rows 45-46</li>
<li><code>VP9/VN9</code>: bank 15 rows 41-42</li>
<li><code>VP10/VN10</code>: bank 15 rows 35-36</li>
<li><code>VP11/VN11</code>: bank 15 rows 31-32</li>
<li><code>VP12/VN12</code>: bank 15 rows 27-28</li>
<li><code>VP13/VN13</code>: unconnected</li>
<li><code>VP14/VN14</code>: unconnected</li>
<li><code>VP15/VN15</code>: unconnected</li>
</ul>
<p>The IOBs for variant R are:</p>
<ul>
<li><code>VP0/VN0</code>: bank 35 rows 47-48</li>
<li><code>VP1/VN1</code>: bank 35 rows 43-44</li>
<li><code>VP2/VN2</code>: bank 35 rows 35-36</li>
<li><code>VP3/VN3</code>: bank 35 rows 31-32</li>
<li><code>VP4/VN4</code>: bank 35 rows 21-22</li>
<li><code>VP5/VN5</code>: bank 35 rows 15-16</li>
<li><code>VP6/VN6</code>: bank 35 rows 9-10</li>
<li><code>VP7/VN7</code>: bank 35 rows 5-6</li>
<li><code>VP8/VN8</code>: bank 35 rows 45-46</li>
<li><code>VP9/VN9</code>: bank 35 rows 39-40</li>
<li><code>VP10/VN10</code>: bank 35 rows 33-34</li>
<li><code>VP11/VN11</code>: bank 35 rows 29-30</li>
<li><code>VP12/VN12</code>: bank 35 rows 19-20</li>
<li><code>VP13/VN13</code>: bank 35 rows 13-14</li>
<li><code>VP14/VN14</code>: bank 35 rows 7-8</li>
<li><code>VP15/VN15</code>: bank 35 rows 1-2</li>
</ul>
<p>The devices also have dedicated configuration bank 0, which has no user I/O and is located in the <code>CFG</code> tile. It has the following pins:</p>
<ul>
<li><code>CCLK</code></li>
<li><code>CFGBVS</code></li>
<li><code>DONE</code></li>
<li><code>INIT_B</code></li>
<li><code>M0</code>, <code>M1</code>, <code>M2</code></li>
<li><code>PROGRAM_B</code></li>
<li><code>TCK</code>, <code>TDI</code>, <code>TDO</code>, <code>TMS</code></li>
</ul>
<h2 id="tile-io_hp_pair"><a class="header" href="#tile-io_hp_pair">Tile IO_HP_PAIR</a></h2>
<p>Cells: 2</p>
<h3 id="bel-ilogic0"><a class="header" href="#bel-ilogic0">Bel ILOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>CELL0.IMUX.IMUX0</td></tr>

<tr><td>CE1</td><td>input</td><td>CELL0.IMUX.IMUX5</td></tr>

<tr><td>CE2</td><td>input</td><td>CELL0.IMUX.IMUX14</td></tr>

<tr><td>CKINT0</td><td>input</td><td>CELL0.IMUX.IMUX20</td></tr>

<tr><td>CKINT1</td><td>input</td><td>CELL0.IMUX.IMUX22</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>CELL0.IMUX.CLK0</td></tr>

<tr><td>CLKDIVP</td><td>input</td><td>CELL0.IMUX.CLK0</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>input</td><td>CELL0.IMUX.IMUX10</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>input</td><td>CELL0.IMUX.IMUX4</td></tr>

<tr><td>DYNCLKSEL</td><td>input</td><td>CELL0.IMUX.IMUX37</td></tr>

<tr><td>O</td><td>output</td><td>CELL0.OUT18.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>CELL0.OUT0.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>CELL0.OUT23.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>CELL0.OUT9.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>CELL0.OUT10.TMIN</td></tr>

<tr><td>Q5</td><td>output</td><td>CELL0.OUT14.TMIN</td></tr>

<tr><td>Q6</td><td>output</td><td>CELL0.OUT3.TMIN</td></tr>

<tr><td>Q7</td><td>output</td><td>CELL0.OUT7.TMIN</td></tr>

<tr><td>Q8</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>SR</td><td>input</td><td>CELL0.IMUX.CTRL1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ilogic1"><a class="header" href="#bel-ilogic1">Bel ILOGIC1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel ILOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>CELL1.IMUX.IMUX0</td></tr>

<tr><td>CE1</td><td>input</td><td>CELL1.IMUX.IMUX5</td></tr>

<tr><td>CE2</td><td>input</td><td>CELL1.IMUX.IMUX14</td></tr>

<tr><td>CKINT0</td><td>input</td><td>CELL1.IMUX.IMUX20</td></tr>

<tr><td>CKINT1</td><td>input</td><td>CELL1.IMUX.IMUX22</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>CELL1.IMUX.CLK0</td></tr>

<tr><td>CLKDIVP</td><td>input</td><td>CELL1.IMUX.CLK0</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>input</td><td>CELL1.IMUX.IMUX10</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>input</td><td>CELL1.IMUX.IMUX4</td></tr>

<tr><td>DYNCLKSEL</td><td>input</td><td>CELL1.IMUX.IMUX37</td></tr>

<tr><td>O</td><td>output</td><td>CELL1.OUT18.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>CELL1.OUT0.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>CELL1.OUT23.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>CELL1.OUT9.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>CELL1.OUT10.TMIN</td></tr>

<tr><td>Q5</td><td>output</td><td>CELL1.OUT14.TMIN</td></tr>

<tr><td>Q6</td><td>output</td><td>CELL1.OUT3.TMIN</td></tr>

<tr><td>Q7</td><td>output</td><td>CELL1.OUT7.TMIN</td></tr>

<tr><td>Q8</td><td>output</td><td>CELL1.OUT8.TMIN</td></tr>

<tr><td>SR</td><td>input</td><td>CELL1.IMUX.CTRL1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0"><a class="header" href="#bel-ologic0">Bel OLOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>output</td><td>CELL0.TEST0</td></tr>

<tr><td>CLKDIV_CKINT</td><td>input</td><td>CELL0.IMUX.IMUX8</td></tr>

<tr><td>CLK_CKINT</td><td>input</td><td>CELL0.IMUX.IMUX31</td></tr>

<tr><td>CLK_MUX</td><td>output</td><td>CELL0.TEST2</td></tr>

<tr><td>D1</td><td>input</td><td>CELL0.IMUX.IMUX34</td></tr>

<tr><td>D2</td><td>input</td><td>CELL0.IMUX.IMUX40</td></tr>

<tr><td>D3</td><td>input</td><td>CELL0.IMUX.IMUX44</td></tr>

<tr><td>D4</td><td>input</td><td>CELL0.IMUX.IMUX42</td></tr>

<tr><td>D5</td><td>input</td><td>CELL0.IMUX.IMUX43</td></tr>

<tr><td>D6</td><td>input</td><td>CELL0.IMUX.IMUX45</td></tr>

<tr><td>D7</td><td>input</td><td>CELL0.IMUX.IMUX46</td></tr>

<tr><td>D8</td><td>input</td><td>CELL0.IMUX.IMUX47</td></tr>

<tr><td>IOCLKGLITCH</td><td>output</td><td>CELL0.OUT5.TMIN</td></tr>

<tr><td>OCE</td><td>input</td><td>CELL0.IMUX.IMUX29</td></tr>

<tr><td>SR</td><td>input</td><td>CELL0.IMUX.CTRL0</td></tr>

<tr><td>T1</td><td>input</td><td>CELL0.IMUX.IMUX15</td></tr>

<tr><td>T2</td><td>input</td><td>CELL0.IMUX.IMUX7</td></tr>

<tr><td>T3</td><td>input</td><td>CELL0.IMUX.IMUX13</td></tr>

<tr><td>T4</td><td>input</td><td>CELL0.IMUX.IMUX21</td></tr>

<tr><td>TCE</td><td>input</td><td>CELL0.IMUX.IMUX1</td></tr>

<tr><td>TFB_BUF</td><td>output</td><td>CELL0.OUT2.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic1"><a class="header" href="#bel-ologic1">Bel OLOGIC1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel OLOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>output</td><td>CELL1.TEST0</td></tr>

<tr><td>CLKDIV_CKINT</td><td>input</td><td>CELL1.IMUX.IMUX8</td></tr>

<tr><td>CLK_CKINT</td><td>input</td><td>CELL1.IMUX.IMUX31</td></tr>

<tr><td>CLK_MUX</td><td>output</td><td>CELL1.TEST2</td></tr>

<tr><td>D1</td><td>input</td><td>CELL1.IMUX.IMUX34</td></tr>

<tr><td>D2</td><td>input</td><td>CELL1.IMUX.IMUX40</td></tr>

<tr><td>D3</td><td>input</td><td>CELL1.IMUX.IMUX44</td></tr>

<tr><td>D4</td><td>input</td><td>CELL1.IMUX.IMUX42</td></tr>

<tr><td>D5</td><td>input</td><td>CELL1.IMUX.IMUX43</td></tr>

<tr><td>D6</td><td>input</td><td>CELL1.IMUX.IMUX45</td></tr>

<tr><td>D7</td><td>input</td><td>CELL1.IMUX.IMUX46</td></tr>

<tr><td>D8</td><td>input</td><td>CELL1.IMUX.IMUX47</td></tr>

<tr><td>IOCLKGLITCH</td><td>output</td><td>CELL1.OUT5.TMIN</td></tr>

<tr><td>OCE</td><td>input</td><td>CELL1.IMUX.IMUX29</td></tr>

<tr><td>SR</td><td>input</td><td>CELL1.IMUX.CTRL0</td></tr>

<tr><td>T1</td><td>input</td><td>CELL1.IMUX.IMUX15</td></tr>

<tr><td>T2</td><td>input</td><td>CELL1.IMUX.IMUX7</td></tr>

<tr><td>T3</td><td>input</td><td>CELL1.IMUX.IMUX13</td></tr>

<tr><td>T4</td><td>input</td><td>CELL1.IMUX.IMUX21</td></tr>

<tr><td>TCE</td><td>input</td><td>CELL1.IMUX.IMUX1</td></tr>

<tr><td>TFB_BUF</td><td>output</td><td>CELL1.OUT2.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-idelay0"><a class="header" href="#bel-idelay0">Bel IDELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel IDELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>CELL0.IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>CELL0.IMUX.IMUX32</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>CELL0.IMUX.BYP6.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL0.IMUX.IMUX41</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL0.IMUX.IMUX36</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL0.IMUX.IMUX35</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL0.IMUX.IMUX38</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL0.IMUX.IMUX39</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL0.OUT1.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL0.OUT19.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL0.OUT15.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL0.OUT11.TMIN</td></tr>

<tr><td>DATAIN</td><td>input</td><td>CELL0.IMUX.IMUX25</td></tr>

<tr><td>IFDLY0</td><td>input</td><td>CELL0.IMUX.FAN4.SITE</td></tr>

<tr><td>IFDLY1</td><td>input</td><td>CELL0.IMUX.FAN5.SITE</td></tr>

<tr><td>IFDLY2</td><td>input</td><td>CELL0.IMUX.BYP7.SITE</td></tr>

<tr><td>INC</td><td>input</td><td>CELL0.IMUX.IMUX26</td></tr>

<tr><td>LD</td><td>input</td><td>CELL0.IMUX.IMUX30</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>CELL0.IMUX.IMUX33</td></tr>

<tr><td>REGRST</td><td>input</td><td>CELL0.IMUX.IMUX12</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-idelay1"><a class="header" href="#bel-idelay1">Bel IDELAY1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel IDELAY1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>CELL1.IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>CELL1.IMUX.IMUX32</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>CELL1.IMUX.BYP6.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL1.IMUX.IMUX41</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL1.IMUX.IMUX36</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL1.IMUX.IMUX35</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL1.IMUX.IMUX38</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL1.IMUX.IMUX39</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL1.OUT20.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL1.OUT1.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL1.OUT19.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL1.OUT15.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL1.OUT11.TMIN</td></tr>

<tr><td>DATAIN</td><td>input</td><td>CELL1.IMUX.IMUX25</td></tr>

<tr><td>IFDLY0</td><td>input</td><td>CELL1.IMUX.FAN4.SITE</td></tr>

<tr><td>IFDLY1</td><td>input</td><td>CELL1.IMUX.FAN5.SITE</td></tr>

<tr><td>IFDLY2</td><td>input</td><td>CELL1.IMUX.BYP7.SITE</td></tr>

<tr><td>INC</td><td>input</td><td>CELL1.IMUX.IMUX26</td></tr>

<tr><td>LD</td><td>input</td><td>CELL1.IMUX.IMUX30</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>CELL1.IMUX.IMUX33</td></tr>

<tr><td>REGRST</td><td>input</td><td>CELL1.IMUX.IMUX12</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-odelay0"><a class="header" href="#bel-odelay0">Bel ODELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel ODELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>CELL0.IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>CELL0.IMUX.IMUX2</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>CELL0.IMUX.BYP2.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL0.IMUX.IMUX23</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL0.IMUX.IMUX16</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL0.IMUX.IMUX17</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL0.IMUX.IMUX19</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL0.IMUX.IMUX18</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL0.OUT12.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL0.OUT4.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL0.OUT6.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL0.OUT17.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL0.OUT21.TMIN</td></tr>

<tr><td>DATAOUT</td><td>output</td><td>CELL0.TEST1</td></tr>

<tr><td>INC</td><td>input</td><td>CELL0.IMUX.IMUX3</td></tr>

<tr><td>LD</td><td>input</td><td>CELL0.IMUX.IMUX28</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>CELL0.IMUX.IMUX27</td></tr>

<tr><td>OFDLY0</td><td>input</td><td>CELL0.IMUX.BYP0.SITE</td></tr>

<tr><td>OFDLY1</td><td>input</td><td>CELL0.IMUX.BYP1.SITE</td></tr>

<tr><td>OFDLY2</td><td>input</td><td>CELL0.IMUX.BYP5.SITE</td></tr>

<tr><td>REGRST</td><td>input</td><td>CELL0.IMUX.IMUX11</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-odelay1"><a class="header" href="#bel-odelay1">Bel ODELAY1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel ODELAY1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>CELL1.IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>CELL1.IMUX.IMUX2</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>CELL1.IMUX.BYP2.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL1.IMUX.IMUX23</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL1.IMUX.IMUX16</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL1.IMUX.IMUX17</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL1.IMUX.IMUX19</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL1.IMUX.IMUX18</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL1.OUT12.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL1.OUT4.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL1.OUT6.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL1.OUT17.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL1.OUT21.TMIN</td></tr>

<tr><td>DATAOUT</td><td>output</td><td>CELL1.TEST1</td></tr>

<tr><td>INC</td><td>input</td><td>CELL1.IMUX.IMUX3</td></tr>

<tr><td>LD</td><td>input</td><td>CELL1.IMUX.IMUX28</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>CELL1.IMUX.IMUX27</td></tr>

<tr><td>OFDLY0</td><td>input</td><td>CELL1.IMUX.BYP0.SITE</td></tr>

<tr><td>OFDLY1</td><td>input</td><td>CELL1.IMUX.BYP1.SITE</td></tr>

<tr><td>OFDLY2</td><td>input</td><td>CELL1.IMUX.BYP5.SITE</td></tr>

<tr><td>REGRST</td><td>input</td><td>CELL1.IMUX.IMUX11</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iob0"><a class="header" href="#bel-iob0">Bel IOB0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCITERMDISABLE</td><td>input</td><td>CELL0.IMUX.IMUX6</td></tr>

<tr><td>DIFF_TERM_INT_EN</td><td>input</td><td>CELL0.IMUX.FAN0.SITE</td></tr>

<tr><td>IBUFDISABLE</td><td>input</td><td>CELL0.IMUX.IMUX9</td></tr>

<tr><td>KEEPER_INT_EN</td><td>input</td><td>CELL0.IMUX.FAN3.SITE</td></tr>

<tr><td>PD_INT_EN</td><td>input</td><td>CELL0.IMUX.FAN2.SITE</td></tr>

<tr><td>PU_INT_EN</td><td>input</td><td>CELL0.IMUX.FAN1.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iob1"><a class="header" href="#bel-iob1">Bel IOB1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel IOB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCITERMDISABLE</td><td>input</td><td>CELL1.IMUX.IMUX6</td></tr>

<tr><td>IBUFDISABLE</td><td>input</td><td>CELL1.IMUX.IMUX9</td></tr>

<tr><td>KEEPER_INT_EN</td><td>input</td><td>CELL1.IMUX.FAN3.SITE</td></tr>

<tr><td>PD_INT_EN</td><td>input</td><td>CELL1.IMUX.FAN2.SITE</td></tr>

<tr><td>PU_INT_EN</td><td>input</td><td>CELL1.IMUX.FAN1.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioi"><a class="header" href="#bel-ioi">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.CLK0</td><td>ILOGIC0.CLKDIV, ILOGIC0.CLKDIVP</td></tr>

<tr><td>CELL0.IMUX.CLK1</td><td>IDELAY0.C, ODELAY0.C</td></tr>

<tr><td>CELL0.IMUX.CTRL0</td><td>OLOGIC0.SR</td></tr>

<tr><td>CELL0.IMUX.CTRL1</td><td>ILOGIC0.SR</td></tr>

<tr><td>CELL0.IMUX.BYP0.SITE</td><td>ODELAY0.OFDLY0</td></tr>

<tr><td>CELL0.IMUX.BYP1.SITE</td><td>ODELAY0.OFDLY1</td></tr>

<tr><td>CELL0.IMUX.BYP2.SITE</td><td>ODELAY0.CINVCTRL</td></tr>

<tr><td>CELL0.IMUX.BYP5.SITE</td><td>ODELAY0.OFDLY2</td></tr>

<tr><td>CELL0.IMUX.BYP6.SITE</td><td>IDELAY0.CINVCTRL</td></tr>

<tr><td>CELL0.IMUX.BYP7.SITE</td><td>IDELAY0.IFDLY2</td></tr>

<tr><td>CELL0.IMUX.FAN0.SITE</td><td>IOB0.DIFF_TERM_INT_EN</td></tr>

<tr><td>CELL0.IMUX.FAN1.SITE</td><td>IOB0.PU_INT_EN</td></tr>

<tr><td>CELL0.IMUX.FAN2.SITE</td><td>IOB0.PD_INT_EN</td></tr>

<tr><td>CELL0.IMUX.FAN3.SITE</td><td>IOB0.KEEPER_INT_EN</td></tr>

<tr><td>CELL0.IMUX.FAN4.SITE</td><td>IDELAY0.IFDLY0</td></tr>

<tr><td>CELL0.IMUX.FAN5.SITE</td><td>IDELAY0.IFDLY1</td></tr>

<tr><td>CELL0.IMUX.IMUX0</td><td>ILOGIC0.BITSLIP</td></tr>

<tr><td>CELL0.IMUX.IMUX1</td><td>OLOGIC0.TCE</td></tr>

<tr><td>CELL0.IMUX.IMUX2</td><td>ODELAY0.CE</td></tr>

<tr><td>CELL0.IMUX.IMUX3</td><td>ODELAY0.INC</td></tr>

<tr><td>CELL0.IMUX.IMUX4</td><td>ILOGIC0.DYNCLKDIVSEL</td></tr>

<tr><td>CELL0.IMUX.IMUX5</td><td>ILOGIC0.CE1</td></tr>

<tr><td>CELL0.IMUX.IMUX6</td><td>IOB0.DCITERMDISABLE</td></tr>

<tr><td>CELL0.IMUX.IMUX7</td><td>OLOGIC0.T2</td></tr>

<tr><td>CELL0.IMUX.IMUX8</td><td>OLOGIC0.CLKDIV_CKINT</td></tr>

<tr><td>CELL0.IMUX.IMUX9</td><td>IOB0.IBUFDISABLE</td></tr>

<tr><td>CELL0.IMUX.IMUX10</td><td>ILOGIC0.DYNCLKDIVPSEL</td></tr>

<tr><td>CELL0.IMUX.IMUX11</td><td>ODELAY0.REGRST</td></tr>

<tr><td>CELL0.IMUX.IMUX12</td><td>IDELAY0.REGRST</td></tr>

<tr><td>CELL0.IMUX.IMUX13</td><td>OLOGIC0.T3</td></tr>

<tr><td>CELL0.IMUX.IMUX14</td><td>ILOGIC0.CE2</td></tr>

<tr><td>CELL0.IMUX.IMUX15</td><td>OLOGIC0.T1</td></tr>

<tr><td>CELL0.IMUX.IMUX16</td><td>ODELAY0.CNTVALUEIN1</td></tr>

<tr><td>CELL0.IMUX.IMUX17</td><td>ODELAY0.CNTVALUEIN2</td></tr>

<tr><td>CELL0.IMUX.IMUX18</td><td>ODELAY0.CNTVALUEIN4</td></tr>

<tr><td>CELL0.IMUX.IMUX19</td><td>ODELAY0.CNTVALUEIN3</td></tr>

<tr><td>CELL0.IMUX.IMUX20</td><td>ILOGIC0.CKINT0</td></tr>

<tr><td>CELL0.IMUX.IMUX21</td><td>OLOGIC0.T4</td></tr>

<tr><td>CELL0.IMUX.IMUX22</td><td>ILOGIC0.CKINT1</td></tr>

<tr><td>CELL0.IMUX.IMUX23</td><td>ODELAY0.CNTVALUEIN0</td></tr>

<tr><td>CELL0.IMUX.IMUX25</td><td>IDELAY0.DATAIN</td></tr>

<tr><td>CELL0.IMUX.IMUX26</td><td>IDELAY0.INC</td></tr>

<tr><td>CELL0.IMUX.IMUX27</td><td>ODELAY0.LDPIPEEN</td></tr>

<tr><td>CELL0.IMUX.IMUX28</td><td>ODELAY0.LD</td></tr>

<tr><td>CELL0.IMUX.IMUX29</td><td>OLOGIC0.OCE</td></tr>

<tr><td>CELL0.IMUX.IMUX30</td><td>IDELAY0.LD</td></tr>

<tr><td>CELL0.IMUX.IMUX31</td><td>OLOGIC0.CLK_CKINT</td></tr>

<tr><td>CELL0.IMUX.IMUX32</td><td>IDELAY0.CE</td></tr>

<tr><td>CELL0.IMUX.IMUX33</td><td>IDELAY0.LDPIPEEN</td></tr>

<tr><td>CELL0.IMUX.IMUX34</td><td>OLOGIC0.D1</td></tr>

<tr><td>CELL0.IMUX.IMUX35</td><td>IDELAY0.CNTVALUEIN2</td></tr>

<tr><td>CELL0.IMUX.IMUX36</td><td>IDELAY0.CNTVALUEIN1</td></tr>

<tr><td>CELL0.IMUX.IMUX37</td><td>ILOGIC0.DYNCLKSEL</td></tr>

<tr><td>CELL0.IMUX.IMUX38</td><td>IDELAY0.CNTVALUEIN3</td></tr>

<tr><td>CELL0.IMUX.IMUX39</td><td>IDELAY0.CNTVALUEIN4</td></tr>

<tr><td>CELL0.IMUX.IMUX40</td><td>OLOGIC0.D2</td></tr>

<tr><td>CELL0.IMUX.IMUX41</td><td>IDELAY0.CNTVALUEIN0</td></tr>

<tr><td>CELL0.IMUX.IMUX42</td><td>OLOGIC0.D4</td></tr>

<tr><td>CELL0.IMUX.IMUX43</td><td>OLOGIC0.D5</td></tr>

<tr><td>CELL0.IMUX.IMUX44</td><td>OLOGIC0.D3</td></tr>

<tr><td>CELL0.IMUX.IMUX45</td><td>OLOGIC0.D6</td></tr>

<tr><td>CELL0.IMUX.IMUX46</td><td>OLOGIC0.D7</td></tr>

<tr><td>CELL0.IMUX.IMUX47</td><td>OLOGIC0.D8</td></tr>

<tr><td>CELL0.OUT0.TMIN</td><td>ILOGIC0.Q1</td></tr>

<tr><td>CELL0.OUT1.TMIN</td><td>IDELAY0.CNTVALUEOUT1</td></tr>

<tr><td>CELL0.OUT2.TMIN</td><td>OLOGIC0.TFB_BUF</td></tr>

<tr><td>CELL0.OUT3.TMIN</td><td>ILOGIC0.Q6</td></tr>

<tr><td>CELL0.OUT4.TMIN</td><td>ODELAY0.CNTVALUEOUT1</td></tr>

<tr><td>CELL0.OUT5.TMIN</td><td>OLOGIC0.IOCLKGLITCH</td></tr>

<tr><td>CELL0.OUT6.TMIN</td><td>ODELAY0.CNTVALUEOUT2</td></tr>

<tr><td>CELL0.OUT7.TMIN</td><td>ILOGIC0.Q7</td></tr>

<tr><td>CELL0.OUT8.TMIN</td><td>ILOGIC0.Q8</td></tr>

<tr><td>CELL0.OUT9.TMIN</td><td>ILOGIC0.Q3</td></tr>

<tr><td>CELL0.OUT10.TMIN</td><td>ILOGIC0.Q4</td></tr>

<tr><td>CELL0.OUT11.TMIN</td><td>IDELAY0.CNTVALUEOUT4</td></tr>

<tr><td>CELL0.OUT12.TMIN</td><td>ODELAY0.CNTVALUEOUT0</td></tr>

<tr><td>CELL0.OUT14.TMIN</td><td>ILOGIC0.Q5</td></tr>

<tr><td>CELL0.OUT15.TMIN</td><td>IDELAY0.CNTVALUEOUT3</td></tr>

<tr><td>CELL0.OUT17.TMIN</td><td>ODELAY0.CNTVALUEOUT3</td></tr>

<tr><td>CELL0.OUT18.TMIN</td><td>ILOGIC0.O</td></tr>

<tr><td>CELL0.OUT19.TMIN</td><td>IDELAY0.CNTVALUEOUT2</td></tr>

<tr><td>CELL0.OUT20.TMIN</td><td>IDELAY0.CNTVALUEOUT0</td></tr>

<tr><td>CELL0.OUT21.TMIN</td><td>ODELAY0.CNTVALUEOUT4</td></tr>

<tr><td>CELL0.OUT23.TMIN</td><td>ILOGIC0.Q2</td></tr>

<tr><td>CELL0.TEST0</td><td>OLOGIC0.CLKDIV</td></tr>

<tr><td>CELL0.TEST1</td><td>ODELAY0.DATAOUT</td></tr>

<tr><td>CELL0.TEST2</td><td>OLOGIC0.CLK_MUX</td></tr>

<tr><td>CELL1.IMUX.CLK0</td><td>ILOGIC1.CLKDIV, ILOGIC1.CLKDIVP</td></tr>

<tr><td>CELL1.IMUX.CLK1</td><td>IDELAY1.C, ODELAY1.C</td></tr>

<tr><td>CELL1.IMUX.CTRL0</td><td>OLOGIC1.SR</td></tr>

<tr><td>CELL1.IMUX.CTRL1</td><td>ILOGIC1.SR</td></tr>

<tr><td>CELL1.IMUX.BYP0.SITE</td><td>ODELAY1.OFDLY0</td></tr>

<tr><td>CELL1.IMUX.BYP1.SITE</td><td>ODELAY1.OFDLY1</td></tr>

<tr><td>CELL1.IMUX.BYP2.SITE</td><td>ODELAY1.CINVCTRL</td></tr>

<tr><td>CELL1.IMUX.BYP5.SITE</td><td>ODELAY1.OFDLY2</td></tr>

<tr><td>CELL1.IMUX.BYP6.SITE</td><td>IDELAY1.CINVCTRL</td></tr>

<tr><td>CELL1.IMUX.BYP7.SITE</td><td>IDELAY1.IFDLY2</td></tr>

<tr><td>CELL1.IMUX.FAN1.SITE</td><td>IOB1.PU_INT_EN</td></tr>

<tr><td>CELL1.IMUX.FAN2.SITE</td><td>IOB1.PD_INT_EN</td></tr>

<tr><td>CELL1.IMUX.FAN3.SITE</td><td>IOB1.KEEPER_INT_EN</td></tr>

<tr><td>CELL1.IMUX.FAN4.SITE</td><td>IDELAY1.IFDLY0</td></tr>

<tr><td>CELL1.IMUX.FAN5.SITE</td><td>IDELAY1.IFDLY1</td></tr>

<tr><td>CELL1.IMUX.IMUX0</td><td>ILOGIC1.BITSLIP</td></tr>

<tr><td>CELL1.IMUX.IMUX1</td><td>OLOGIC1.TCE</td></tr>

<tr><td>CELL1.IMUX.IMUX2</td><td>ODELAY1.CE</td></tr>

<tr><td>CELL1.IMUX.IMUX3</td><td>ODELAY1.INC</td></tr>

<tr><td>CELL1.IMUX.IMUX4</td><td>ILOGIC1.DYNCLKDIVSEL</td></tr>

<tr><td>CELL1.IMUX.IMUX5</td><td>ILOGIC1.CE1</td></tr>

<tr><td>CELL1.IMUX.IMUX6</td><td>IOB1.DCITERMDISABLE</td></tr>

<tr><td>CELL1.IMUX.IMUX7</td><td>OLOGIC1.T2</td></tr>

<tr><td>CELL1.IMUX.IMUX8</td><td>OLOGIC1.CLKDIV_CKINT</td></tr>

<tr><td>CELL1.IMUX.IMUX9</td><td>IOB1.IBUFDISABLE</td></tr>

<tr><td>CELL1.IMUX.IMUX10</td><td>ILOGIC1.DYNCLKDIVPSEL</td></tr>

<tr><td>CELL1.IMUX.IMUX11</td><td>ODELAY1.REGRST</td></tr>

<tr><td>CELL1.IMUX.IMUX12</td><td>IDELAY1.REGRST</td></tr>

<tr><td>CELL1.IMUX.IMUX13</td><td>OLOGIC1.T3</td></tr>

<tr><td>CELL1.IMUX.IMUX14</td><td>ILOGIC1.CE2</td></tr>

<tr><td>CELL1.IMUX.IMUX15</td><td>OLOGIC1.T1</td></tr>

<tr><td>CELL1.IMUX.IMUX16</td><td>ODELAY1.CNTVALUEIN1</td></tr>

<tr><td>CELL1.IMUX.IMUX17</td><td>ODELAY1.CNTVALUEIN2</td></tr>

<tr><td>CELL1.IMUX.IMUX18</td><td>ODELAY1.CNTVALUEIN4</td></tr>

<tr><td>CELL1.IMUX.IMUX19</td><td>ODELAY1.CNTVALUEIN3</td></tr>

<tr><td>CELL1.IMUX.IMUX20</td><td>ILOGIC1.CKINT0</td></tr>

<tr><td>CELL1.IMUX.IMUX21</td><td>OLOGIC1.T4</td></tr>

<tr><td>CELL1.IMUX.IMUX22</td><td>ILOGIC1.CKINT1</td></tr>

<tr><td>CELL1.IMUX.IMUX23</td><td>ODELAY1.CNTVALUEIN0</td></tr>

<tr><td>CELL1.IMUX.IMUX25</td><td>IDELAY1.DATAIN</td></tr>

<tr><td>CELL1.IMUX.IMUX26</td><td>IDELAY1.INC</td></tr>

<tr><td>CELL1.IMUX.IMUX27</td><td>ODELAY1.LDPIPEEN</td></tr>

<tr><td>CELL1.IMUX.IMUX28</td><td>ODELAY1.LD</td></tr>

<tr><td>CELL1.IMUX.IMUX29</td><td>OLOGIC1.OCE</td></tr>

<tr><td>CELL1.IMUX.IMUX30</td><td>IDELAY1.LD</td></tr>

<tr><td>CELL1.IMUX.IMUX31</td><td>OLOGIC1.CLK_CKINT</td></tr>

<tr><td>CELL1.IMUX.IMUX32</td><td>IDELAY1.CE</td></tr>

<tr><td>CELL1.IMUX.IMUX33</td><td>IDELAY1.LDPIPEEN</td></tr>

<tr><td>CELL1.IMUX.IMUX34</td><td>OLOGIC1.D1</td></tr>

<tr><td>CELL1.IMUX.IMUX35</td><td>IDELAY1.CNTVALUEIN2</td></tr>

<tr><td>CELL1.IMUX.IMUX36</td><td>IDELAY1.CNTVALUEIN1</td></tr>

<tr><td>CELL1.IMUX.IMUX37</td><td>ILOGIC1.DYNCLKSEL</td></tr>

<tr><td>CELL1.IMUX.IMUX38</td><td>IDELAY1.CNTVALUEIN3</td></tr>

<tr><td>CELL1.IMUX.IMUX39</td><td>IDELAY1.CNTVALUEIN4</td></tr>

<tr><td>CELL1.IMUX.IMUX40</td><td>OLOGIC1.D2</td></tr>

<tr><td>CELL1.IMUX.IMUX41</td><td>IDELAY1.CNTVALUEIN0</td></tr>

<tr><td>CELL1.IMUX.IMUX42</td><td>OLOGIC1.D4</td></tr>

<tr><td>CELL1.IMUX.IMUX43</td><td>OLOGIC1.D5</td></tr>

<tr><td>CELL1.IMUX.IMUX44</td><td>OLOGIC1.D3</td></tr>

<tr><td>CELL1.IMUX.IMUX45</td><td>OLOGIC1.D6</td></tr>

<tr><td>CELL1.IMUX.IMUX46</td><td>OLOGIC1.D7</td></tr>

<tr><td>CELL1.IMUX.IMUX47</td><td>OLOGIC1.D8</td></tr>

<tr><td>CELL1.OUT0.TMIN</td><td>ILOGIC1.Q1</td></tr>

<tr><td>CELL1.OUT1.TMIN</td><td>IDELAY1.CNTVALUEOUT1</td></tr>

<tr><td>CELL1.OUT2.TMIN</td><td>OLOGIC1.TFB_BUF</td></tr>

<tr><td>CELL1.OUT3.TMIN</td><td>ILOGIC1.Q6</td></tr>

<tr><td>CELL1.OUT4.TMIN</td><td>ODELAY1.CNTVALUEOUT1</td></tr>

<tr><td>CELL1.OUT5.TMIN</td><td>OLOGIC1.IOCLKGLITCH</td></tr>

<tr><td>CELL1.OUT6.TMIN</td><td>ODELAY1.CNTVALUEOUT2</td></tr>

<tr><td>CELL1.OUT7.TMIN</td><td>ILOGIC1.Q7</td></tr>

<tr><td>CELL1.OUT8.TMIN</td><td>ILOGIC1.Q8</td></tr>

<tr><td>CELL1.OUT9.TMIN</td><td>ILOGIC1.Q3</td></tr>

<tr><td>CELL1.OUT10.TMIN</td><td>ILOGIC1.Q4</td></tr>

<tr><td>CELL1.OUT11.TMIN</td><td>IDELAY1.CNTVALUEOUT4</td></tr>

<tr><td>CELL1.OUT12.TMIN</td><td>ODELAY1.CNTVALUEOUT0</td></tr>

<tr><td>CELL1.OUT14.TMIN</td><td>ILOGIC1.Q5</td></tr>

<tr><td>CELL1.OUT15.TMIN</td><td>IDELAY1.CNTVALUEOUT3</td></tr>

<tr><td>CELL1.OUT17.TMIN</td><td>ODELAY1.CNTVALUEOUT3</td></tr>

<tr><td>CELL1.OUT18.TMIN</td><td>ILOGIC1.O</td></tr>

<tr><td>CELL1.OUT19.TMIN</td><td>IDELAY1.CNTVALUEOUT2</td></tr>

<tr><td>CELL1.OUT20.TMIN</td><td>IDELAY1.CNTVALUEOUT0</td></tr>

<tr><td>CELL1.OUT21.TMIN</td><td>ODELAY1.CNTVALUEOUT4</td></tr>

<tr><td>CELL1.OUT23.TMIN</td><td>ILOGIC1.Q2</td></tr>

<tr><td>CELL1.TEST0</td><td>OLOGIC1.CLKDIV</td></tr>

<tr><td>CELL1.TEST1</td><td>ODELAY1.DATAOUT</td></tr>

<tr><td>CELL1.TEST2</td><td>OLOGIC1.CLK_MUX</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:DCI_T">IOB0:DCI_T</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</a>
</td>
<td title="R0.F29.B62">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F30.B62">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:DCITERMDISABLE_SEL">IOB0:DCITERMDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B61">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</a>
</td>
<td>-</td>
<td title="R0.F31.B61">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B61">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B61">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PDRIVE">IOB0:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE[0]</a>
</td>
<td title="R0.F29.B60">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[2]</a>
</td>
<td title="R0.F30.B60">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[2]</a>
</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a>
</td>
<td title="R0.F32.B60">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B60">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B59">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B59">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B58">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:FINEDELAY">IDELAY0:FINEDELAY[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B58">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B58">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B57">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B57">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B57">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B57">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B56">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a>
</td>
<td title="R0.F28.B56">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F36.B56">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B56">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:DCIUPDATEMODE_QUIET">IOB0:DCIUPDATEMODE_QUIET</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B55">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B55">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</a>
</td>
<td title="R0.F33.B55">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</a>
</td>
<td title="R0.F34.B55">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:INV.ODATAIN">~ODELAY0:INV.ODATAIN</a>
</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B55">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B55">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NDRIVE">IOB0:NDRIVE[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B54">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:SERDES">OLOGIC0:SERDES</a>
</td>
<td title="R0.F33.B54">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:ENABLE">IDELAY0:ENABLE</a>
</td>
<td>-</td>
<td title="R0.F35.B54">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ENABLE">ODELAY0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B54">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:LVDS">IOB0:LVDS[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B53">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B53">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:DCI_MODE">IOB0:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a>
</td>
<td title="R0.F29.B52">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F30.B52">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[8]</a>
</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT</a>
</td>
<td title="R0.F32.B52">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B51">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[9]</a>
</td>
<td title="R0.F29.B51">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a>
</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a>
</td>
<td title="R0.F31.B51">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NDRIVE">IOB0:NDRIVE[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B50">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[10]</a>
</td>
<td title="R0.F30.B50">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PSLEW">IOB0:PSLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B49">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B49">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PDRIVE">~IOB0:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B48">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[4]</a>
</td>
<td title="R0.F30.B48">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[4]</a>
</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PDRIVE">~IOB0:PDRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B47">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B47">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NDRIVE">~IOB0:NDRIVE[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B46">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F30.B46">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B46">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NSLEW">IOB0:NSLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B45">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B45">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td title="R0.F33.B45">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NSLEW">IOB0:NSLEW[1]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B44">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F30.B44">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B44">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PDRIVE">IOB0:PDRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B43">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B43">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B43">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:OMUX">IOB0:OMUX[0]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B42">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:DCI_MODE">IOB0:DCI_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B41">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a>
</td>
<td title="R0.F30.B41">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:RANK3_USED">~OLOGIC0:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:LVDS">IOB0:LVDS[8]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:LVDS">IOB0:LVDS[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B39">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B39">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B39">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:INV.C">IDELAY0:INV.C</a>
</td>
<td>-</td>
<td title="R0.F37.B39">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:INV.C">ODELAY0:INV.C</a>
</td>
<td>-</td>
<td title="R0.F39.B39">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B38">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F30.B38">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R0.F32.B38">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F36.B38">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:CINVCTRL_SEL">ODELAY0:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NSLEW">IOB0:NSLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B37">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:LVDS">IOB0:LVDS[5]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B36">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:DQS_BIAS_N">IOB0:DQS_BIAS_N</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B35">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[9]</a>
</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a>
</td>
<td title="R0.F31.B35">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NDRIVE">IOB0:NDRIVE[4]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B34">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a>
</td>
<td title="R0.F29.B34">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[10]</a>
</td>
<td title="R0.F30.B34">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td title="R0.F32.B34">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[6]</a>
</td>
<td title="R0.F29.B33">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a>
</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</a>
</td>
<td title="R0.F31.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B33">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F37.B33">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PDRIVE">~IOB0:PDRIVE[5]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B32">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[4]</a>
</td>
<td title="R0.F30.B32">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[4]</a>
</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[1]</a>
</td>
<td title="R0.F32.B32">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B31">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[7]</a>
</td>
<td>-</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</a>
</td>
<td title="R0.F31.B31">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B31">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F37.B31">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PDRIVE">IOB0:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F30.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[5]</a>
</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D1">OLOGIC0:INV.D1</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PSLEW">IOB0:PSLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B29">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[0]</a>
</td>
<td>-</td>
<td title="R0.F30.B29">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:DQS_BIAS_P">IOB0:DQS_BIAS_P</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B28">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td title="R0.F29.B28">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[1]</a>
</td>
<td>-</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:LVDS">IOB0:LVDS[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B27">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B27">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B27">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NDRIVE">IOB0:NDRIVE[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B26">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[1]</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PSLEW">IOB0:PSLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:SERDES">ILOGIC0:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B25">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D2">OLOGIC0:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B25">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:LVDS">IOB0:LVDS[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B24">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B24">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NDRIVE">~IOB0:NDRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PDRIVE">IOB0:PDRIVE[6]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B22">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:FINEDELAY">ODELAY0:FINEDELAY[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NSLEW">IOB0:NSLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D3">OLOGIC0:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B21">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F37.B21">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:PIPE_SEL">ODELAY0:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:LVDS">IOB0:LVDS[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B20">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NDRIVE">IOB0:NDRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B19">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B19">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F37.B19">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B18">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.D">~ILOGIC0:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B18">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td title="R0.F35.B18">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:HIGH_PERFORMANCE_MODE">ODELAY0:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td title="R0.F28.B17">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[1]</a>
</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F30.B17">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D4">OLOGIC0:INV.D4</a>
</td>
<td title="R0.F31.B17">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[1]</a>
</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F37.B17">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:TMUX">IOB0:TMUX[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td title="R0.F29.B16">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[0]</a>
</td>
<td title="R0.F30.B16">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[0]</a>
</td>
<td title="R0.F31.B16">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a>
</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PSLEW">IOB0:PSLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B15">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:LVDS">IOB0:LVDS[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B14">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[3]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B14">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D5">OLOGIC0:INV.D5</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F36.B14">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_TYPE">ODELAY0:ODELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:NSLEW">IOB0:NSLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B13">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D6">OLOGIC0:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B13">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F37.B13">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PSLEW">IOB0:PSLEW[4]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PULL">IOB0:PULL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B11">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B11">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F37.B11">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[4]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B10">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B10">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PULL">IOB0:PULL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B9">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td title="R0.F28.B9">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[4]</a>
</td>
<td>-</td>
<td title="R0.F30.B9">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D7">OLOGIC0:INV.D7</a>
</td>
<td title="R0.F31.B9">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B9">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[2]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B8">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a>
</td>
<td>-</td>
<td title="R0.F29.B8">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[5]</a>
</td>
<td title="R0.F30.B8">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[5]</a>
</td>
<td title="R0.F31.B8">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F36.B8">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_TYPE">ODELAY0:ODELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B8">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:LVDS">IOB0:LVDS[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B7">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B6">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[6]</a>
</td>
<td title="R0.F30.B6">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[6]</a>
</td>
<td title="R0.F31.B6">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B6">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B5">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B5">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B5">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:INPUT_MISC">IOB0:INPUT_MISC</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B4">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[1]</a>
</td>
<td title="R0.F29.B4">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[2]</a>
</td>
<td title="R0.F30.B4">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[2]</a>
</td>
<td title="R0.F31.B4">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B4">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:PULL">IOB0:PULL[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B3">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[0]</a>
</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="R0.F31.B3">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B3">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE[3]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[0]</a>
</td>
<td title="R0.F29.B2">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[3]</a>
</td>
<td title="R0.F30.B2">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[3]</a>
</td>
<td title="R0.F31.B2">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D8">OLOGIC0:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B2">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B1">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[1]</a>
</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[2]</a>
</td>
<td title="R0.F30.B1">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[1]</a>
</td>
<td title="R0.F31.B1">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B0">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HP_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_PAIR rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B63">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:DYN_CLK_INV_EN">ILOGIC1:DYN_CLK_INV_EN</a>
</td>
<td title="R1.F30.B63">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B63">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B62">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[0]</a>
</td>
<td title="R1.F29.B62">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[1]</a>
</td>
<td title="R1.F30.B62">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[1]</a>
</td>
<td title="R1.F31.B62">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B62">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B61">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[3]</a>
</td>
<td title="R1.F29.B61">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[2]</a>
</td>
<td title="R1.F30.B61">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D8">OLOGIC1:INV.D8</a>
</td>
<td title="R1.F31.B61">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B61">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B60">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</a>
</td>
<td title="R1.F29.B60">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[0]</a>
</td>
<td title="R1.F30.B60">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[0]</a>
</td>
<td title="R1.F31.B60">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B60">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B59">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[2]</a>
</td>
<td title="R1.F29.B59">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[1]</a>
</td>
<td title="R1.F30.B59">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[5]</a>
</td>
<td title="R1.F31.B59">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B59">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PULL">IOB1:PULL[2]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B58">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MISR_CLK_SELECT">OLOGIC1:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B58">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R1.F36.B58">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT">ODELAY1:ODELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R1.F38.B58">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:INPUT_MISC">IOB1:INPUT_MISC</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B57">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td title="R1.F28.B57">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[6]</a>
</td>
<td>-</td>
<td title="R1.F30.B57">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[3]</a>
</td>
<td title="R1.F31.B57">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B57">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PULL_DYNAMIC">IOB1:PULL_DYNAMIC</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B56">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B56">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR">~IDELAY1:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td title="R1.F36.B56">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR">~ODELAY1:ODELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B55">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.CLKDIV">ILOGIC1:INV.CLKDIV</a>
</td>
<td>-</td>
<td title="R1.F28.B55">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[5]</a>
</td>
<td>-</td>
<td title="R1.F30.B55">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a>
</td>
<td title="R1.F31.B55">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F35.B55">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_TYPE">IDELAY1:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R1.F37.B55">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_TYPE">ODELAY1:ODELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R1.F39.B55">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:LVDS">IOB1:LVDS[0]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B54">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:DYN_CLKDIV_INV_EN">ILOGIC1:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td title="R1.F29.B54">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[4]</a>
</td>
<td title="R1.F30.B54">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[4]</a>
</td>
<td title="R1.F31.B54">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D7">OLOGIC1:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B54">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B53">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B53">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MISR_ENABLE_FDBK">OLOGIC1:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B53">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PULL">IOB1:PULL[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B52">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:DYN_CLKDIVP_INV_EN">ILOGIC1:DYN_CLKDIVP_INV_EN</a>
</td>
<td title="R1.F28.B52">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B52">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B52">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R1.F36.B52">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT">ODELAY1:ODELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R1.F38.B52">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B51">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B51">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B51">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PULL">IOB1:PULL[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B50">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.CLKDIVP">ILOGIC1:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B50">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D6">OLOGIC1:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B50">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR">~IDELAY1:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R1.F36.B50">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR">~ODELAY1:ODELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R1.F38.B50">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PSLEW">IOB1:PSLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B49">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B49">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="R1.F30.B49">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D5">OLOGIC1:INV.D5</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B49">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX[3]</a>
</td>
<td>-</td>
<td title="R1.F35.B49">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_TYPE">IDELAY1:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R1.F37.B49">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_TYPE">ODELAY1:ODELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R1.F39.B49">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NSLEW">IOB1:NSLEW[4]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B48">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B48">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MISR_CLK_SELECT">OLOGIC1:MISR_CLK_SELECT[0]</a>
</td>
<td title="R1.F32.B48">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B48">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:LVDS">IOB1:LVDS[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B47">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td title="R1.F28.B47">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[0]</a>
</td>
<td>-</td>
<td title="R1.F30.B47">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MISR_ENABLE">OLOGIC1:MISR_ENABLE</a>
</td>
<td title="R1.F31.B47">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[0]</a>
</td>
<td>-</td>
<td title="R1.F33.B47">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B47">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PSLEW">IOB1:PSLEW[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B46">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[2]</a>
</td>
<td title="R1.F28.B46">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX[0]</a>
</td>
<td title="R1.F29.B46">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[1]</a>
</td>
<td title="R1.F30.B46">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[1]</a>
</td>
<td title="R1.F31.B46">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D4">OLOGIC1:INV.D4</a>
</td>
<td title="R1.F32.B46">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX[4]</a>
</td>
<td>-</td>
<td title="R1.F34.B46">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R1.F36.B46">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT">ODELAY1:ODELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B45">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B45">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.D">~ILOGIC1:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B45">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:HIGH_PERFORMANCE_MODE">IDELAY1:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td title="R1.F34.B45">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:HIGH_PERFORMANCE_MODE">ODELAY1:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B44">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B44">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R1.F34.B44">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR">~IDELAY1:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R1.F36.B44">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR">~ODELAY1:ODELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R1.F38.B44">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B43">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B43">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B43">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NDRIVE">IOB1:NDRIVE[6]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B42">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B42">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D3">OLOGIC1:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B42">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:PIPE_SEL">IDELAY1:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R1.F36.B42">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:PIPE_SEL">ODELAY1:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R1.F38.B42">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:LVDS">IOB1:LVDS[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F37.B41">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:FINEDELAY">ODELAY1:FINEDELAY[0]</a>
</td>
<td>-</td>
<td title="R1.F39.B41">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NSLEW">IOB1:NSLEW[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B40">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PDRIVE">IOB1:PDRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B39">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B39">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NDRIVE">~IOB1:NDRIVE[5]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B38">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:SERDES">ILOGIC1:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B38">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D2">OLOGIC1:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B38">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R1.F36.B38">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT">ODELAY1:ODELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R1.F38.B38">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:LVDS">IOB1:LVDS[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B37">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B37">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</a>
</td>
<td title="R1.F30.B37">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B37">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PSLEW">IOB1:PSLEW[2]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B36">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:RANK23_DLY">ILOGIC1:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B36">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B36">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR">~IDELAY1:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R1.F36.B36">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR">~ODELAY1:ODELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R1.F38.B36">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NDRIVE">IOB1:NDRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B35">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td title="R1.F28.B35">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKDIVP">ILOGIC1:MUX.CLKDIVP[1]</a>
</td>
<td>-</td>
<td title="R1.F30.B35">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B35">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:LVDS">IOB1:LVDS[4]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B34">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td title="R1.F29.B34">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKDIVP">ILOGIC1:MUX.CLKDIVP[0]</a>
</td>
<td>-</td>
<td title="R1.F31.B34">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B34">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:DQS_BIAS_P">IOB1:DQS_BIAS_P</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[5]</a>
</td>
<td>-</td>
<td title="R1.F30.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D1">OLOGIC1:INV.D1</a>
</td>
<td title="R1.F31.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R1.F33.B33">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B33">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PSLEW">IOB1:PSLEW[1]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B32">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[7]</a>
</td>
<td title="R1.F30.B32">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[7]</a>
</td>
<td title="R1.F31.B32">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:SELFHEAL">OLOGIC1:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B32">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R1.F36.B32">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT">ODELAY1:ODELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R1.F38.B32">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PDRIVE">IOB1:PDRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B31">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="R1.F30.B31">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[1]</a>
</td>
<td title="R1.F31.B31">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[4]</a>
</td>
<td>-</td>
<td title="R1.F33.B31">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B31">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B30">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF4_INIT">~ILOGIC1:IFF4_INIT</a>
</td>
<td title="R1.F29.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[6]</a>
</td>
<td title="R1.F30.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[6]</a>
</td>
<td title="R1.F31.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.CLKDIVF">OLOGIC1:INV.CLKDIVF</a>
</td>
<td title="R1.F32.B30">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R1.F34.B30">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR">~IDELAY1:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R1.F36.B30">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR">~ODELAY1:ODELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R1.F38.B30">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PDRIVE">~IOB1:PDRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B29">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[10]</a>
</td>
<td title="R1.F29.B29">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF4_SRVAL">~ILOGIC1:IFF4_SRVAL</a>
</td>
<td>-</td>
<td title="R1.F31.B29">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td title="R1.F33.B29">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B29">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B28">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[9]</a>
</td>
<td title="R1.F30.B28">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[9]</a>
</td>
<td title="R1.F31.B28">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.CLK2">~OLOGIC1:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B28">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NDRIVE">IOB1:NDRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B27">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B27">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:DQS_BIAS_N">IOB1:DQS_BIAS_N</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B26">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.CLK1">~OLOGIC1:INV.CLK1</a>
</td>
<td title="R1.F32.B26">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B26">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:LVDS">IOB1:LVDS[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B25">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B25">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R1.F33.B25">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R1.F35.B25">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:CINVCTRL_SEL">IDELAY1:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R1.F37.B25">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:CINVCTRL_SEL">ODELAY1:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R1.F39.B25">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NSLEW">IOB1:NSLEW[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B24">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[3]</a>
</td>
<td title="R1.F30.B24">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B24">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:INV.C">IDELAY1:INV.C</a>
</td>
<td>-</td>
<td title="R1.F36.B24">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:INV.C">ODELAY1:INV.C</a>
</td>
<td>-</td>
<td title="R1.F38.B24">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:IBUFDISABLE_SEL">IOB1:IBUFDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B23">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:LVDS">IOB1:LVDS[6]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B22">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF3_INIT">~ILOGIC1:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B22">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:RANK3_USED">~OLOGIC1:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B22">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:LVDS">IOB1:LVDS[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B21">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF3_SRVAL">~ILOGIC1:IFF3_SRVAL</a>
</td>
<td title="R1.F30.B21">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.CLKDIV">OLOGIC1:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B21">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:DCI_MODE">IOB1:DCI_MODE[0]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B20">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[2]</a>
</td>
<td title="R1.F30.B20">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R1.F32.B20">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TBYTE_SRC">OLOGIC1:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B19">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B19">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R1.F33.B19">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B19">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PDRIVE">IOB1:PDRIVE[4]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B18">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[1]</a>
</td>
<td title="R1.F30.B18">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td title="R1.F32.B18">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TFF_SRVAL">~OLOGIC1:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B18">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NSLEW">IOB1:NSLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B17">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B17">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R1.F33.B17">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TFF_SRVAL">~OLOGIC1:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R1.F35.B17">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:INV.DATAIN">IDELAY1:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B17">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NSLEW">IOB1:NSLEW[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B16">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:NUM_CE">ILOGIC1:NUM_CE[0]</a>
</td>
<td>-</td>
<td title="R1.F29.B16">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[7]</a>
</td>
<td title="R1.F30.B16">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="R1.F32.B16">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TBYTE_CTL">OLOGIC1:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B16">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NDRIVE">~IOB1:NDRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B15">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="R1.F30.B15">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.T4">~OLOGIC1:INV.T4</a>
</td>
<td title="R1.F31.B15">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B15">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PDRIVE">~IOB1:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B14">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[6]</a>
</td>
<td title="R1.F30.B14">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B14">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PDRIVE">~IOB1:PDRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B13">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[10]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B13">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B13">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PSLEW">IOB1:PSLEW[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B12">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF2_INIT">~ILOGIC1:IFF2_INIT</a>
</td>
<td title="R1.F29.B12">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[9]</a>
</td>
<td title="R1.F30.B12">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[9]</a>
</td>
<td title="R1.F31.B12">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.T3">~OLOGIC1:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B12">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NDRIVE">IOB1:NDRIVE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B11">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[8]</a>
</td>
<td title="R1.F29.B11">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF2_SRVAL">~ILOGIC1:IFF2_SRVAL</a>
</td>
<td title="R1.F30.B11">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT</a>
</td>
<td title="R1.F31.B11">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R1.F33.B11">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TFF_SRVAL">~OLOGIC1:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B11">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_DELAY">IOB1:OUTPUT_DELAY</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B10">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[3]</a>
</td>
<td title="R1.F30.B10">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B10">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:DCI_MODE">IOB1:DCI_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B9">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:ENABLE">IDELAY1:ENABLE</a>
</td>
<td title="R1.F33.B9">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:SERDES">OLOGIC1:SERDES</a>
</td>
<td title="R1.F34.B9">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:ENABLE">ODELAY1:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B9">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:LVDS">IOB1:LVDS[7]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B8">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF1_INIT">~ILOGIC1:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B8">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</a>
</td>
<td title="R1.F33.B8">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:INV.IDATAIN">IDELAY1:INV.IDATAIN</a>
</td>
<td title="R1.F34.B8">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:DELAY_SRC">IDELAY1:DELAY_SRC[0]</a>
</td>
<td title="R1.F35.B8">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:INV.ODATAIN">~ODELAY1:INV.ODATAIN</a>
</td>
<td title="R1.F36.B8">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:DELAY_SRC">ODELAY1:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R1.F38.B8">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:NDRIVE">IOB1:NDRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B7">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF_LATCH">~ILOGIC1:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B7">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF1_SRVAL">~ILOGIC1:IFF1_SRVAL</a>
</td>
<td title="R1.F30.B7">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.T2">~OLOGIC1:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F35.B7">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:DELAY_SRC">IDELAY1:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R1.F37.B7">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:DELAY_SRC">ODELAY1:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="R1.F39.B7">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:DCIUPDATEMODE_QUIET">IOB1:DCIUPDATEMODE_QUIET</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B6">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B6">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX[2]</a>
</td>
<td>-</td>
<td title="R1.F34.B6">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:DELAY_SRC">IDELAY1:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td title="R1.F36.B6">
<a href="#tile-virtex7-IO_HP_PAIR-ODELAY1:DELAY_SRC">ODELAY1:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R1.F38.B6">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B5">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:FINEDELAY">IDELAY1:FINEDELAY[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B5">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX[1]</a>
</td>
<td>-</td>
<td title="R1.F35.B5">
<a href="#tile-virtex7-IO_HP_PAIR-IDELAY1:DELAY_SRC">IDELAY1:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B5">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B4">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B4">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B3">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[2]</a>
</td>
<td title="R1.F29.B3">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:SRTYPE">ILOGIC1:SRTYPE[0]</a>
</td>
<td title="R1.F30.B3">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.T1">~OLOGIC1:INV.T1</a>
</td>
<td title="R1.F31.B3">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R1.F33.B3">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B3">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B2">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:D_EMU2">ILOGIC1:D_EMU2</a>
</td>
<td title="R1.F29.B2">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[0]</a>
</td>
<td title="R1.F30.B2">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R1.F32.B2">
<a href="#tile-virtex7-IO_HP_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B2">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:PDRIVE">IOB1:PDRIVE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B1">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[1]</a>
</td>
<td title="R1.F29.B1">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:D_EMU1">ILOGIC1:D_EMU1</a>
</td>
<td>-</td>
<td title="R1.F31.B1">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B1">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:DCITERMDISABLE_SEL">IOB1:DCITERMDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B0">
<a href="#tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B0">
<a href="#tile-virtex7-IO_HP_PAIR-IOB1:DCI_T">IOB1:DCI_T</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</th>
<th>0.F34.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:ENABLE">IDELAY0:ENABLE</th>
<th>0.F33.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</th>
<th>0.F33.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:INV.C">IDELAY0:INV.C</th>
<th>0.F35.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</th>
<th>0.F34.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</th>
<th>0.F32.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</th>
<th>0.F35.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:CINVCTRL_SEL">IDELAY1:CINVCTRL_SEL</th>
<th>1.F35.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:ENABLE">IDELAY1:ENABLE</th>
<th>1.F32.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:HIGH_PERFORMANCE_MODE">IDELAY1:HIGH_PERFORMANCE_MODE</th>
<th>1.F32.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:INV.C">IDELAY1:INV.C</th>
<th>1.F34.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:INV.DATAIN">IDELAY1:INV.DATAIN</th>
<th>1.F35.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:INV.IDATAIN">IDELAY1:INV.IDATAIN</th>
<th>1.F33.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:PIPE_SEL">IDELAY1:PIPE_SEL</th>
<th>1.F34.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.F27.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</th>
<th>0.F26.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</th>
<th>0.F29.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</th>
<th>0.F26.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</th>
<th>0.F27.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</th>
<th>0.F26.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</th>
<th>0.F29.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.F28.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</th>
<th>0.F28.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</th>
<th>0.F26.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:SERDES">ILOGIC0:SERDES</th>
<th>0.F26.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</th>
<th>1.F26.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:DYN_CLKDIVP_INV_EN">ILOGIC1:DYN_CLKDIVP_INV_EN</th>
<th>1.F27.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:DYN_CLKDIV_INV_EN">ILOGIC1:DYN_CLKDIV_INV_EN</th>
<th>1.F27.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:DYN_CLK_INV_EN">ILOGIC1:DYN_CLK_INV_EN</th>
<th>1.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:D_EMU1">ILOGIC1:D_EMU1</th>
<th>1.F29.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:D_EMU2">ILOGIC1:D_EMU2</th>
<th>1.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</th>
<th>1.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</th>
<th>1.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</th>
<th>1.F29.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.CLKDIV">ILOGIC1:INV.CLKDIV</th>
<th>1.F26.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.CLKDIVP">ILOGIC1:INV.CLKDIVP</th>
<th>1.F27.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</th>
<th>1.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</th>
<th>1.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</th>
<th>1.F29.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</th>
<th>1.F29.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:RANK23_DLY">ILOGIC1:RANK23_DLY</th>
<th>1.F27.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:SERDES">ILOGIC1:SERDES</th>
<th>1.F27.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:DCIUPDATEMODE_QUIET">IOB0:DCIUPDATEMODE_QUIET</th>
<th>0.F38.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:DCI_T">IOB0:DCI_T</th>
<th>0.F39.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:DQS_BIAS_N">IOB0:DQS_BIAS_N</th>
<th>0.F38.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:DQS_BIAS_P">IOB0:DQS_BIAS_P</th>
<th>0.F39.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:INPUT_MISC">IOB0:INPUT_MISC</th>
<th>0.F39.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</th>
<th>0.F38.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</th>
<th>0.F38.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</th>
<th>0.F39.B59</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:DCIUPDATEMODE_QUIET">IOB1:DCIUPDATEMODE_QUIET</th>
<th>1.F39.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:DCI_T">IOB1:DCI_T</th>
<th>1.F38.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:DQS_BIAS_N">IOB1:DQS_BIAS_N</th>
<th>1.F39.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:DQS_BIAS_P">IOB1:DQS_BIAS_P</th>
<th>1.F38.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:INPUT_MISC">IOB1:INPUT_MISC</th>
<th>1.F38.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_DELAY">IOB1:OUTPUT_DELAY</th>
<th>1.F39.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:PULL_DYNAMIC">IOB1:PULL_DYNAMIC</th>
<th>1.F39.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</th>
<th>1.F38.B4</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:CINVCTRL_SEL">ODELAY0:CINVCTRL_SEL</th>
<th>0.F36.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:ENABLE">ODELAY0:ENABLE</th>
<th>0.F35.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:HIGH_PERFORMANCE_MODE">ODELAY0:HIGH_PERFORMANCE_MODE</th>
<th>0.F35.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:INV.C">ODELAY0:INV.C</th>
<th>0.F37.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:PIPE_SEL">ODELAY0:PIPE_SEL</th>
<th>0.F37.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:CINVCTRL_SEL">ODELAY1:CINVCTRL_SEL</th>
<th>1.F37.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:ENABLE">ODELAY1:ENABLE</th>
<th>1.F34.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:HIGH_PERFORMANCE_MODE">ODELAY1:HIGH_PERFORMANCE_MODE</th>
<th>1.F34.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:INV.C">ODELAY1:INV.C</th>
<th>1.F36.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:PIPE_SEL">ODELAY1:PIPE_SEL</th>
<th>1.F36.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D1">OLOGIC0:INV.D1</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D2">OLOGIC0:INV.D2</th>
<th>0.F30.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D3">OLOGIC0:INV.D3</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D4">OLOGIC0:INV.D4</th>
<th>0.F30.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D5">OLOGIC0:INV.D5</th>
<th>0.F31.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D6">OLOGIC0:INV.D6</th>
<th>0.F30.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D7">OLOGIC0:INV.D7</th>
<th>0.F30.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.D8">OLOGIC0:INV.D8</th>
<th>0.F31.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</th>
<th>0.F31.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</th>
<th>0.F31.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</th>
<th>0.F31.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</th>
<th>0.F33.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</th>
<th>0.F30.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:SERDES">OLOGIC0:SERDES</th>
<th>0.F32.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</th>
<th>0.F33.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</th>
<th>0.F33.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.F33.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</th>
<th>0.F32.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.CLKDIV">OLOGIC1:INV.CLKDIV</th>
<th>1.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.CLKDIVF">OLOGIC1:INV.CLKDIVF</th>
<th>1.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D1">OLOGIC1:INV.D1</th>
<th>1.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D2">OLOGIC1:INV.D2</th>
<th>1.F31.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D3">OLOGIC1:INV.D3</th>
<th>1.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D4">OLOGIC1:INV.D4</th>
<th>1.F31.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D5">OLOGIC1:INV.D5</th>
<th>1.F30.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D6">OLOGIC1:INV.D6</th>
<th>1.F31.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D7">OLOGIC1:INV.D7</th>
<th>1.F31.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.D8">OLOGIC1:INV.D8</th>
<th>1.F30.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:MISR_ENABLE">OLOGIC1:MISR_ENABLE</th>
<th>1.F30.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:MISR_ENABLE_FDBK">OLOGIC1:MISR_ENABLE_FDBK</th>
<th>1.F30.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</th>
<th>1.F30.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</th>
<th>1.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</th>
<th>1.F32.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:SELFHEAL">OLOGIC1:SELFHEAL</th>
<th>1.F31.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:SERDES">OLOGIC1:SERDES</th>
<th>1.F33.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:TBYTE_CTL">OLOGIC1:TBYTE_CTL</th>
<th>1.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:TBYTE_SRC">OLOGIC1:TBYTE_SRC</th>
<th>1.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</th>
<th>1.F32.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</th>
<th>1.F33.B25</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC</th>
<th>0.F35.B57</th>
<th>0.F34.B56</th>
<th>0.F34.B58</th>
<th>0.F35.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:DELAY_SRC">IDELAY1:DELAY_SRC</th>
<th>1.F34.B6</th>
<th>1.F35.B7</th>
<th>1.F35.B5</th>
<th>1.F34.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:FINEDELAY">IDELAY0:FINEDELAY</th>
<th>0.F28.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:FINEDELAY">IDELAY1:FINEDELAY</th>
<th>1.F29.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:FINEDELAY">ODELAY0:FINEDELAY</th>
<th>0.F36.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:FINEDELAY">ODELAY1:FINEDELAY</th>
<th>1.F37.B41</th>
</tr>

</thead>

<tbody>
<tr><td>BYPASS</td>
<td>0</td>
</tr>

<tr><td>ADD_DLY</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE</th>
<th>0.F34.B14</th>
<th>0.F34.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_TYPE">IDELAY1:IDELAY_TYPE</th>
<th>1.F35.B49</th>
<th>1.F35.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_TYPE">ODELAY0:ODELAY_TYPE</th>
<th>0.F36.B14</th>
<th>0.F36.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_TYPE">ODELAY1:ODELAY_TYPE</th>
<th>1.F37.B49</th>
<th>1.F37.B55</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR">IDELAY0:IDELAY_VALUE_CUR</th>
<th>0.F35.B33</th>
<th>0.F35.B27</th>
<th>0.F35.B19</th>
<th>0.F35.B13</th>
<th>0.F35.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR">IDELAY1:IDELAY_VALUE_CUR</th>
<th>1.F34.B30</th>
<th>1.F34.B36</th>
<th>1.F34.B44</th>
<th>1.F34.B50</th>
<th>1.F34.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR">ODELAY0:ODELAY_VALUE_CUR</th>
<th>0.F37.B33</th>
<th>0.F37.B27</th>
<th>0.F37.B19</th>
<th>0.F37.B13</th>
<th>0.F37.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR">ODELAY1:ODELAY_VALUE_CUR</th>
<th>1.F36.B30</th>
<th>1.F36.B36</th>
<th>1.F36.B44</th>
<th>1.F36.B50</th>
<th>1.F36.B56</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT</th>
<th>0.F35.B31</th>
<th>0.F35.B25</th>
<th>0.F35.B17</th>
<th>0.F35.B11</th>
<th>0.F35.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT</th>
<th>1.F34.B32</th>
<th>1.F34.B38</th>
<th>1.F34.B46</th>
<th>1.F34.B52</th>
<th>1.F34.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:NSLEW">IOB0:NSLEW</th>
<th>0.F38.B14</th>
<th>0.F38.B22</th>
<th>0.F38.B38</th>
<th>0.F39.B45</th>
<th>0.F38.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:PSLEW">IOB0:PSLEW</th>
<th>0.F39.B13</th>
<th>0.F38.B16</th>
<th>0.F38.B26</th>
<th>0.F38.B30</th>
<th>0.F38.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:NSLEW">IOB1:NSLEW</th>
<th>1.F39.B49</th>
<th>1.F39.B41</th>
<th>1.F39.B25</th>
<th>1.F38.B18</th>
<th>1.F39.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:PSLEW">IOB1:PSLEW</th>
<th>1.F38.B50</th>
<th>1.F39.B47</th>
<th>1.F39.B37</th>
<th>1.F39.B33</th>
<th>1.F39.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT</th>
<th>0.F37.B31</th>
<th>0.F37.B25</th>
<th>0.F37.B17</th>
<th>0.F37.B11</th>
<th>0.F37.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT">ODELAY1:ODELAY_VALUE_INIT</th>
<th>1.F36.B32</th>
<th>1.F36.B38</th>
<th>1.F36.B46</th>
<th>1.F36.B52</th>
<th>1.F36.B58</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</th>
<th>0.F26.B19</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE</th>
<th>1.F27.B44</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH</th>
<th>0.F27.B18</th>
<th>0.F26.B17</th>
<th>0.F27.B16</th>
<th>0.F26.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH</th>
<th>1.F26.B45</th>
<th>1.F27.B46</th>
<th>1.F26.B47</th>
<th>1.F27.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE</th>
<th>0.F27.B28</th>
<th>0.F26.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE</th>
<th>1.F26.B35</th>
<th>1.F27.B34</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF1_INIT">ILOGIC0:IFF1_INIT</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF1_SRVAL">ILOGIC0:IFF1_SRVAL</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF2_INIT">ILOGIC0:IFF2_INIT</th>
<th>0.F29.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF2_SRVAL">ILOGIC0:IFF2_SRVAL</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF3_INIT">ILOGIC0:IFF3_INIT</th>
<th>0.F29.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF3_SRVAL">ILOGIC0:IFF3_SRVAL</th>
<th>0.F28.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF4_INIT">ILOGIC0:IFF4_INIT</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF4_SRVAL">ILOGIC0:IFF4_SRVAL</th>
<th>0.F28.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.F27.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.D">ILOGIC0:INV.D</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF1_INIT">ILOGIC1:IFF1_INIT</th>
<th>1.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF1_SRVAL">ILOGIC1:IFF1_SRVAL</th>
<th>1.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF2_INIT">ILOGIC1:IFF2_INIT</th>
<th>1.F28.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF2_SRVAL">ILOGIC1:IFF2_SRVAL</th>
<th>1.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF3_INIT">ILOGIC1:IFF3_INIT</th>
<th>1.F28.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF3_SRVAL">ILOGIC1:IFF3_SRVAL</th>
<th>1.F29.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF4_INIT">ILOGIC1:IFF4_INIT</th>
<th>1.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF4_SRVAL">ILOGIC1:IFF4_SRVAL</th>
<th>1.F29.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</th>
<th>1.F26.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.D">ILOGIC1:INV.D</th>
<th>1.F29.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:INV.ODATAIN">ODELAY0:INV.ODATAIN</th>
<th>0.F34.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:INV.ODATAIN">ODELAY1:INV.ODATAIN</th>
<th>1.F35.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.CLK1">OLOGIC0:INV.CLK1</th>
<th>0.F30.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.CLK2">OLOGIC0:INV.CLK2</th>
<th>0.F30.B35</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.T1">OLOGIC0:INV.T1</th>
<th>0.F31.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.T2">OLOGIC0:INV.T2</th>
<th>0.F31.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.T3">OLOGIC0:INV.T3</th>
<th>0.F30.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:INV.T4">OLOGIC0:INV.T4</th>
<th>0.F31.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:RANK3_USED">OLOGIC0:RANK3_USED</th>
<th>0.F30.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.F31.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.CLK1">OLOGIC1:INV.CLK1</th>
<th>1.F31.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.CLK2">OLOGIC1:INV.CLK2</th>
<th>1.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.T1">OLOGIC1:INV.T1</th>
<th>1.F30.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.T2">OLOGIC1:INV.T2</th>
<th>1.F30.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.T3">OLOGIC1:INV.T3</th>
<th>1.F31.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:INV.T4">OLOGIC1:INV.T4</th>
<th>1.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</th>
<th>1.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:RANK3_USED">OLOGIC1:RANK3_USED</th>
<th>1.F31.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</th>
<th>1.F30.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</th>
<th>0.F27.B12</th>
<th>0.F27.B14</th>
<th>0.F27.B10</th>
<th>0.F27.B26</th>
<th>0.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE</th>
<th>1.F26.B51</th>
<th>1.F26.B49</th>
<th>1.F26.B53</th>
<th>1.F26.B37</th>
<th>1.F26.B57</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:INV.CLK">ILOGIC0:INV.CLK</th>
<th>0.F29.B1</th>
<th>0.F28.B4</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:INV.CLK">ILOGIC1:INV.CLK</th>
<th>1.F29.B61</th>
<th>1.F29.B59</th>
<th>1.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.F33.B19</th>
<th>0.F32.B32</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</th>
<th>0.F33.B45</th>
<th>0.F32.B52</th>
<th>0.F32.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</th>
<th>1.F33.B43</th>
<th>1.F33.B31</th>
<th>1.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:TFF_SRVAL">OLOGIC1:TFF_SRVAL</th>
<th>1.F33.B17</th>
<th>1.F33.B11</th>
<th>1.F32.B18</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.F29.B50</th>
<th>0.F28.B51</th>
<th>0.F29.B52</th>
<th>0.F28.B47</th>
<th>0.F28.B49</th>
<th>0.F29.B46</th>
<th>0.F29.B48</th>
<th>0.F28.B53</th>
<th>0.F29.B60</th>
<th>0.F29.B62</th>
<th>0.F28.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB</th>
<th>0.F30.B50</th>
<th>0.F31.B51</th>
<th>0.F30.B52</th>
<th>0.F31.B47</th>
<th>0.F31.B49</th>
<th>0.F30.B46</th>
<th>0.F30.B48</th>
<th>0.F31.B53</th>
<th>0.F30.B60</th>
<th>0.F30.B62</th>
<th>0.F31.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK</th>
<th>1.F28.B13</th>
<th>1.F29.B12</th>
<th>1.F28.B11</th>
<th>1.F29.B16</th>
<th>1.F29.B14</th>
<th>1.F28.B17</th>
<th>1.F28.B15</th>
<th>1.F29.B10</th>
<th>1.F28.B3</th>
<th>1.F28.B1</th>
<th>1.F29.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB</th>
<th>1.F31.B13</th>
<th>1.F30.B12</th>
<th>1.F31.B11</th>
<th>1.F30.B16</th>
<th>1.F30.B14</th>
<th>1.F31.B17</th>
<th>1.F31.B15</th>
<th>1.F30.B10</th>
<th>1.F31.B3</th>
<th>1.F31.B1</th>
<th>1.F30.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_ICLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP</th>
<th>0.F29.B28</th>
<th>0.F28.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:MUX.CLKDIVP">ILOGIC1:MUX.CLKDIVP</th>
<th>1.F28.B35</th>
<th>1.F29.B34</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIV</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</th>
<th>0.F26.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:NUM_CE">ILOGIC1:NUM_CE</th>
<th>1.F27.B16</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</th>
<th>0.F26.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE</th>
<th>1.F27.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</th>
<th>0.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE</th>
<th>1.F33.B19</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE</th>
<th>0.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:SRTYPE">ILOGIC1:SRTYPE</th>
<th>1.F29.B3</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.F29.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</th>
<th>1.F28.B46</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:DCITERMDISABLE_SEL">IOB0:DCITERMDISABLE_SEL</th>
<th>0.F38.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL</th>
<th>0.F39.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:DCITERMDISABLE_SEL">IOB1:DCITERMDISABLE_SEL</th>
<th>1.F39.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:IBUFDISABLE_SEL">IOB1:IBUFDISABLE_SEL</th>
<th>1.F38.B24</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:DCI_MODE">IOB0:DCI_MODE</th>
<th>0.F39.B53</th>
<th>0.F38.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:DCI_MODE">IOB1:DCI_MODE</th>
<th>1.F38.B10</th>
<th>1.F39.B21</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE</th>
<th>0.F39.B3</th>
<th>0.F38.B2</th>
<th>0.F39.B1</th>
<th>0.F38.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE</th>
<th>1.F38.B60</th>
<th>1.F39.B61</th>
<th>1.F38.B62</th>
<th>1.F39.B63</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF_LP</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF_HP</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:LVDS">IOB0:LVDS</th>
<th>0.F39.B41</th>
<th>0.F38.B54</th>
<th>0.F38.B40</th>
<th>0.F39.B37</th>
<th>0.F38.B28</th>
<th>0.F39.B25</th>
<th>0.F39.B21</th>
<th>0.F39.B15</th>
<th>0.F38.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:LVDS">IOB1:LVDS</th>
<th>1.F38.B22</th>
<th>1.F39.B9</th>
<th>1.F39.B23</th>
<th>1.F38.B26</th>
<th>1.F39.B35</th>
<th>1.F38.B38</th>
<th>1.F38.B42</th>
<th>1.F38.B48</th>
<th>1.F39.B55</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:NDRIVE">IOB0:NDRIVE</th>
<th>0.F38.B20</th>
<th>0.F38.B24</th>
<th>0.F39.B35</th>
<th>0.F39.B47</th>
<th>0.F39.B55</th>
<th>0.F39.B27</th>
<th>0.F39.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:NDRIVE">IOB1:NDRIVE</th>
<th>1.F39.B43</th>
<th>1.F39.B39</th>
<th>1.F38.B28</th>
<th>1.F38.B16</th>
<th>1.F38.B8</th>
<th>1.F38.B36</th>
<th>1.F38.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:OMUX">IOB0:OMUX</th>
<th>0.F39.B43</th>
</tr>

</thead>

<tbody>
<tr><td>O</td>
<td>0</td>
</tr>

<tr><td>OTHER_O_INV</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</th>
<th>0.F38.B34</th>
<th>0.F38.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE</th>
<th>1.F39.B31</th>
<th>1.F39.B29</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</th>
<th>0.F39.B19</th>
<th>0.F39.B11</th>
<th>0.F39.B57</th>
<th>0.F39.B9</th>
<th>0.F38.B60</th>
<th>0.F38.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</th>
<th>1.F38.B44</th>
<th>1.F38.B52</th>
<th>1.F38.B6</th>
<th>1.F38.B54</th>
<th>1.F39.B3</th>
<th>1.F39.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:PDRIVE">IOB0:PDRIVE</th>
<th>0.F39.B23</th>
<th>0.F39.B33</th>
<th>0.F38.B44</th>
<th>0.F39.B49</th>
<th>0.F38.B48</th>
<th>0.F39.B31</th>
<th>0.F39.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:PDRIVE">IOB1:PDRIVE</th>
<th>1.F38.B40</th>
<th>1.F38.B30</th>
<th>1.F39.B19</th>
<th>1.F38.B14</th>
<th>1.F39.B15</th>
<th>1.F38.B32</th>
<th>1.F38.B2</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:PULL">IOB0:PULL</th>
<th>0.F38.B4</th>
<th>0.F38.B10</th>
<th>0.F38.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-IOB1:PULL">IOB1:PULL</th>
<th>1.F39.B59</th>
<th>1.F39.B53</th>
<th>1.F39.B51</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-IOB0:TMUX">IOB0:TMUX</th>
<th>0.F39.B17</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>OTHER_T</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC</th>
<th>0.F37.B57</th>
<th>0.F36.B56</th>
<th>0.F37.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-ODELAY1:DELAY_SRC">ODELAY1:DELAY_SRC</th>
<th>1.F36.B6</th>
<th>1.F37.B7</th>
<th>1.F36.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ODATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLKIN</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO</th>
<th>0.F30.B27</th>
<th>0.F30.B29</th>
<th>0.F31.B32</th>
<th>0.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO</th>
<th>1.F31.B36</th>
<th>1.F31.B34</th>
<th>1.F30.B31</th>
<th>1.F30.B35</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH</th>
<th>0.F31.B26</th>
<th>0.F31.B12</th>
<th>0.F30.B11</th>
<th>0.F31.B4</th>
<th>0.F30.B7</th>
<th>0.F31.B6</th>
<th>0.F30.B3</th>
<th>0.F30.B1</th>
<th>0.F31.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH</th>
<th>1.F30.B37</th>
<th>1.F30.B51</th>
<th>1.F31.B52</th>
<th>1.F30.B59</th>
<th>1.F31.B56</th>
<th>1.F30.B57</th>
<th>1.F31.B60</th>
<th>1.F31.B62</th>
<th>1.F30.B63</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT</th>
<th>0.F30.B5</th>
<th>0.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:MISR_CLK_SELECT">OLOGIC1:MISR_CLK_SELECT</th>
<th>1.F31.B58</th>
<th>1.F31.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.F29.B34</th>
<th>0.F28.B35</th>
<th>0.F29.B38</th>
<th>0.F28.B31</th>
<th>0.F28.B33</th>
<th>0.F29.B30</th>
<th>0.F29.B32</th>
<th>0.F28.B39</th>
<th>0.F28.B43</th>
<th>0.F28.B45</th>
<th>0.F29.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB</th>
<th>0.F30.B34</th>
<th>0.F31.B35</th>
<th>0.F30.B38</th>
<th>0.F31.B31</th>
<th>0.F31.B33</th>
<th>0.F30.B30</th>
<th>0.F30.B32</th>
<th>0.F31.B39</th>
<th>0.F31.B43</th>
<th>0.F31.B45</th>
<th>0.F30.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK</th>
<th>1.F28.B29</th>
<th>1.F29.B28</th>
<th>1.F28.B25</th>
<th>1.F29.B32</th>
<th>1.F29.B30</th>
<th>1.F28.B33</th>
<th>1.F28.B31</th>
<th>1.F29.B24</th>
<th>1.F29.B20</th>
<th>1.F29.B18</th>
<th>1.F28.B19</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB</th>
<th>1.F31.B29</th>
<th>1.F30.B28</th>
<th>1.F31.B25</th>
<th>1.F30.B32</th>
<th>1.F30.B30</th>
<th>1.F31.B33</th>
<th>1.F31.B31</th>
<th>1.F30.B24</th>
<th>1.F30.B20</th>
<th>1.F30.B18</th>
<th>1.F31.B19</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV</th>
<th>0.F28.B17</th>
<th>0.F29.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV</th>
<th>1.F29.B46</th>
<th>1.F28.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVF</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB</th>
<th>0.F31.B17</th>
<th>0.F30.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB</th>
<th>1.F30.B46</th>
<th>1.F31.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVFB</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF</th>
<th>0.F29.B6</th>
<th>0.F29.B8</th>
<th>0.F28.B9</th>
<th>0.F29.B2</th>
<th>0.F29.B4</th>
<th>0.F28.B1</th>
<th>0.F28.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB</th>
<th>0.F30.B6</th>
<th>0.F30.B8</th>
<th>0.F31.B9</th>
<th>0.F30.B2</th>
<th>0.F30.B4</th>
<th>0.F31.B1</th>
<th>0.F31.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF</th>
<th>1.F28.B57</th>
<th>1.F28.B55</th>
<th>1.F29.B54</th>
<th>1.F28.B61</th>
<th>1.F28.B59</th>
<th>1.F29.B62</th>
<th>1.F29.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB</th>
<th>1.F31.B57</th>
<th>1.F31.B55</th>
<th>1.F30.B54</th>
<th>1.F31.B61</th>
<th>1.F31.B59</th>
<th>1.F30.B62</th>
<th>1.F30.B60</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.F33.B17</th>
<th>0.F32.B14</th>
<th>0.F32.B36</th>
<th>0.F32.B34</th>
<th>0.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX</th>
<th>1.F32.B46</th>
<th>1.F33.B49</th>
<th>1.F33.B27</th>
<th>1.F33.B29</th>
<th>1.F33.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.F32.B60</th>
<th>0.F33.B59</th>
<th>0.F33.B57</th>
<th>0.F32.B58</th>
<th>0.F33.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX</th>
<th>1.F33.B3</th>
<th>1.F32.B4</th>
<th>1.F32.B6</th>
<th>1.F33.B5</th>
<th>1.F32.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</th>
<th>0.F33.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_PAIR-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH</th>
<th>1.F32.B26</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_hp_bot"><a class="header" href="#tile-io_hp_bot">Tile IO_HP_BOT</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ilogic0-1"><a class="header" href="#bel-ilogic0-1">Bel ILOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_BOT bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.IMUX0</td></tr>

<tr><td>CE1</td><td>input</td><td>IMUX.IMUX5</td></tr>

<tr><td>CE2</td><td>input</td><td>IMUX.IMUX14</td></tr>

<tr><td>CKINT0</td><td>input</td><td>IMUX.IMUX20</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX.IMUX22</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>CLKDIVP</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>input</td><td>IMUX.IMUX10</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>input</td><td>IMUX.IMUX4</td></tr>

<tr><td>DYNCLKSEL</td><td>input</td><td>IMUX.IMUX37</td></tr>

<tr><td>O</td><td>output</td><td>OUT18.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT0.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT23.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT9.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT10.TMIN</td></tr>

<tr><td>Q5</td><td>output</td><td>OUT14.TMIN</td></tr>

<tr><td>Q6</td><td>output</td><td>OUT3.TMIN</td></tr>

<tr><td>Q7</td><td>output</td><td>OUT7.TMIN</td></tr>

<tr><td>Q8</td><td>output</td><td>OUT8.TMIN</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.CTRL1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0-1"><a class="header" href="#bel-ologic0-1">Bel OLOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_BOT bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>output</td><td>TEST0</td></tr>

<tr><td>CLKDIV_CKINT</td><td>input</td><td>IMUX.IMUX8</td></tr>

<tr><td>CLK_CKINT</td><td>input</td><td>IMUX.IMUX31</td></tr>

<tr><td>CLK_MUX</td><td>output</td><td>TEST2</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX.IMUX34</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX.IMUX40</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX.IMUX44</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX.IMUX42</td></tr>

<tr><td>D5</td><td>input</td><td>IMUX.IMUX43</td></tr>

<tr><td>D6</td><td>input</td><td>IMUX.IMUX45</td></tr>

<tr><td>D7</td><td>input</td><td>IMUX.IMUX46</td></tr>

<tr><td>D8</td><td>input</td><td>IMUX.IMUX47</td></tr>

<tr><td>IOCLKGLITCH</td><td>output</td><td>OUT5.TMIN</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX.IMUX29</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.CTRL0</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX.IMUX15</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX.IMUX7</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX.IMUX13</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX.IMUX21</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX.IMUX1</td></tr>

<tr><td>TFB_BUF</td><td>output</td><td>OUT2.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-idelay0-1"><a class="header" href="#bel-idelay0-1">Bel IDELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_BOT bel IDELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX.IMUX32</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>IMUX.BYP6.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>IMUX.IMUX41</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>IMUX.IMUX36</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>IMUX.IMUX35</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>IMUX.IMUX38</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>IMUX.IMUX39</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>OUT20.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>OUT1.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>OUT19.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>OUT15.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>OUT11.TMIN</td></tr>

<tr><td>DATAIN</td><td>input</td><td>IMUX.IMUX25</td></tr>

<tr><td>IFDLY0</td><td>input</td><td>IMUX.FAN4.SITE</td></tr>

<tr><td>IFDLY1</td><td>input</td><td>IMUX.FAN5.SITE</td></tr>

<tr><td>IFDLY2</td><td>input</td><td>IMUX.BYP7.SITE</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX.IMUX26</td></tr>

<tr><td>LD</td><td>input</td><td>IMUX.IMUX30</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>IMUX.IMUX33</td></tr>

<tr><td>REGRST</td><td>input</td><td>IMUX.IMUX12</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-odelay0-1"><a class="header" href="#bel-odelay0-1">Bel ODELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_BOT bel ODELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX.IMUX2</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>IMUX.BYP2.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>IMUX.IMUX23</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>IMUX.IMUX16</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>IMUX.IMUX17</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>IMUX.IMUX19</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>IMUX.IMUX18</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>OUT12.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>OUT4.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>OUT6.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>OUT17.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>OUT21.TMIN</td></tr>

<tr><td>DATAOUT</td><td>output</td><td>TEST1</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX.IMUX3</td></tr>

<tr><td>LD</td><td>input</td><td>IMUX.IMUX28</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>IMUX.IMUX27</td></tr>

<tr><td>OFDLY0</td><td>input</td><td>IMUX.BYP0.SITE</td></tr>

<tr><td>OFDLY1</td><td>input</td><td>IMUX.BYP1.SITE</td></tr>

<tr><td>OFDLY2</td><td>input</td><td>IMUX.BYP5.SITE</td></tr>

<tr><td>REGRST</td><td>input</td><td>IMUX.IMUX11</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iob0-1"><a class="header" href="#bel-iob0-1">Bel IOB0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_BOT bel IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCITERMDISABLE</td><td>input</td><td>IMUX.IMUX6</td></tr>

<tr><td>IBUFDISABLE</td><td>input</td><td>IMUX.IMUX9</td></tr>

<tr><td>KEEPER_INT_EN</td><td>input</td><td>IMUX.FAN3.SITE</td></tr>

<tr><td>PD_INT_EN</td><td>input</td><td>IMUX.FAN2.SITE</td></tr>

<tr><td>PU_INT_EN</td><td>input</td><td>IMUX.FAN1.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioi-1"><a class="header" href="#bel-ioi-1">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_BOT bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_BOT bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX.CLK0</td><td>ILOGIC0.CLKDIV, ILOGIC0.CLKDIVP</td></tr>

<tr><td>IMUX.CLK1</td><td>IDELAY0.C, ODELAY0.C</td></tr>

<tr><td>IMUX.CTRL0</td><td>OLOGIC0.SR</td></tr>

<tr><td>IMUX.CTRL1</td><td>ILOGIC0.SR</td></tr>

<tr><td>IMUX.BYP0.SITE</td><td>ODELAY0.OFDLY0</td></tr>

<tr><td>IMUX.BYP1.SITE</td><td>ODELAY0.OFDLY1</td></tr>

<tr><td>IMUX.BYP2.SITE</td><td>ODELAY0.CINVCTRL</td></tr>

<tr><td>IMUX.BYP5.SITE</td><td>ODELAY0.OFDLY2</td></tr>

<tr><td>IMUX.BYP6.SITE</td><td>IDELAY0.CINVCTRL</td></tr>

<tr><td>IMUX.BYP7.SITE</td><td>IDELAY0.IFDLY2</td></tr>

<tr><td>IMUX.FAN1.SITE</td><td>IOB0.PU_INT_EN</td></tr>

<tr><td>IMUX.FAN2.SITE</td><td>IOB0.PD_INT_EN</td></tr>

<tr><td>IMUX.FAN3.SITE</td><td>IOB0.KEEPER_INT_EN</td></tr>

<tr><td>IMUX.FAN4.SITE</td><td>IDELAY0.IFDLY0</td></tr>

<tr><td>IMUX.FAN5.SITE</td><td>IDELAY0.IFDLY1</td></tr>

<tr><td>IMUX.IMUX0</td><td>ILOGIC0.BITSLIP</td></tr>

<tr><td>IMUX.IMUX1</td><td>OLOGIC0.TCE</td></tr>

<tr><td>IMUX.IMUX2</td><td>ODELAY0.CE</td></tr>

<tr><td>IMUX.IMUX3</td><td>ODELAY0.INC</td></tr>

<tr><td>IMUX.IMUX4</td><td>ILOGIC0.DYNCLKDIVSEL</td></tr>

<tr><td>IMUX.IMUX5</td><td>ILOGIC0.CE1</td></tr>

<tr><td>IMUX.IMUX6</td><td>IOB0.DCITERMDISABLE</td></tr>

<tr><td>IMUX.IMUX7</td><td>OLOGIC0.T2</td></tr>

<tr><td>IMUX.IMUX8</td><td>OLOGIC0.CLKDIV_CKINT</td></tr>

<tr><td>IMUX.IMUX9</td><td>IOB0.IBUFDISABLE</td></tr>

<tr><td>IMUX.IMUX10</td><td>ILOGIC0.DYNCLKDIVPSEL</td></tr>

<tr><td>IMUX.IMUX11</td><td>ODELAY0.REGRST</td></tr>

<tr><td>IMUX.IMUX12</td><td>IDELAY0.REGRST</td></tr>

<tr><td>IMUX.IMUX13</td><td>OLOGIC0.T3</td></tr>

<tr><td>IMUX.IMUX14</td><td>ILOGIC0.CE2</td></tr>

<tr><td>IMUX.IMUX15</td><td>OLOGIC0.T1</td></tr>

<tr><td>IMUX.IMUX16</td><td>ODELAY0.CNTVALUEIN1</td></tr>

<tr><td>IMUX.IMUX17</td><td>ODELAY0.CNTVALUEIN2</td></tr>

<tr><td>IMUX.IMUX18</td><td>ODELAY0.CNTVALUEIN4</td></tr>

<tr><td>IMUX.IMUX19</td><td>ODELAY0.CNTVALUEIN3</td></tr>

<tr><td>IMUX.IMUX20</td><td>ILOGIC0.CKINT0</td></tr>

<tr><td>IMUX.IMUX21</td><td>OLOGIC0.T4</td></tr>

<tr><td>IMUX.IMUX22</td><td>ILOGIC0.CKINT1</td></tr>

<tr><td>IMUX.IMUX23</td><td>ODELAY0.CNTVALUEIN0</td></tr>

<tr><td>IMUX.IMUX25</td><td>IDELAY0.DATAIN</td></tr>

<tr><td>IMUX.IMUX26</td><td>IDELAY0.INC</td></tr>

<tr><td>IMUX.IMUX27</td><td>ODELAY0.LDPIPEEN</td></tr>

<tr><td>IMUX.IMUX28</td><td>ODELAY0.LD</td></tr>

<tr><td>IMUX.IMUX29</td><td>OLOGIC0.OCE</td></tr>

<tr><td>IMUX.IMUX30</td><td>IDELAY0.LD</td></tr>

<tr><td>IMUX.IMUX31</td><td>OLOGIC0.CLK_CKINT</td></tr>

<tr><td>IMUX.IMUX32</td><td>IDELAY0.CE</td></tr>

<tr><td>IMUX.IMUX33</td><td>IDELAY0.LDPIPEEN</td></tr>

<tr><td>IMUX.IMUX34</td><td>OLOGIC0.D1</td></tr>

<tr><td>IMUX.IMUX35</td><td>IDELAY0.CNTVALUEIN2</td></tr>

<tr><td>IMUX.IMUX36</td><td>IDELAY0.CNTVALUEIN1</td></tr>

<tr><td>IMUX.IMUX37</td><td>ILOGIC0.DYNCLKSEL</td></tr>

<tr><td>IMUX.IMUX38</td><td>IDELAY0.CNTVALUEIN3</td></tr>

<tr><td>IMUX.IMUX39</td><td>IDELAY0.CNTVALUEIN4</td></tr>

<tr><td>IMUX.IMUX40</td><td>OLOGIC0.D2</td></tr>

<tr><td>IMUX.IMUX41</td><td>IDELAY0.CNTVALUEIN0</td></tr>

<tr><td>IMUX.IMUX42</td><td>OLOGIC0.D4</td></tr>

<tr><td>IMUX.IMUX43</td><td>OLOGIC0.D5</td></tr>

<tr><td>IMUX.IMUX44</td><td>OLOGIC0.D3</td></tr>

<tr><td>IMUX.IMUX45</td><td>OLOGIC0.D6</td></tr>

<tr><td>IMUX.IMUX46</td><td>OLOGIC0.D7</td></tr>

<tr><td>IMUX.IMUX47</td><td>OLOGIC0.D8</td></tr>

<tr><td>OUT0.TMIN</td><td>ILOGIC0.Q1</td></tr>

<tr><td>OUT1.TMIN</td><td>IDELAY0.CNTVALUEOUT1</td></tr>

<tr><td>OUT2.TMIN</td><td>OLOGIC0.TFB_BUF</td></tr>

<tr><td>OUT3.TMIN</td><td>ILOGIC0.Q6</td></tr>

<tr><td>OUT4.TMIN</td><td>ODELAY0.CNTVALUEOUT1</td></tr>

<tr><td>OUT5.TMIN</td><td>OLOGIC0.IOCLKGLITCH</td></tr>

<tr><td>OUT6.TMIN</td><td>ODELAY0.CNTVALUEOUT2</td></tr>

<tr><td>OUT7.TMIN</td><td>ILOGIC0.Q7</td></tr>

<tr><td>OUT8.TMIN</td><td>ILOGIC0.Q8</td></tr>

<tr><td>OUT9.TMIN</td><td>ILOGIC0.Q3</td></tr>

<tr><td>OUT10.TMIN</td><td>ILOGIC0.Q4</td></tr>

<tr><td>OUT11.TMIN</td><td>IDELAY0.CNTVALUEOUT4</td></tr>

<tr><td>OUT12.TMIN</td><td>ODELAY0.CNTVALUEOUT0</td></tr>

<tr><td>OUT14.TMIN</td><td>ILOGIC0.Q5</td></tr>

<tr><td>OUT15.TMIN</td><td>IDELAY0.CNTVALUEOUT3</td></tr>

<tr><td>OUT17.TMIN</td><td>ODELAY0.CNTVALUEOUT3</td></tr>

<tr><td>OUT18.TMIN</td><td>ILOGIC0.O</td></tr>

<tr><td>OUT19.TMIN</td><td>IDELAY0.CNTVALUEOUT2</td></tr>

<tr><td>OUT20.TMIN</td><td>IDELAY0.CNTVALUEOUT0</td></tr>

<tr><td>OUT21.TMIN</td><td>ODELAY0.CNTVALUEOUT4</td></tr>

<tr><td>OUT23.TMIN</td><td>ILOGIC0.Q2</td></tr>

<tr><td>TEST0</td><td>OLOGIC0.CLKDIV</td></tr>

<tr><td>TEST1</td><td>ODELAY0.DATAOUT</td></tr>

<tr><td>TEST2</td><td>OLOGIC0.CLK_MUX</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_BOT rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</a>
</td>
<td title="R0.F30.B63">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:IBUF_MODE">IOB0:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[0]</a>
</td>
<td title="R0.F29.B62">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[1]</a>
</td>
<td title="R0.F30.B62">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[1]</a>
</td>
<td title="R0.F31.B62">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:IBUF_MODE">IOB0:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B61">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[3]</a>
</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[2]</a>
</td>
<td title="R0.F30.B61">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D8">OLOGIC0:INV.D8</a>
</td>
<td title="R0.F31.B61">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B61">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:IBUF_MODE">IOB0:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a>
</td>
<td title="R0.F29.B60">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[0]</a>
</td>
<td title="R0.F30.B60">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[0]</a>
</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B59">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[2]</a>
</td>
<td title="R0.F29.B59">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[1]</a>
</td>
<td title="R0.F30.B59">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[5]</a>
</td>
<td title="R0.F31.B59">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B59">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PULL">IOB0:PULL[2]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B58">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F36.B58">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B58">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:INPUT_MISC">IOB0:INPUT_MISC</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B57">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[6]</a>
</td>
<td>-</td>
<td title="R0.F30.B57">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="R0.F31.B57">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B57">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td title="R0.F36.B56">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B55">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a>
</td>
<td>-</td>
<td title="R0.F28.B55">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[5]</a>
</td>
<td>-</td>
<td title="R0.F30.B55">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a>
</td>
<td title="R0.F31.B55">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B55">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_TYPE">ODELAY0:ODELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B55">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:LVDS">IOB0:LVDS[0]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B54">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td title="R0.F29.B54">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[4]</a>
</td>
<td title="R0.F30.B54">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[4]</a>
</td>
<td title="R0.F31.B54">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D7">OLOGIC0:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B54">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B53">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B53">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PULL">IOB0:PULL[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B52">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</a>
</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B52">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F36.B52">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B51">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PULL">IOB0:PULL[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B50">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B50">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D6">OLOGIC0:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B50">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F36.B50">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PSLEW">IOB0:PSLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B49">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B49">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="R0.F30.B49">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D5">OLOGIC0:INV.D5</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B49">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F35.B49">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F37.B49">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_TYPE">ODELAY0:ODELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NSLEW">IOB0:NSLEW[4]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B48">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[0]</a>
</td>
<td title="R0.F32.B48">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:LVDS">IOB0:LVDS[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td title="R0.F28.B47">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[0]</a>
</td>
<td>-</td>
<td title="R0.F30.B47">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a>
</td>
<td title="R0.F31.B47">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PSLEW">IOB0:PSLEW[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B46">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="R0.F28.B46">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F29.B46">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[1]</a>
</td>
<td title="R0.F30.B46">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[1]</a>
</td>
<td title="R0.F31.B46">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D4">OLOGIC0:INV.D4</a>
</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F36.B46">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B45">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B45">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INV.D">~ILOGIC0:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B45">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td title="R0.F34.B45">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:HIGH_PERFORMANCE_MODE">ODELAY0:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:VR">IOB0:VR</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B44">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B44">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F36.B44">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F38.B44">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B43">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B43">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NDRIVE">IOB0:NDRIVE[6]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B42">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D3">OLOGIC0:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B42">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F36.B42">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:PIPE_SEL">ODELAY0:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:LVDS">IOB0:LVDS[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B41">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:FINEDELAY">ODELAY0:FINEDELAY[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NSLEW">IOB0:NSLEW[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PDRIVE">IOB0:PDRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B39">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B39">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NDRIVE">~IOB0:NDRIVE[5]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B38">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:SERDES">ILOGIC0:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B38">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D2">OLOGIC0:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F36.B38">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:LVDS">IOB0:LVDS[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B37">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B37">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PSLEW">IOB0:PSLEW[2]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B36">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B36">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B36">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F36.B36">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NDRIVE">IOB0:NDRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B35">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td title="R0.F28.B35">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[1]</a>
</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:LVDS">IOB0:LVDS[4]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B34">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B34">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[0]</a>
</td>
<td>-</td>
<td title="R0.F31.B34">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:DQS_BIAS_P">IOB0:DQS_BIAS_P</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B33">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[5]</a>
</td>
<td>-</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D1">OLOGIC0:INV.D1</a>
</td>
<td title="R0.F31.B33">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PSLEW">IOB0:PSLEW[1]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B32">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[7]</a>
</td>
<td title="R0.F30.B32">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[7]</a>
</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B32">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F36.B32">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PDRIVE">IOB0:PDRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B31">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[1]</a>
</td>
<td title="R0.F31.B31">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[4]</a>
</td>
<td>-</td>
<td title="R0.F33.B31">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B30">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a>
</td>
<td title="R0.F29.B30">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[6]</a>
</td>
<td title="R0.F30.B30">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[6]</a>
</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F34.B30">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F36.B30">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PDRIVE">~IOB0:PDRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B29">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[10]</a>
</td>
<td title="R0.F29.B29">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a>
</td>
<td>-</td>
<td title="R0.F31.B29">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td title="R0.F33.B29">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B28">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[9]</a>
</td>
<td title="R0.F30.B28">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[9]</a>
</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NDRIVE">IOB0:NDRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B27">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:DQS_BIAS_N">IOB0:DQS_BIAS_N</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a>
</td>
<td title="R0.F32.B26">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:LVDS">IOB0:LVDS[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B25">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B25">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R0.F33.B25">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F37.B25">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:CINVCTRL_SEL">ODELAY0:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NSLEW">IOB0:NSLEW[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B24">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[3]</a>
</td>
<td title="R0.F30.B24">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B24">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:INV.C">IDELAY0:INV.C</a>
</td>
<td>-</td>
<td title="R0.F36.B24">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:INV.C">ODELAY0:INV.C</a>
</td>
<td>-</td>
<td title="R0.F38.B24">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:LVDS">IOB0:LVDS[6]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B22">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B22">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:RANK3_USED">~OLOGIC0:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:LVDS">IOB0:LVDS[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B21">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a>
</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:DCI_MODE">IOB0:DCI_MODE[0]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B20">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[2]</a>
</td>
<td title="R0.F30.B20">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B19">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B19">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PDRIVE">IOB0:PDRIVE[4]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B18">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F30.B18">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td title="R0.F32.B18">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NSLEW">IOB0:NSLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B17">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B17">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NSLEW">IOB0:NSLEW[0]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B16">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[7]</a>
</td>
<td title="R0.F30.B16">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NDRIVE">~IOB0:NDRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B15">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a>
</td>
<td title="R0.F31.B15">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PDRIVE">~IOB0:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B14">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[6]</a>
</td>
<td title="R0.F30.B14">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PDRIVE">~IOB0:PDRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B13">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[10]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B13">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PSLEW">IOB0:PSLEW[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B12">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a>
</td>
<td title="R0.F29.B12">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[9]</a>
</td>
<td title="R0.F30.B12">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[9]</a>
</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NDRIVE">IOB0:NDRIVE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B11">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT</a>
</td>
<td title="R0.F31.B11">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R0.F33.B11">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B10">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[3]</a>
</td>
<td title="R0.F30.B10">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:DCI_MODE">IOB0:DCI_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B9">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:ENABLE">IDELAY0:ENABLE</a>
</td>
<td title="R0.F33.B9">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:SERDES">OLOGIC0:SERDES</a>
</td>
<td title="R0.F34.B9">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:ENABLE">ODELAY0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B9">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:LVDS">IOB0:LVDS[7]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B8">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B8">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</a>
</td>
<td title="R0.F33.B8">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</a>
</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[0]</a>
</td>
<td title="R0.F35.B8">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:INV.ODATAIN">~ODELAY0:INV.ODATAIN</a>
</td>
<td title="R0.F36.B8">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B8">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:NDRIVE">IOB0:NDRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B7">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B7">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a>
</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F37.B7">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B7">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:DCIUPDATEMODE_QUIET">IOB0:DCIUPDATEMODE_QUIET</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B6">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F34.B6">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td title="R0.F36.B6">
<a href="#tile-virtex7-IO_HP_BOT-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F38.B6">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B5">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:FINEDELAY">IDELAY0:FINEDELAY[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B5">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HP_BOT-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B5">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B4">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B3">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[2]</a>
</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE[0]</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a>
</td>
<td title="R0.F31.B3">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R0.F33.B3">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B3">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</a>
</td>
<td title="R0.F29.B2">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F30.B2">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F32.B2">
<a href="#tile-virtex7-IO_HP_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B2">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:PDRIVE">IOB0:PDRIVE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B1">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</a>
</td>
<td>-</td>
<td title="R0.F31.B1">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:DCITERMDISABLE_SEL">IOB0:DCITERMDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HP_BOT-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HP_BOT-IOB0:DCI_T">IOB0:DCI_T</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</th>
<th>0.F35.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:ENABLE">IDELAY0:ENABLE</th>
<th>0.F32.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</th>
<th>0.F32.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:INV.C">IDELAY0:INV.C</th>
<th>0.F34.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</th>
<th>0.F35.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</th>
<th>0.F33.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</th>
<th>0.F34.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.F26.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</th>
<th>0.F27.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</th>
<th>0.F27.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</th>
<th>0.F29.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</th>
<th>0.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</th>
<th>0.F29.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</th>
<th>0.F26.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</th>
<th>0.F27.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</th>
<th>0.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.F29.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</th>
<th>0.F29.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</th>
<th>0.F27.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:SERDES">ILOGIC0:SERDES</th>
<th>0.F27.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:DCIUPDATEMODE_QUIET">IOB0:DCIUPDATEMODE_QUIET</th>
<th>0.F39.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:DCI_T">IOB0:DCI_T</th>
<th>0.F38.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:DQS_BIAS_N">IOB0:DQS_BIAS_N</th>
<th>0.F39.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:DQS_BIAS_P">IOB0:DQS_BIAS_P</th>
<th>0.F38.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:INPUT_MISC">IOB0:INPUT_MISC</th>
<th>0.F38.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</th>
<th>0.F39.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</th>
<th>0.F39.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:VR">IOB0:VR</th>
<th>0.F39.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:CINVCTRL_SEL">ODELAY0:CINVCTRL_SEL</th>
<th>0.F37.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:ENABLE">ODELAY0:ENABLE</th>
<th>0.F34.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:HIGH_PERFORMANCE_MODE">ODELAY0:HIGH_PERFORMANCE_MODE</th>
<th>0.F34.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:INV.C">ODELAY0:INV.C</th>
<th>0.F36.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:PIPE_SEL">ODELAY0:PIPE_SEL</th>
<th>0.F36.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D1">OLOGIC0:INV.D1</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D2">OLOGIC0:INV.D2</th>
<th>0.F31.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D3">OLOGIC0:INV.D3</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D4">OLOGIC0:INV.D4</th>
<th>0.F31.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D5">OLOGIC0:INV.D5</th>
<th>0.F30.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D6">OLOGIC0:INV.D6</th>
<th>0.F31.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D7">OLOGIC0:INV.D7</th>
<th>0.F31.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.D8">OLOGIC0:INV.D8</th>
<th>0.F30.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</th>
<th>0.F30.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</th>
<th>0.F30.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</th>
<th>0.F30.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</th>
<th>0.F32.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</th>
<th>0.F31.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:SERDES">OLOGIC0:SERDES</th>
<th>0.F33.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</th>
<th>0.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.F32.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</th>
<th>0.F33.B25</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC</th>
<th>0.F34.B6</th>
<th>0.F35.B7</th>
<th>0.F35.B5</th>
<th>0.F34.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:FINEDELAY">IDELAY0:FINEDELAY</th>
<th>0.F29.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:FINEDELAY">ODELAY0:FINEDELAY</th>
<th>0.F37.B41</th>
</tr>

</thead>

<tbody>
<tr><td>BYPASS</td>
<td>0</td>
</tr>

<tr><td>ADD_DLY</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE</th>
<th>0.F35.B49</th>
<th>0.F35.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_TYPE">ODELAY0:ODELAY_TYPE</th>
<th>0.F37.B49</th>
<th>0.F37.B55</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_CUR">IDELAY0:IDELAY_VALUE_CUR</th>
<th>0.F34.B30</th>
<th>0.F34.B36</th>
<th>0.F34.B44</th>
<th>0.F34.B50</th>
<th>0.F34.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_CUR">ODELAY0:ODELAY_VALUE_CUR</th>
<th>0.F36.B30</th>
<th>0.F36.B36</th>
<th>0.F36.B44</th>
<th>0.F36.B50</th>
<th>0.F36.B56</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT</th>
<th>0.F34.B32</th>
<th>0.F34.B38</th>
<th>0.F34.B46</th>
<th>0.F34.B52</th>
<th>0.F34.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:NSLEW">IOB0:NSLEW</th>
<th>0.F39.B49</th>
<th>0.F39.B41</th>
<th>0.F39.B25</th>
<th>0.F38.B18</th>
<th>0.F39.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:PSLEW">IOB0:PSLEW</th>
<th>0.F38.B50</th>
<th>0.F39.B47</th>
<th>0.F39.B37</th>
<th>0.F39.B33</th>
<th>0.F39.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT</th>
<th>0.F36.B32</th>
<th>0.F36.B38</th>
<th>0.F36.B46</th>
<th>0.F36.B52</th>
<th>0.F36.B58</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</th>
<th>0.F27.B44</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH</th>
<th>0.F26.B45</th>
<th>0.F27.B46</th>
<th>0.F26.B47</th>
<th>0.F27.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE</th>
<th>0.F26.B35</th>
<th>0.F27.B34</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF1_INIT">ILOGIC0:IFF1_INIT</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF1_SRVAL">ILOGIC0:IFF1_SRVAL</th>
<th>0.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF2_INIT">ILOGIC0:IFF2_INIT</th>
<th>0.F28.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF2_SRVAL">ILOGIC0:IFF2_SRVAL</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF3_INIT">ILOGIC0:IFF3_INIT</th>
<th>0.F28.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF3_SRVAL">ILOGIC0:IFF3_SRVAL</th>
<th>0.F29.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF4_INIT">ILOGIC0:IFF4_INIT</th>
<th>0.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF4_SRVAL">ILOGIC0:IFF4_SRVAL</th>
<th>0.F29.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.F26.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:INV.D">ILOGIC0:INV.D</th>
<th>0.F29.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:INV.ODATAIN">ODELAY0:INV.ODATAIN</th>
<th>0.F35.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.CLK1">OLOGIC0:INV.CLK1</th>
<th>0.F31.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.CLK2">OLOGIC0:INV.CLK2</th>
<th>0.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.T1">OLOGIC0:INV.T1</th>
<th>0.F30.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.T2">OLOGIC0:INV.T2</th>
<th>0.F30.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.T3">OLOGIC0:INV.T3</th>
<th>0.F31.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:INV.T4">OLOGIC0:INV.T4</th>
<th>0.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:RANK3_USED">OLOGIC0:RANK3_USED</th>
<th>0.F31.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.F30.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</th>
<th>0.F26.B51</th>
<th>0.F26.B49</th>
<th>0.F26.B53</th>
<th>0.F26.B37</th>
<th>0.F26.B57</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:INV.CLK">ILOGIC0:INV.CLK</th>
<th>0.F29.B61</th>
<th>0.F29.B59</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.F33.B43</th>
<th>0.F33.B31</th>
<th>0.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</th>
<th>0.F33.B17</th>
<th>0.F33.B11</th>
<th>0.F32.B18</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.F28.B13</th>
<th>0.F29.B12</th>
<th>0.F28.B11</th>
<th>0.F29.B16</th>
<th>0.F29.B14</th>
<th>0.F28.B17</th>
<th>0.F28.B15</th>
<th>0.F29.B10</th>
<th>0.F28.B3</th>
<th>0.F28.B1</th>
<th>0.F29.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB</th>
<th>0.F31.B13</th>
<th>0.F30.B12</th>
<th>0.F31.B11</th>
<th>0.F30.B16</th>
<th>0.F30.B14</th>
<th>0.F31.B17</th>
<th>0.F31.B15</th>
<th>0.F30.B10</th>
<th>0.F31.B3</th>
<th>0.F31.B1</th>
<th>0.F30.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_ICLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP</th>
<th>0.F28.B35</th>
<th>0.F29.B34</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIV</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</th>
<th>0.F27.B16</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</th>
<th>0.F27.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</th>
<th>0.F33.B19</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE</th>
<th>0.F29.B3</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.F28.B46</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:DCITERMDISABLE_SEL">IOB0:DCITERMDISABLE_SEL</th>
<th>0.F39.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL</th>
<th>0.F38.B24</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:DCI_MODE">IOB0:DCI_MODE</th>
<th>0.F38.B10</th>
<th>0.F39.B21</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:IBUF_MODE">IOB0:IBUF_MODE</th>
<th>0.F39.B61</th>
<th>0.F38.B62</th>
<th>0.F39.B63</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:LVDS">IOB0:LVDS</th>
<th>0.F38.B22</th>
<th>0.F39.B9</th>
<th>0.F39.B23</th>
<th>0.F38.B26</th>
<th>0.F39.B35</th>
<th>0.F38.B38</th>
<th>0.F38.B42</th>
<th>0.F38.B48</th>
<th>0.F39.B55</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:NDRIVE">IOB0:NDRIVE</th>
<th>0.F39.B43</th>
<th>0.F39.B39</th>
<th>0.F38.B28</th>
<th>0.F38.B16</th>
<th>0.F38.B8</th>
<th>0.F38.B36</th>
<th>0.F38.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</th>
<th>0.F39.B31</th>
<th>0.F39.B29</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</th>
<th>0.F38.B44</th>
<th>0.F38.B52</th>
<th>0.F38.B6</th>
<th>0.F38.B54</th>
<th>0.F39.B3</th>
<th>0.F39.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:PDRIVE">IOB0:PDRIVE</th>
<th>0.F38.B40</th>
<th>0.F38.B30</th>
<th>0.F39.B19</th>
<th>0.F38.B14</th>
<th>0.F39.B15</th>
<th>0.F38.B32</th>
<th>0.F38.B2</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-IOB0:PULL">IOB0:PULL</th>
<th>0.F39.B59</th>
<th>0.F39.B53</th>
<th>0.F39.B51</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC</th>
<th>0.F36.B6</th>
<th>0.F37.B7</th>
<th>0.F36.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ODATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLKIN</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO</th>
<th>0.F31.B36</th>
<th>0.F31.B34</th>
<th>0.F30.B31</th>
<th>0.F30.B35</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH</th>
<th>0.F30.B37</th>
<th>0.F30.B51</th>
<th>0.F31.B52</th>
<th>0.F30.B59</th>
<th>0.F31.B56</th>
<th>0.F30.B57</th>
<th>0.F31.B60</th>
<th>0.F31.B62</th>
<th>0.F30.B63</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT</th>
<th>0.F31.B58</th>
<th>0.F31.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.F28.B29</th>
<th>0.F29.B28</th>
<th>0.F28.B25</th>
<th>0.F29.B32</th>
<th>0.F29.B30</th>
<th>0.F28.B33</th>
<th>0.F28.B31</th>
<th>0.F29.B24</th>
<th>0.F29.B20</th>
<th>0.F29.B18</th>
<th>0.F28.B19</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB</th>
<th>0.F31.B29</th>
<th>0.F30.B28</th>
<th>0.F31.B25</th>
<th>0.F30.B32</th>
<th>0.F30.B30</th>
<th>0.F31.B33</th>
<th>0.F31.B31</th>
<th>0.F30.B24</th>
<th>0.F30.B20</th>
<th>0.F30.B18</th>
<th>0.F31.B19</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV</th>
<th>0.F29.B46</th>
<th>0.F28.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVF</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB</th>
<th>0.F30.B46</th>
<th>0.F31.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVFB</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF</th>
<th>0.F28.B57</th>
<th>0.F28.B55</th>
<th>0.F29.B54</th>
<th>0.F28.B61</th>
<th>0.F28.B59</th>
<th>0.F29.B62</th>
<th>0.F29.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB</th>
<th>0.F31.B57</th>
<th>0.F31.B55</th>
<th>0.F30.B54</th>
<th>0.F31.B61</th>
<th>0.F31.B59</th>
<th>0.F30.B62</th>
<th>0.F30.B60</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.F32.B46</th>
<th>0.F33.B49</th>
<th>0.F33.B27</th>
<th>0.F33.B29</th>
<th>0.F33.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.F33.B3</th>
<th>0.F32.B4</th>
<th>0.F32.B6</th>
<th>0.F33.B5</th>
<th>0.F32.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_BOT-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</th>
<th>0.F32.B26</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_hp_top"><a class="header" href="#tile-io_hp_top">Tile IO_HP_TOP</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ilogic0-2"><a class="header" href="#bel-ilogic0-2">Bel ILOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_TOP bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.IMUX0</td></tr>

<tr><td>CE1</td><td>input</td><td>IMUX.IMUX5</td></tr>

<tr><td>CE2</td><td>input</td><td>IMUX.IMUX14</td></tr>

<tr><td>CKINT0</td><td>input</td><td>IMUX.IMUX20</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX.IMUX22</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>CLKDIVP</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>input</td><td>IMUX.IMUX10</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>input</td><td>IMUX.IMUX4</td></tr>

<tr><td>DYNCLKSEL</td><td>input</td><td>IMUX.IMUX37</td></tr>

<tr><td>O</td><td>output</td><td>OUT18.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT0.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT23.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT9.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT10.TMIN</td></tr>

<tr><td>Q5</td><td>output</td><td>OUT14.TMIN</td></tr>

<tr><td>Q6</td><td>output</td><td>OUT3.TMIN</td></tr>

<tr><td>Q7</td><td>output</td><td>OUT7.TMIN</td></tr>

<tr><td>Q8</td><td>output</td><td>OUT8.TMIN</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.CTRL1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0-2"><a class="header" href="#bel-ologic0-2">Bel OLOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_TOP bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>output</td><td>TEST0</td></tr>

<tr><td>CLKDIV_CKINT</td><td>input</td><td>IMUX.IMUX8</td></tr>

<tr><td>CLK_CKINT</td><td>input</td><td>IMUX.IMUX31</td></tr>

<tr><td>CLK_MUX</td><td>output</td><td>TEST2</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX.IMUX34</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX.IMUX40</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX.IMUX44</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX.IMUX42</td></tr>

<tr><td>D5</td><td>input</td><td>IMUX.IMUX43</td></tr>

<tr><td>D6</td><td>input</td><td>IMUX.IMUX45</td></tr>

<tr><td>D7</td><td>input</td><td>IMUX.IMUX46</td></tr>

<tr><td>D8</td><td>input</td><td>IMUX.IMUX47</td></tr>

<tr><td>IOCLKGLITCH</td><td>output</td><td>OUT5.TMIN</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX.IMUX29</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.CTRL0</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX.IMUX15</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX.IMUX7</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX.IMUX13</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX.IMUX21</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX.IMUX1</td></tr>

<tr><td>TFB_BUF</td><td>output</td><td>OUT2.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-idelay0-2"><a class="header" href="#bel-idelay0-2">Bel IDELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_TOP bel IDELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX.IMUX32</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>IMUX.BYP6.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>IMUX.IMUX41</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>IMUX.IMUX36</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>IMUX.IMUX35</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>IMUX.IMUX38</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>IMUX.IMUX39</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>OUT20.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>OUT1.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>OUT19.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>OUT15.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>OUT11.TMIN</td></tr>

<tr><td>DATAIN</td><td>input</td><td>IMUX.IMUX25</td></tr>

<tr><td>IFDLY0</td><td>input</td><td>IMUX.FAN4.SITE</td></tr>

<tr><td>IFDLY1</td><td>input</td><td>IMUX.FAN5.SITE</td></tr>

<tr><td>IFDLY2</td><td>input</td><td>IMUX.BYP7.SITE</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX.IMUX26</td></tr>

<tr><td>LD</td><td>input</td><td>IMUX.IMUX30</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>IMUX.IMUX33</td></tr>

<tr><td>REGRST</td><td>input</td><td>IMUX.IMUX12</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-odelay0-2"><a class="header" href="#bel-odelay0-2">Bel ODELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_TOP bel ODELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX.IMUX2</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>IMUX.BYP2.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>IMUX.IMUX23</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>IMUX.IMUX16</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>IMUX.IMUX17</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>IMUX.IMUX19</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>IMUX.IMUX18</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>OUT12.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>OUT4.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>OUT6.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>OUT17.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>OUT21.TMIN</td></tr>

<tr><td>DATAOUT</td><td>output</td><td>TEST1</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX.IMUX3</td></tr>

<tr><td>LD</td><td>input</td><td>IMUX.IMUX28</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>IMUX.IMUX27</td></tr>

<tr><td>OFDLY0</td><td>input</td><td>IMUX.BYP0.SITE</td></tr>

<tr><td>OFDLY1</td><td>input</td><td>IMUX.BYP1.SITE</td></tr>

<tr><td>OFDLY2</td><td>input</td><td>IMUX.BYP5.SITE</td></tr>

<tr><td>REGRST</td><td>input</td><td>IMUX.IMUX11</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iob0-2"><a class="header" href="#bel-iob0-2">Bel IOB0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_TOP bel IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCITERMDISABLE</td><td>input</td><td>IMUX.IMUX6</td></tr>

<tr><td>IBUFDISABLE</td><td>input</td><td>IMUX.IMUX9</td></tr>

<tr><td>KEEPER_INT_EN</td><td>input</td><td>IMUX.FAN3.SITE</td></tr>

<tr><td>PD_INT_EN</td><td>input</td><td>IMUX.FAN2.SITE</td></tr>

<tr><td>PU_INT_EN</td><td>input</td><td>IMUX.FAN1.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioi-2"><a class="header" href="#bel-ioi-2">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_TOP bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_TOP bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX.CLK0</td><td>ILOGIC0.CLKDIV, ILOGIC0.CLKDIVP</td></tr>

<tr><td>IMUX.CLK1</td><td>IDELAY0.C, ODELAY0.C</td></tr>

<tr><td>IMUX.CTRL0</td><td>OLOGIC0.SR</td></tr>

<tr><td>IMUX.CTRL1</td><td>ILOGIC0.SR</td></tr>

<tr><td>IMUX.BYP0.SITE</td><td>ODELAY0.OFDLY0</td></tr>

<tr><td>IMUX.BYP1.SITE</td><td>ODELAY0.OFDLY1</td></tr>

<tr><td>IMUX.BYP2.SITE</td><td>ODELAY0.CINVCTRL</td></tr>

<tr><td>IMUX.BYP5.SITE</td><td>ODELAY0.OFDLY2</td></tr>

<tr><td>IMUX.BYP6.SITE</td><td>IDELAY0.CINVCTRL</td></tr>

<tr><td>IMUX.BYP7.SITE</td><td>IDELAY0.IFDLY2</td></tr>

<tr><td>IMUX.FAN1.SITE</td><td>IOB0.PU_INT_EN</td></tr>

<tr><td>IMUX.FAN2.SITE</td><td>IOB0.PD_INT_EN</td></tr>

<tr><td>IMUX.FAN3.SITE</td><td>IOB0.KEEPER_INT_EN</td></tr>

<tr><td>IMUX.FAN4.SITE</td><td>IDELAY0.IFDLY0</td></tr>

<tr><td>IMUX.FAN5.SITE</td><td>IDELAY0.IFDLY1</td></tr>

<tr><td>IMUX.IMUX0</td><td>ILOGIC0.BITSLIP</td></tr>

<tr><td>IMUX.IMUX1</td><td>OLOGIC0.TCE</td></tr>

<tr><td>IMUX.IMUX2</td><td>ODELAY0.CE</td></tr>

<tr><td>IMUX.IMUX3</td><td>ODELAY0.INC</td></tr>

<tr><td>IMUX.IMUX4</td><td>ILOGIC0.DYNCLKDIVSEL</td></tr>

<tr><td>IMUX.IMUX5</td><td>ILOGIC0.CE1</td></tr>

<tr><td>IMUX.IMUX6</td><td>IOB0.DCITERMDISABLE</td></tr>

<tr><td>IMUX.IMUX7</td><td>OLOGIC0.T2</td></tr>

<tr><td>IMUX.IMUX8</td><td>OLOGIC0.CLKDIV_CKINT</td></tr>

<tr><td>IMUX.IMUX9</td><td>IOB0.IBUFDISABLE</td></tr>

<tr><td>IMUX.IMUX10</td><td>ILOGIC0.DYNCLKDIVPSEL</td></tr>

<tr><td>IMUX.IMUX11</td><td>ODELAY0.REGRST</td></tr>

<tr><td>IMUX.IMUX12</td><td>IDELAY0.REGRST</td></tr>

<tr><td>IMUX.IMUX13</td><td>OLOGIC0.T3</td></tr>

<tr><td>IMUX.IMUX14</td><td>ILOGIC0.CE2</td></tr>

<tr><td>IMUX.IMUX15</td><td>OLOGIC0.T1</td></tr>

<tr><td>IMUX.IMUX16</td><td>ODELAY0.CNTVALUEIN1</td></tr>

<tr><td>IMUX.IMUX17</td><td>ODELAY0.CNTVALUEIN2</td></tr>

<tr><td>IMUX.IMUX18</td><td>ODELAY0.CNTVALUEIN4</td></tr>

<tr><td>IMUX.IMUX19</td><td>ODELAY0.CNTVALUEIN3</td></tr>

<tr><td>IMUX.IMUX20</td><td>ILOGIC0.CKINT0</td></tr>

<tr><td>IMUX.IMUX21</td><td>OLOGIC0.T4</td></tr>

<tr><td>IMUX.IMUX22</td><td>ILOGIC0.CKINT1</td></tr>

<tr><td>IMUX.IMUX23</td><td>ODELAY0.CNTVALUEIN0</td></tr>

<tr><td>IMUX.IMUX25</td><td>IDELAY0.DATAIN</td></tr>

<tr><td>IMUX.IMUX26</td><td>IDELAY0.INC</td></tr>

<tr><td>IMUX.IMUX27</td><td>ODELAY0.LDPIPEEN</td></tr>

<tr><td>IMUX.IMUX28</td><td>ODELAY0.LD</td></tr>

<tr><td>IMUX.IMUX29</td><td>OLOGIC0.OCE</td></tr>

<tr><td>IMUX.IMUX30</td><td>IDELAY0.LD</td></tr>

<tr><td>IMUX.IMUX31</td><td>OLOGIC0.CLK_CKINT</td></tr>

<tr><td>IMUX.IMUX32</td><td>IDELAY0.CE</td></tr>

<tr><td>IMUX.IMUX33</td><td>IDELAY0.LDPIPEEN</td></tr>

<tr><td>IMUX.IMUX34</td><td>OLOGIC0.D1</td></tr>

<tr><td>IMUX.IMUX35</td><td>IDELAY0.CNTVALUEIN2</td></tr>

<tr><td>IMUX.IMUX36</td><td>IDELAY0.CNTVALUEIN1</td></tr>

<tr><td>IMUX.IMUX37</td><td>ILOGIC0.DYNCLKSEL</td></tr>

<tr><td>IMUX.IMUX38</td><td>IDELAY0.CNTVALUEIN3</td></tr>

<tr><td>IMUX.IMUX39</td><td>IDELAY0.CNTVALUEIN4</td></tr>

<tr><td>IMUX.IMUX40</td><td>OLOGIC0.D2</td></tr>

<tr><td>IMUX.IMUX41</td><td>IDELAY0.CNTVALUEIN0</td></tr>

<tr><td>IMUX.IMUX42</td><td>OLOGIC0.D4</td></tr>

<tr><td>IMUX.IMUX43</td><td>OLOGIC0.D5</td></tr>

<tr><td>IMUX.IMUX44</td><td>OLOGIC0.D3</td></tr>

<tr><td>IMUX.IMUX45</td><td>OLOGIC0.D6</td></tr>

<tr><td>IMUX.IMUX46</td><td>OLOGIC0.D7</td></tr>

<tr><td>IMUX.IMUX47</td><td>OLOGIC0.D8</td></tr>

<tr><td>OUT0.TMIN</td><td>ILOGIC0.Q1</td></tr>

<tr><td>OUT1.TMIN</td><td>IDELAY0.CNTVALUEOUT1</td></tr>

<tr><td>OUT2.TMIN</td><td>OLOGIC0.TFB_BUF</td></tr>

<tr><td>OUT3.TMIN</td><td>ILOGIC0.Q6</td></tr>

<tr><td>OUT4.TMIN</td><td>ODELAY0.CNTVALUEOUT1</td></tr>

<tr><td>OUT5.TMIN</td><td>OLOGIC0.IOCLKGLITCH</td></tr>

<tr><td>OUT6.TMIN</td><td>ODELAY0.CNTVALUEOUT2</td></tr>

<tr><td>OUT7.TMIN</td><td>ILOGIC0.Q7</td></tr>

<tr><td>OUT8.TMIN</td><td>ILOGIC0.Q8</td></tr>

<tr><td>OUT9.TMIN</td><td>ILOGIC0.Q3</td></tr>

<tr><td>OUT10.TMIN</td><td>ILOGIC0.Q4</td></tr>

<tr><td>OUT11.TMIN</td><td>IDELAY0.CNTVALUEOUT4</td></tr>

<tr><td>OUT12.TMIN</td><td>ODELAY0.CNTVALUEOUT0</td></tr>

<tr><td>OUT14.TMIN</td><td>ILOGIC0.Q5</td></tr>

<tr><td>OUT15.TMIN</td><td>IDELAY0.CNTVALUEOUT3</td></tr>

<tr><td>OUT17.TMIN</td><td>ODELAY0.CNTVALUEOUT3</td></tr>

<tr><td>OUT18.TMIN</td><td>ILOGIC0.O</td></tr>

<tr><td>OUT19.TMIN</td><td>IDELAY0.CNTVALUEOUT2</td></tr>

<tr><td>OUT20.TMIN</td><td>IDELAY0.CNTVALUEOUT0</td></tr>

<tr><td>OUT21.TMIN</td><td>ODELAY0.CNTVALUEOUT4</td></tr>

<tr><td>OUT23.TMIN</td><td>ILOGIC0.Q2</td></tr>

<tr><td>TEST0</td><td>OLOGIC0.CLKDIV</td></tr>

<tr><td>TEST1</td><td>ODELAY0.DATAOUT</td></tr>

<tr><td>TEST2</td><td>OLOGIC0.CLK_MUX</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HP_TOP rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:DCI_T">IOB0:DCI_T</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</a>
</td>
<td title="R0.F29.B62">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F30.B62">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:DCITERMDISABLE_SEL">IOB0:DCITERMDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B61">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</a>
</td>
<td>-</td>
<td title="R0.F31.B61">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B61">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B61">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PDRIVE">IOB0:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE[0]</a>
</td>
<td title="R0.F29.B60">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[2]</a>
</td>
<td title="R0.F30.B60">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[2]</a>
</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a>
</td>
<td title="R0.F32.B60">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B60">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B59">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B58">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:FINEDELAY">IDELAY0:FINEDELAY[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B58">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B58">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B57">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B57">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B57">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B57">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B56">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a>
</td>
<td title="R0.F28.B56">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="R0.F36.B56">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B56">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:DCIUPDATEMODE_QUIET">IOB0:DCIUPDATEMODE_QUIET</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B55">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B55">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</a>
</td>
<td title="R0.F33.B55">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</a>
</td>
<td title="R0.F34.B55">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:INV.ODATAIN">~ODELAY0:INV.ODATAIN</a>
</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B55">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B55">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NDRIVE">IOB0:NDRIVE[2]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B54">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:SERDES">OLOGIC0:SERDES</a>
</td>
<td title="R0.F33.B54">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:ENABLE">IDELAY0:ENABLE</a>
</td>
<td>-</td>
<td title="R0.F35.B54">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ENABLE">ODELAY0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B54">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:LVDS">IOB0:LVDS[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B53">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B53">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:DCI_MODE">IOB0:DCI_MODE[1]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a>
</td>
<td title="R0.F29.B52">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F30.B52">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[8]</a>
</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT</a>
</td>
<td title="R0.F32.B52">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B51">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[9]</a>
</td>
<td title="R0.F29.B51">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a>
</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a>
</td>
<td title="R0.F31.B51">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NDRIVE">IOB0:NDRIVE[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B50">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[10]</a>
</td>
<td title="R0.F30.B50">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PSLEW">IOB0:PSLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B49">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B49">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PDRIVE">~IOB0:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B48">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[4]</a>
</td>
<td title="R0.F30.B48">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[4]</a>
</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PDRIVE">~IOB0:PDRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B47">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B47">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NDRIVE">~IOB0:NDRIVE[3]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B46">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F30.B46">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B46">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NSLEW">IOB0:NSLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B45">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B45">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td title="R0.F33.B45">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NSLEW">IOB0:NSLEW[1]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B44">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F30.B44">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B44">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PDRIVE">IOB0:PDRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B43">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B43">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B42">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:DCI_MODE">IOB0:DCI_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B41">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a>
</td>
<td title="R0.F30.B41">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:RANK3_USED">~OLOGIC0:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:LVDS">IOB0:LVDS[8]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:LVDS">IOB0:LVDS[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B39">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B39">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B39">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:INV.C">IDELAY0:INV.C</a>
</td>
<td>-</td>
<td title="R0.F37.B39">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:INV.C">ODELAY0:INV.C</a>
</td>
<td>-</td>
<td title="R0.F39.B39">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B38">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F30.B38">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R0.F32.B38">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F36.B38">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:CINVCTRL_SEL">ODELAY0:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NSLEW">IOB0:NSLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B37">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:LVDS">IOB0:LVDS[5]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B36">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:DQS_BIAS_N">IOB0:DQS_BIAS_N</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B35">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[9]</a>
</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a>
</td>
<td title="R0.F31.B35">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NDRIVE">IOB0:NDRIVE[4]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B34">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a>
</td>
<td title="R0.F29.B34">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[10]</a>
</td>
<td title="R0.F30.B34">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td title="R0.F32.B34">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B33">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[6]</a>
</td>
<td title="R0.F29.B33">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a>
</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</a>
</td>
<td title="R0.F31.B33">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B33">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F37.B33">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PDRIVE">~IOB0:PDRIVE[5]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B32">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[4]</a>
</td>
<td title="R0.F30.B32">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[4]</a>
</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[1]</a>
</td>
<td title="R0.F32.B32">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B31">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[7]</a>
</td>
<td>-</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</a>
</td>
<td title="R0.F31.B31">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B31">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F37.B31">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PDRIVE">IOB0:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B30">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F30.B30">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[5]</a>
</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D1">OLOGIC0:INV.D1</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PSLEW">IOB0:PSLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B29">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[0]</a>
</td>
<td>-</td>
<td title="R0.F30.B29">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:DQS_BIAS_P">IOB0:DQS_BIAS_P</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B28">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td title="R0.F29.B28">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[1]</a>
</td>
<td>-</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:LVDS">IOB0:LVDS[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B27">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B27">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B27">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NDRIVE">IOB0:NDRIVE[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B26">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[1]</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PSLEW">IOB0:PSLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:SERDES">ILOGIC0:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B25">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D2">OLOGIC0:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F37.B25">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:LVDS">IOB0:LVDS[3]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B24">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B24">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NDRIVE">~IOB0:NDRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PDRIVE">IOB0:PDRIVE[6]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B22">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:FINEDELAY">ODELAY0:FINEDELAY[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NSLEW">IOB0:NSLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D3">OLOGIC0:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B21">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F37.B21">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:PIPE_SEL">ODELAY0:PIPE_SEL</a>
</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:LVDS">IOB0:LVDS[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B20">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NDRIVE">IOB0:NDRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B19">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B19">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F37.B19">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B18">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INV.D">~ILOGIC0:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B18">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td title="R0.F35.B18">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:HIGH_PERFORMANCE_MODE">ODELAY0:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:VR">IOB0:VR</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td title="R0.F28.B17">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[1]</a>
</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F30.B17">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D4">OLOGIC0:INV.D4</a>
</td>
<td title="R0.F31.B17">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[1]</a>
</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="R0.F37.B17">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td title="R0.F29.B16">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[0]</a>
</td>
<td title="R0.F30.B16">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[0]</a>
</td>
<td title="R0.F31.B16">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a>
</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PSLEW">IOB0:PSLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B15">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:LVDS">IOB0:LVDS[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B14">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[3]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B14">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D5">OLOGIC0:INV.D5</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F36.B14">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_TYPE">ODELAY0:ODELAY_TYPE[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:NSLEW">IOB0:NSLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B13">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D6">OLOGIC0:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B13">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F37.B13">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PSLEW">IOB0:PSLEW[4]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PULL">IOB0:PULL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B11">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B11">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F37.B11">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[4]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B10">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B10">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PULL">IOB0:PULL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B9">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td title="R0.F28.B9">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[4]</a>
</td>
<td>-</td>
<td title="R0.F30.B9">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D7">OLOGIC0:INV.D7</a>
</td>
<td title="R0.F31.B9">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B9">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[2]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B8">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a>
</td>
<td>-</td>
<td title="R0.F29.B8">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[5]</a>
</td>
<td title="R0.F30.B8">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[5]</a>
</td>
<td title="R0.F31.B8">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F36.B8">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_TYPE">ODELAY0:ODELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B8">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:LVDS">IOB0:LVDS[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B7">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_CUR">~ODELAY0:ODELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B6">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[6]</a>
</td>
<td title="R0.F30.B6">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[6]</a>
</td>
<td title="R0.F31.B6">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B6">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B5">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F37.B5">
<a href="#tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B5">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:INPUT_MISC">IOB0:INPUT_MISC</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B4">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[1]</a>
</td>
<td title="R0.F29.B4">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[2]</a>
</td>
<td title="R0.F30.B4">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[2]</a>
</td>
<td title="R0.F31.B4">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B4">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:PULL">IOB0:PULL[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B3">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[0]</a>
</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="R0.F31.B3">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[0]</a>
</td>
<td title="R0.F29.B2">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[3]</a>
</td>
<td title="R0.F30.B2">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[3]</a>
</td>
<td title="R0.F31.B2">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D8">OLOGIC0:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B2">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:IBUF_MODE">IOB0:IBUF_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B1">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[1]</a>
</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[2]</a>
</td>
<td title="R0.F30.B1">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[1]</a>
</td>
<td title="R0.F31.B1">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:IBUF_MODE">IOB0:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HP_TOP-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B0">
<a href="#tile-virtex7-IO_HP_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HP_TOP-IOB0:IBUF_MODE">IOB0:IBUF_MODE[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</th>
<th>0.F34.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:ENABLE">IDELAY0:ENABLE</th>
<th>0.F33.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</th>
<th>0.F33.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:INV.C">IDELAY0:INV.C</th>
<th>0.F35.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</th>
<th>0.F34.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</th>
<th>0.F32.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</th>
<th>0.F35.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.F27.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</th>
<th>0.F26.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</th>
<th>0.F29.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</th>
<th>0.F26.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</th>
<th>0.F27.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</th>
<th>0.F26.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</th>
<th>0.F29.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.F28.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</th>
<th>0.F28.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</th>
<th>0.F26.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:SERDES">ILOGIC0:SERDES</th>
<th>0.F26.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:DCIUPDATEMODE_QUIET">IOB0:DCIUPDATEMODE_QUIET</th>
<th>0.F38.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:DCI_T">IOB0:DCI_T</th>
<th>0.F39.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:DQS_BIAS_N">IOB0:DQS_BIAS_N</th>
<th>0.F38.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:DQS_BIAS_P">IOB0:DQS_BIAS_P</th>
<th>0.F39.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:INPUT_MISC">IOB0:INPUT_MISC</th>
<th>0.F39.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</th>
<th>0.F38.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</th>
<th>0.F38.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:VR">IOB0:VR</th>
<th>0.F38.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:CINVCTRL_SEL">ODELAY0:CINVCTRL_SEL</th>
<th>0.F36.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:ENABLE">ODELAY0:ENABLE</th>
<th>0.F35.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:HIGH_PERFORMANCE_MODE">ODELAY0:HIGH_PERFORMANCE_MODE</th>
<th>0.F35.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:INV.C">ODELAY0:INV.C</th>
<th>0.F37.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:PIPE_SEL">ODELAY0:PIPE_SEL</th>
<th>0.F37.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D1">OLOGIC0:INV.D1</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D2">OLOGIC0:INV.D2</th>
<th>0.F30.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D3">OLOGIC0:INV.D3</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D4">OLOGIC0:INV.D4</th>
<th>0.F30.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D5">OLOGIC0:INV.D5</th>
<th>0.F31.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D6">OLOGIC0:INV.D6</th>
<th>0.F30.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D7">OLOGIC0:INV.D7</th>
<th>0.F30.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.D8">OLOGIC0:INV.D8</th>
<th>0.F31.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</th>
<th>0.F31.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</th>
<th>0.F31.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</th>
<th>0.F31.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</th>
<th>0.F33.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</th>
<th>0.F30.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:SERDES">OLOGIC0:SERDES</th>
<th>0.F32.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</th>
<th>0.F33.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</th>
<th>0.F33.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.F33.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</th>
<th>0.F32.B38</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC</th>
<th>0.F35.B57</th>
<th>0.F34.B56</th>
<th>0.F34.B58</th>
<th>0.F35.B55</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:FINEDELAY">IDELAY0:FINEDELAY</th>
<th>0.F28.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:FINEDELAY">ODELAY0:FINEDELAY</th>
<th>0.F36.B22</th>
</tr>

</thead>

<tbody>
<tr><td>BYPASS</td>
<td>0</td>
</tr>

<tr><td>ADD_DLY</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE</th>
<th>0.F34.B14</th>
<th>0.F34.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_TYPE">ODELAY0:ODELAY_TYPE</th>
<th>0.F36.B14</th>
<th>0.F36.B8</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_CUR">IDELAY0:IDELAY_VALUE_CUR</th>
<th>0.F35.B33</th>
<th>0.F35.B27</th>
<th>0.F35.B19</th>
<th>0.F35.B13</th>
<th>0.F35.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_CUR">ODELAY0:ODELAY_VALUE_CUR</th>
<th>0.F37.B33</th>
<th>0.F37.B27</th>
<th>0.F37.B19</th>
<th>0.F37.B13</th>
<th>0.F37.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT</th>
<th>0.F35.B31</th>
<th>0.F35.B25</th>
<th>0.F35.B17</th>
<th>0.F35.B11</th>
<th>0.F35.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:NSLEW">IOB0:NSLEW</th>
<th>0.F38.B14</th>
<th>0.F38.B22</th>
<th>0.F38.B38</th>
<th>0.F39.B45</th>
<th>0.F38.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:PSLEW">IOB0:PSLEW</th>
<th>0.F39.B13</th>
<th>0.F38.B16</th>
<th>0.F38.B26</th>
<th>0.F38.B30</th>
<th>0.F38.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:ODELAY_VALUE_INIT">ODELAY0:ODELAY_VALUE_INIT</th>
<th>0.F37.B31</th>
<th>0.F37.B25</th>
<th>0.F37.B17</th>
<th>0.F37.B11</th>
<th>0.F37.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</th>
<th>0.F26.B19</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH</th>
<th>0.F27.B18</th>
<th>0.F26.B17</th>
<th>0.F27.B16</th>
<th>0.F26.B15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE</th>
<th>0.F27.B28</th>
<th>0.F26.B29</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF1_INIT">ILOGIC0:IFF1_INIT</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF1_SRVAL">ILOGIC0:IFF1_SRVAL</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF2_INIT">ILOGIC0:IFF2_INIT</th>
<th>0.F29.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF2_SRVAL">ILOGIC0:IFF2_SRVAL</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF3_INIT">ILOGIC0:IFF3_INIT</th>
<th>0.F29.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF3_SRVAL">ILOGIC0:IFF3_SRVAL</th>
<th>0.F28.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF4_INIT">ILOGIC0:IFF4_INIT</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF4_SRVAL">ILOGIC0:IFF4_SRVAL</th>
<th>0.F28.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.F27.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:INV.D">ILOGIC0:INV.D</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:INV.ODATAIN">ODELAY0:INV.ODATAIN</th>
<th>0.F34.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.CLK1">OLOGIC0:INV.CLK1</th>
<th>0.F30.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.CLK2">OLOGIC0:INV.CLK2</th>
<th>0.F30.B35</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.T1">OLOGIC0:INV.T1</th>
<th>0.F31.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.T2">OLOGIC0:INV.T2</th>
<th>0.F31.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.T3">OLOGIC0:INV.T3</th>
<th>0.F30.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:INV.T4">OLOGIC0:INV.T4</th>
<th>0.F31.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:RANK3_USED">OLOGIC0:RANK3_USED</th>
<th>0.F30.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.F31.B52</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</th>
<th>0.F27.B12</th>
<th>0.F27.B14</th>
<th>0.F27.B10</th>
<th>0.F27.B26</th>
<th>0.F27.B6</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:INV.CLK">ILOGIC0:INV.CLK</th>
<th>0.F29.B1</th>
<th>0.F28.B4</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.F33.B19</th>
<th>0.F32.B32</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</th>
<th>0.F33.B45</th>
<th>0.F32.B52</th>
<th>0.F32.B46</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.F29.B50</th>
<th>0.F28.B51</th>
<th>0.F29.B52</th>
<th>0.F28.B47</th>
<th>0.F28.B49</th>
<th>0.F29.B46</th>
<th>0.F29.B48</th>
<th>0.F28.B53</th>
<th>0.F29.B60</th>
<th>0.F29.B62</th>
<th>0.F28.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB</th>
<th>0.F30.B50</th>
<th>0.F31.B51</th>
<th>0.F30.B52</th>
<th>0.F31.B47</th>
<th>0.F31.B49</th>
<th>0.F30.B46</th>
<th>0.F30.B48</th>
<th>0.F31.B53</th>
<th>0.F30.B60</th>
<th>0.F30.B62</th>
<th>0.F31.B61</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_ICLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP</th>
<th>0.F29.B28</th>
<th>0.F28.B29</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIV</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</th>
<th>0.F26.B47</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</th>
<th>0.F26.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</th>
<th>0.F32.B44</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE</th>
<th>0.F28.B60</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.F29.B17</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:DCITERMDISABLE_SEL">IOB0:DCITERMDISABLE_SEL</th>
<th>0.F38.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL</th>
<th>0.F39.B39</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:DCI_MODE">IOB0:DCI_MODE</th>
<th>0.F39.B53</th>
<th>0.F38.B42</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OUTPUT_HALF</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TERM_SPLIT</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:IBUF_MODE">IOB0:IBUF_MODE</th>
<th>0.F38.B2</th>
<th>0.F39.B1</th>
<th>0.F38.B0</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:LVDS">IOB0:LVDS</th>
<th>0.F39.B41</th>
<th>0.F38.B54</th>
<th>0.F38.B40</th>
<th>0.F39.B37</th>
<th>0.F38.B28</th>
<th>0.F39.B25</th>
<th>0.F39.B21</th>
<th>0.F39.B15</th>
<th>0.F38.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:NDRIVE">IOB0:NDRIVE</th>
<th>0.F38.B20</th>
<th>0.F38.B24</th>
<th>0.F39.B35</th>
<th>0.F39.B47</th>
<th>0.F39.B55</th>
<th>0.F39.B27</th>
<th>0.F39.B51</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</th>
<th>0.F38.B34</th>
<th>0.F38.B32</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</th>
<th>0.F39.B19</th>
<th>0.F39.B11</th>
<th>0.F39.B57</th>
<th>0.F39.B9</th>
<th>0.F38.B60</th>
<th>0.F38.B58</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:PDRIVE">IOB0:PDRIVE</th>
<th>0.F39.B23</th>
<th>0.F39.B33</th>
<th>0.F38.B44</th>
<th>0.F39.B49</th>
<th>0.F38.B48</th>
<th>0.F39.B31</th>
<th>0.F39.B61</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-IOB0:PULL">IOB0:PULL</th>
<th>0.F38.B4</th>
<th>0.F38.B10</th>
<th>0.F38.B12</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-ODELAY0:DELAY_SRC">ODELAY0:DELAY_SRC</th>
<th>0.F37.B57</th>
<th>0.F36.B56</th>
<th>0.F37.B55</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ODATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLKIN</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO</th>
<th>0.F30.B27</th>
<th>0.F30.B29</th>
<th>0.F31.B32</th>
<th>0.F31.B28</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH</th>
<th>0.F31.B26</th>
<th>0.F31.B12</th>
<th>0.F30.B11</th>
<th>0.F31.B4</th>
<th>0.F30.B7</th>
<th>0.F31.B6</th>
<th>0.F30.B3</th>
<th>0.F30.B1</th>
<th>0.F31.B0</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT</th>
<th>0.F30.B5</th>
<th>0.F30.B15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.F29.B34</th>
<th>0.F28.B35</th>
<th>0.F29.B38</th>
<th>0.F28.B31</th>
<th>0.F28.B33</th>
<th>0.F29.B30</th>
<th>0.F29.B32</th>
<th>0.F28.B39</th>
<th>0.F28.B43</th>
<th>0.F28.B45</th>
<th>0.F29.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB</th>
<th>0.F30.B34</th>
<th>0.F31.B35</th>
<th>0.F30.B38</th>
<th>0.F31.B31</th>
<th>0.F31.B33</th>
<th>0.F30.B30</th>
<th>0.F30.B32</th>
<th>0.F31.B39</th>
<th>0.F31.B43</th>
<th>0.F31.B45</th>
<th>0.F30.B44</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV</th>
<th>0.F28.B17</th>
<th>0.F29.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVF</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB</th>
<th>0.F31.B17</th>
<th>0.F30.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVFB</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF</th>
<th>0.F29.B6</th>
<th>0.F29.B8</th>
<th>0.F28.B9</th>
<th>0.F29.B2</th>
<th>0.F29.B4</th>
<th>0.F28.B1</th>
<th>0.F28.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB</th>
<th>0.F30.B6</th>
<th>0.F30.B8</th>
<th>0.F31.B9</th>
<th>0.F30.B2</th>
<th>0.F30.B4</th>
<th>0.F31.B1</th>
<th>0.F31.B3</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.F33.B17</th>
<th>0.F32.B14</th>
<th>0.F32.B36</th>
<th>0.F32.B34</th>
<th>0.F32.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.F32.B60</th>
<th>0.F33.B59</th>
<th>0.F33.B57</th>
<th>0.F32.B58</th>
<th>0.F33.B61</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HP_TOP-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</th>
<th>0.F33.B37</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_hr_pair"><a class="header" href="#tile-io_hr_pair">Tile IO_HR_PAIR</a></h2>
<p>Cells: 2</p>
<h3 id="bel-ilogic0-3"><a class="header" href="#bel-ilogic0-3">Bel ILOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>CELL0.IMUX.IMUX0</td></tr>

<tr><td>CE1</td><td>input</td><td>CELL0.IMUX.IMUX5</td></tr>

<tr><td>CE2</td><td>input</td><td>CELL0.IMUX.IMUX14</td></tr>

<tr><td>CKINT0</td><td>input</td><td>CELL0.IMUX.IMUX20</td></tr>

<tr><td>CKINT1</td><td>input</td><td>CELL0.IMUX.IMUX22</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>CELL0.IMUX.CLK0</td></tr>

<tr><td>CLKDIVP</td><td>input</td><td>CELL0.IMUX.CLK0</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>input</td><td>CELL0.IMUX.IMUX10</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>input</td><td>CELL0.IMUX.IMUX4</td></tr>

<tr><td>DYNCLKSEL</td><td>input</td><td>CELL0.IMUX.IMUX37</td></tr>

<tr><td>O</td><td>output</td><td>CELL0.OUT18.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>CELL0.OUT0.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>CELL0.OUT23.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>CELL0.OUT9.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>CELL0.OUT10.TMIN</td></tr>

<tr><td>Q5</td><td>output</td><td>CELL0.OUT14.TMIN</td></tr>

<tr><td>Q6</td><td>output</td><td>CELL0.OUT3.TMIN</td></tr>

<tr><td>Q7</td><td>output</td><td>CELL0.OUT7.TMIN</td></tr>

<tr><td>Q8</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>SR</td><td>input</td><td>CELL0.IMUX.CTRL1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ilogic1-1"><a class="header" href="#bel-ilogic1-1">Bel ILOGIC1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel ILOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>CELL1.IMUX.IMUX0</td></tr>

<tr><td>CE1</td><td>input</td><td>CELL1.IMUX.IMUX5</td></tr>

<tr><td>CE2</td><td>input</td><td>CELL1.IMUX.IMUX14</td></tr>

<tr><td>CKINT0</td><td>input</td><td>CELL1.IMUX.IMUX20</td></tr>

<tr><td>CKINT1</td><td>input</td><td>CELL1.IMUX.IMUX22</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>CELL1.IMUX.CLK0</td></tr>

<tr><td>CLKDIVP</td><td>input</td><td>CELL1.IMUX.CLK0</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>input</td><td>CELL1.IMUX.IMUX10</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>input</td><td>CELL1.IMUX.IMUX4</td></tr>

<tr><td>DYNCLKSEL</td><td>input</td><td>CELL1.IMUX.IMUX37</td></tr>

<tr><td>O</td><td>output</td><td>CELL1.OUT18.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>CELL1.OUT0.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>CELL1.OUT23.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>CELL1.OUT9.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>CELL1.OUT10.TMIN</td></tr>

<tr><td>Q5</td><td>output</td><td>CELL1.OUT14.TMIN</td></tr>

<tr><td>Q6</td><td>output</td><td>CELL1.OUT3.TMIN</td></tr>

<tr><td>Q7</td><td>output</td><td>CELL1.OUT7.TMIN</td></tr>

<tr><td>Q8</td><td>output</td><td>CELL1.OUT8.TMIN</td></tr>

<tr><td>SR</td><td>input</td><td>CELL1.IMUX.CTRL1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0-3"><a class="header" href="#bel-ologic0-3">Bel OLOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>output</td><td>CELL0.TEST0</td></tr>

<tr><td>CLKDIV_CKINT</td><td>input</td><td>CELL0.IMUX.IMUX8</td></tr>

<tr><td>CLK_CKINT</td><td>input</td><td>CELL0.IMUX.IMUX31</td></tr>

<tr><td>CLK_MUX</td><td>output</td><td>CELL0.TEST2</td></tr>

<tr><td>D1</td><td>input</td><td>CELL0.IMUX.IMUX34</td></tr>

<tr><td>D2</td><td>input</td><td>CELL0.IMUX.IMUX40</td></tr>

<tr><td>D3</td><td>input</td><td>CELL0.IMUX.IMUX44</td></tr>

<tr><td>D4</td><td>input</td><td>CELL0.IMUX.IMUX42</td></tr>

<tr><td>D5</td><td>input</td><td>CELL0.IMUX.IMUX43</td></tr>

<tr><td>D6</td><td>input</td><td>CELL0.IMUX.IMUX45</td></tr>

<tr><td>D7</td><td>input</td><td>CELL0.IMUX.IMUX46</td></tr>

<tr><td>D8</td><td>input</td><td>CELL0.IMUX.IMUX47</td></tr>

<tr><td>IOCLKGLITCH</td><td>output</td><td>CELL0.OUT5.TMIN</td></tr>

<tr><td>OCE</td><td>input</td><td>CELL0.IMUX.IMUX29</td></tr>

<tr><td>SR</td><td>input</td><td>CELL0.IMUX.CTRL0</td></tr>

<tr><td>T1</td><td>input</td><td>CELL0.IMUX.IMUX15</td></tr>

<tr><td>T2</td><td>input</td><td>CELL0.IMUX.IMUX7</td></tr>

<tr><td>T3</td><td>input</td><td>CELL0.IMUX.IMUX13</td></tr>

<tr><td>T4</td><td>input</td><td>CELL0.IMUX.IMUX21</td></tr>

<tr><td>TCE</td><td>input</td><td>CELL0.IMUX.IMUX1</td></tr>

<tr><td>TFB_BUF</td><td>output</td><td>CELL0.OUT2.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic1-1"><a class="header" href="#bel-ologic1-1">Bel OLOGIC1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel OLOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>output</td><td>CELL1.TEST0</td></tr>

<tr><td>CLKDIV_CKINT</td><td>input</td><td>CELL1.IMUX.IMUX8</td></tr>

<tr><td>CLK_CKINT</td><td>input</td><td>CELL1.IMUX.IMUX31</td></tr>

<tr><td>CLK_MUX</td><td>output</td><td>CELL1.TEST2</td></tr>

<tr><td>D1</td><td>input</td><td>CELL1.IMUX.IMUX34</td></tr>

<tr><td>D2</td><td>input</td><td>CELL1.IMUX.IMUX40</td></tr>

<tr><td>D3</td><td>input</td><td>CELL1.IMUX.IMUX44</td></tr>

<tr><td>D4</td><td>input</td><td>CELL1.IMUX.IMUX42</td></tr>

<tr><td>D5</td><td>input</td><td>CELL1.IMUX.IMUX43</td></tr>

<tr><td>D6</td><td>input</td><td>CELL1.IMUX.IMUX45</td></tr>

<tr><td>D7</td><td>input</td><td>CELL1.IMUX.IMUX46</td></tr>

<tr><td>D8</td><td>input</td><td>CELL1.IMUX.IMUX47</td></tr>

<tr><td>IOCLKGLITCH</td><td>output</td><td>CELL1.OUT5.TMIN</td></tr>

<tr><td>OCE</td><td>input</td><td>CELL1.IMUX.IMUX29</td></tr>

<tr><td>SR</td><td>input</td><td>CELL1.IMUX.CTRL0</td></tr>

<tr><td>T1</td><td>input</td><td>CELL1.IMUX.IMUX15</td></tr>

<tr><td>T2</td><td>input</td><td>CELL1.IMUX.IMUX7</td></tr>

<tr><td>T3</td><td>input</td><td>CELL1.IMUX.IMUX13</td></tr>

<tr><td>T4</td><td>input</td><td>CELL1.IMUX.IMUX21</td></tr>

<tr><td>TCE</td><td>input</td><td>CELL1.IMUX.IMUX1</td></tr>

<tr><td>TFB_BUF</td><td>output</td><td>CELL1.OUT2.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-idelay0-3"><a class="header" href="#bel-idelay0-3">Bel IDELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel IDELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>CELL0.IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>CELL0.IMUX.IMUX32</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>CELL0.IMUX.BYP6.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL0.IMUX.IMUX41</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL0.IMUX.IMUX36</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL0.IMUX.IMUX35</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL0.IMUX.IMUX38</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL0.IMUX.IMUX39</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL0.OUT1.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL0.OUT19.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL0.OUT15.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL0.OUT11.TMIN</td></tr>

<tr><td>DATAIN</td><td>input</td><td>CELL0.IMUX.IMUX25</td></tr>

<tr><td>IFDLY0</td><td>input</td><td>CELL0.IMUX.FAN4.SITE</td></tr>

<tr><td>IFDLY1</td><td>input</td><td>CELL0.IMUX.FAN5.SITE</td></tr>

<tr><td>IFDLY2</td><td>input</td><td>CELL0.IMUX.BYP7.SITE</td></tr>

<tr><td>INC</td><td>input</td><td>CELL0.IMUX.IMUX26</td></tr>

<tr><td>LD</td><td>input</td><td>CELL0.IMUX.IMUX30</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>CELL0.IMUX.IMUX33</td></tr>

<tr><td>REGRST</td><td>input</td><td>CELL0.IMUX.IMUX12</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-idelay1-1"><a class="header" href="#bel-idelay1-1">Bel IDELAY1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel IDELAY1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>CELL1.IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>CELL1.IMUX.IMUX32</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>CELL1.IMUX.BYP6.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL1.IMUX.IMUX41</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL1.IMUX.IMUX36</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL1.IMUX.IMUX35</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL1.IMUX.IMUX38</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL1.IMUX.IMUX39</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL1.OUT20.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL1.OUT1.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL1.OUT19.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL1.OUT15.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL1.OUT11.TMIN</td></tr>

<tr><td>DATAIN</td><td>input</td><td>CELL1.IMUX.IMUX25</td></tr>

<tr><td>IFDLY0</td><td>input</td><td>CELL1.IMUX.FAN4.SITE</td></tr>

<tr><td>IFDLY1</td><td>input</td><td>CELL1.IMUX.FAN5.SITE</td></tr>

<tr><td>IFDLY2</td><td>input</td><td>CELL1.IMUX.BYP7.SITE</td></tr>

<tr><td>INC</td><td>input</td><td>CELL1.IMUX.IMUX26</td></tr>

<tr><td>LD</td><td>input</td><td>CELL1.IMUX.IMUX30</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>CELL1.IMUX.IMUX33</td></tr>

<tr><td>REGRST</td><td>input</td><td>CELL1.IMUX.IMUX12</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iob0-3"><a class="header" href="#bel-iob0-3">Bel IOB0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DIFF_TERM_INT_EN</td><td>input</td><td>CELL0.IMUX.FAN0.SITE</td></tr>

<tr><td>IBUFDISABLE</td><td>input</td><td>CELL0.IMUX.IMUX9</td></tr>

<tr><td>INTERMDISABLE</td><td>input</td><td>CELL0.IMUX.IMUX6</td></tr>

<tr><td>KEEPER_INT_EN</td><td>input</td><td>CELL0.IMUX.FAN3.SITE</td></tr>

<tr><td>PD_INT_EN</td><td>input</td><td>CELL0.IMUX.FAN2.SITE</td></tr>

<tr><td>PU_INT_EN</td><td>input</td><td>CELL0.IMUX.FAN1.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iob1-1"><a class="header" href="#bel-iob1-1">Bel IOB1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel IOB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>IBUFDISABLE</td><td>input</td><td>CELL1.IMUX.IMUX9</td></tr>

<tr><td>INTERMDISABLE</td><td>input</td><td>CELL1.IMUX.IMUX6</td></tr>

<tr><td>KEEPER_INT_EN</td><td>input</td><td>CELL1.IMUX.FAN3.SITE</td></tr>

<tr><td>PD_INT_EN</td><td>input</td><td>CELL1.IMUX.FAN2.SITE</td></tr>

<tr><td>PU_INT_EN</td><td>input</td><td>CELL1.IMUX.FAN1.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioi-3"><a class="header" href="#bel-ioi-3">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.CLK0</td><td>ILOGIC0.CLKDIV, ILOGIC0.CLKDIVP</td></tr>

<tr><td>CELL0.IMUX.CLK1</td><td>IDELAY0.C</td></tr>

<tr><td>CELL0.IMUX.CTRL0</td><td>OLOGIC0.SR</td></tr>

<tr><td>CELL0.IMUX.CTRL1</td><td>ILOGIC0.SR</td></tr>

<tr><td>CELL0.IMUX.BYP6.SITE</td><td>IDELAY0.CINVCTRL</td></tr>

<tr><td>CELL0.IMUX.BYP7.SITE</td><td>IDELAY0.IFDLY2</td></tr>

<tr><td>CELL0.IMUX.FAN0.SITE</td><td>IOB0.DIFF_TERM_INT_EN</td></tr>

<tr><td>CELL0.IMUX.FAN1.SITE</td><td>IOB0.PU_INT_EN</td></tr>

<tr><td>CELL0.IMUX.FAN2.SITE</td><td>IOB0.PD_INT_EN</td></tr>

<tr><td>CELL0.IMUX.FAN3.SITE</td><td>IOB0.KEEPER_INT_EN</td></tr>

<tr><td>CELL0.IMUX.FAN4.SITE</td><td>IDELAY0.IFDLY0</td></tr>

<tr><td>CELL0.IMUX.FAN5.SITE</td><td>IDELAY0.IFDLY1</td></tr>

<tr><td>CELL0.IMUX.IMUX0</td><td>ILOGIC0.BITSLIP</td></tr>

<tr><td>CELL0.IMUX.IMUX1</td><td>OLOGIC0.TCE</td></tr>

<tr><td>CELL0.IMUX.IMUX4</td><td>ILOGIC0.DYNCLKDIVSEL</td></tr>

<tr><td>CELL0.IMUX.IMUX5</td><td>ILOGIC0.CE1</td></tr>

<tr><td>CELL0.IMUX.IMUX6</td><td>IOB0.INTERMDISABLE</td></tr>

<tr><td>CELL0.IMUX.IMUX7</td><td>OLOGIC0.T2</td></tr>

<tr><td>CELL0.IMUX.IMUX8</td><td>OLOGIC0.CLKDIV_CKINT</td></tr>

<tr><td>CELL0.IMUX.IMUX9</td><td>IOB0.IBUFDISABLE</td></tr>

<tr><td>CELL0.IMUX.IMUX10</td><td>ILOGIC0.DYNCLKDIVPSEL</td></tr>

<tr><td>CELL0.IMUX.IMUX12</td><td>IDELAY0.REGRST</td></tr>

<tr><td>CELL0.IMUX.IMUX13</td><td>OLOGIC0.T3</td></tr>

<tr><td>CELL0.IMUX.IMUX14</td><td>ILOGIC0.CE2</td></tr>

<tr><td>CELL0.IMUX.IMUX15</td><td>OLOGIC0.T1</td></tr>

<tr><td>CELL0.IMUX.IMUX20</td><td>ILOGIC0.CKINT0</td></tr>

<tr><td>CELL0.IMUX.IMUX21</td><td>OLOGIC0.T4</td></tr>

<tr><td>CELL0.IMUX.IMUX22</td><td>ILOGIC0.CKINT1</td></tr>

<tr><td>CELL0.IMUX.IMUX25</td><td>IDELAY0.DATAIN</td></tr>

<tr><td>CELL0.IMUX.IMUX26</td><td>IDELAY0.INC</td></tr>

<tr><td>CELL0.IMUX.IMUX29</td><td>OLOGIC0.OCE</td></tr>

<tr><td>CELL0.IMUX.IMUX30</td><td>IDELAY0.LD</td></tr>

<tr><td>CELL0.IMUX.IMUX31</td><td>OLOGIC0.CLK_CKINT</td></tr>

<tr><td>CELL0.IMUX.IMUX32</td><td>IDELAY0.CE</td></tr>

<tr><td>CELL0.IMUX.IMUX33</td><td>IDELAY0.LDPIPEEN</td></tr>

<tr><td>CELL0.IMUX.IMUX34</td><td>OLOGIC0.D1</td></tr>

<tr><td>CELL0.IMUX.IMUX35</td><td>IDELAY0.CNTVALUEIN2</td></tr>

<tr><td>CELL0.IMUX.IMUX36</td><td>IDELAY0.CNTVALUEIN1</td></tr>

<tr><td>CELL0.IMUX.IMUX37</td><td>ILOGIC0.DYNCLKSEL</td></tr>

<tr><td>CELL0.IMUX.IMUX38</td><td>IDELAY0.CNTVALUEIN3</td></tr>

<tr><td>CELL0.IMUX.IMUX39</td><td>IDELAY0.CNTVALUEIN4</td></tr>

<tr><td>CELL0.IMUX.IMUX40</td><td>OLOGIC0.D2</td></tr>

<tr><td>CELL0.IMUX.IMUX41</td><td>IDELAY0.CNTVALUEIN0</td></tr>

<tr><td>CELL0.IMUX.IMUX42</td><td>OLOGIC0.D4</td></tr>

<tr><td>CELL0.IMUX.IMUX43</td><td>OLOGIC0.D5</td></tr>

<tr><td>CELL0.IMUX.IMUX44</td><td>OLOGIC0.D3</td></tr>

<tr><td>CELL0.IMUX.IMUX45</td><td>OLOGIC0.D6</td></tr>

<tr><td>CELL0.IMUX.IMUX46</td><td>OLOGIC0.D7</td></tr>

<tr><td>CELL0.IMUX.IMUX47</td><td>OLOGIC0.D8</td></tr>

<tr><td>CELL0.OUT0.TMIN</td><td>ILOGIC0.Q1</td></tr>

<tr><td>CELL0.OUT1.TMIN</td><td>IDELAY0.CNTVALUEOUT1</td></tr>

<tr><td>CELL0.OUT2.TMIN</td><td>OLOGIC0.TFB_BUF</td></tr>

<tr><td>CELL0.OUT3.TMIN</td><td>ILOGIC0.Q6</td></tr>

<tr><td>CELL0.OUT5.TMIN</td><td>OLOGIC0.IOCLKGLITCH</td></tr>

<tr><td>CELL0.OUT7.TMIN</td><td>ILOGIC0.Q7</td></tr>

<tr><td>CELL0.OUT8.TMIN</td><td>ILOGIC0.Q8</td></tr>

<tr><td>CELL0.OUT9.TMIN</td><td>ILOGIC0.Q3</td></tr>

<tr><td>CELL0.OUT10.TMIN</td><td>ILOGIC0.Q4</td></tr>

<tr><td>CELL0.OUT11.TMIN</td><td>IDELAY0.CNTVALUEOUT4</td></tr>

<tr><td>CELL0.OUT14.TMIN</td><td>ILOGIC0.Q5</td></tr>

<tr><td>CELL0.OUT15.TMIN</td><td>IDELAY0.CNTVALUEOUT3</td></tr>

<tr><td>CELL0.OUT18.TMIN</td><td>ILOGIC0.O</td></tr>

<tr><td>CELL0.OUT19.TMIN</td><td>IDELAY0.CNTVALUEOUT2</td></tr>

<tr><td>CELL0.OUT20.TMIN</td><td>IDELAY0.CNTVALUEOUT0</td></tr>

<tr><td>CELL0.OUT23.TMIN</td><td>ILOGIC0.Q2</td></tr>

<tr><td>CELL0.TEST0</td><td>OLOGIC0.CLKDIV</td></tr>

<tr><td>CELL0.TEST2</td><td>OLOGIC0.CLK_MUX</td></tr>

<tr><td>CELL1.IMUX.CLK0</td><td>ILOGIC1.CLKDIV, ILOGIC1.CLKDIVP</td></tr>

<tr><td>CELL1.IMUX.CLK1</td><td>IDELAY1.C</td></tr>

<tr><td>CELL1.IMUX.CTRL0</td><td>OLOGIC1.SR</td></tr>

<tr><td>CELL1.IMUX.CTRL1</td><td>ILOGIC1.SR</td></tr>

<tr><td>CELL1.IMUX.BYP6.SITE</td><td>IDELAY1.CINVCTRL</td></tr>

<tr><td>CELL1.IMUX.BYP7.SITE</td><td>IDELAY1.IFDLY2</td></tr>

<tr><td>CELL1.IMUX.FAN1.SITE</td><td>IOB1.PU_INT_EN</td></tr>

<tr><td>CELL1.IMUX.FAN2.SITE</td><td>IOB1.PD_INT_EN</td></tr>

<tr><td>CELL1.IMUX.FAN3.SITE</td><td>IOB1.KEEPER_INT_EN</td></tr>

<tr><td>CELL1.IMUX.FAN4.SITE</td><td>IDELAY1.IFDLY0</td></tr>

<tr><td>CELL1.IMUX.FAN5.SITE</td><td>IDELAY1.IFDLY1</td></tr>

<tr><td>CELL1.IMUX.IMUX0</td><td>ILOGIC1.BITSLIP</td></tr>

<tr><td>CELL1.IMUX.IMUX1</td><td>OLOGIC1.TCE</td></tr>

<tr><td>CELL1.IMUX.IMUX4</td><td>ILOGIC1.DYNCLKDIVSEL</td></tr>

<tr><td>CELL1.IMUX.IMUX5</td><td>ILOGIC1.CE1</td></tr>

<tr><td>CELL1.IMUX.IMUX6</td><td>IOB1.INTERMDISABLE</td></tr>

<tr><td>CELL1.IMUX.IMUX7</td><td>OLOGIC1.T2</td></tr>

<tr><td>CELL1.IMUX.IMUX8</td><td>OLOGIC1.CLKDIV_CKINT</td></tr>

<tr><td>CELL1.IMUX.IMUX9</td><td>IOB1.IBUFDISABLE</td></tr>

<tr><td>CELL1.IMUX.IMUX10</td><td>ILOGIC1.DYNCLKDIVPSEL</td></tr>

<tr><td>CELL1.IMUX.IMUX12</td><td>IDELAY1.REGRST</td></tr>

<tr><td>CELL1.IMUX.IMUX13</td><td>OLOGIC1.T3</td></tr>

<tr><td>CELL1.IMUX.IMUX14</td><td>ILOGIC1.CE2</td></tr>

<tr><td>CELL1.IMUX.IMUX15</td><td>OLOGIC1.T1</td></tr>

<tr><td>CELL1.IMUX.IMUX20</td><td>ILOGIC1.CKINT0</td></tr>

<tr><td>CELL1.IMUX.IMUX21</td><td>OLOGIC1.T4</td></tr>

<tr><td>CELL1.IMUX.IMUX22</td><td>ILOGIC1.CKINT1</td></tr>

<tr><td>CELL1.IMUX.IMUX25</td><td>IDELAY1.DATAIN</td></tr>

<tr><td>CELL1.IMUX.IMUX26</td><td>IDELAY1.INC</td></tr>

<tr><td>CELL1.IMUX.IMUX29</td><td>OLOGIC1.OCE</td></tr>

<tr><td>CELL1.IMUX.IMUX30</td><td>IDELAY1.LD</td></tr>

<tr><td>CELL1.IMUX.IMUX31</td><td>OLOGIC1.CLK_CKINT</td></tr>

<tr><td>CELL1.IMUX.IMUX32</td><td>IDELAY1.CE</td></tr>

<tr><td>CELL1.IMUX.IMUX33</td><td>IDELAY1.LDPIPEEN</td></tr>

<tr><td>CELL1.IMUX.IMUX34</td><td>OLOGIC1.D1</td></tr>

<tr><td>CELL1.IMUX.IMUX35</td><td>IDELAY1.CNTVALUEIN2</td></tr>

<tr><td>CELL1.IMUX.IMUX36</td><td>IDELAY1.CNTVALUEIN1</td></tr>

<tr><td>CELL1.IMUX.IMUX37</td><td>ILOGIC1.DYNCLKSEL</td></tr>

<tr><td>CELL1.IMUX.IMUX38</td><td>IDELAY1.CNTVALUEIN3</td></tr>

<tr><td>CELL1.IMUX.IMUX39</td><td>IDELAY1.CNTVALUEIN4</td></tr>

<tr><td>CELL1.IMUX.IMUX40</td><td>OLOGIC1.D2</td></tr>

<tr><td>CELL1.IMUX.IMUX41</td><td>IDELAY1.CNTVALUEIN0</td></tr>

<tr><td>CELL1.IMUX.IMUX42</td><td>OLOGIC1.D4</td></tr>

<tr><td>CELL1.IMUX.IMUX43</td><td>OLOGIC1.D5</td></tr>

<tr><td>CELL1.IMUX.IMUX44</td><td>OLOGIC1.D3</td></tr>

<tr><td>CELL1.IMUX.IMUX45</td><td>OLOGIC1.D6</td></tr>

<tr><td>CELL1.IMUX.IMUX46</td><td>OLOGIC1.D7</td></tr>

<tr><td>CELL1.IMUX.IMUX47</td><td>OLOGIC1.D8</td></tr>

<tr><td>CELL1.OUT0.TMIN</td><td>ILOGIC1.Q1</td></tr>

<tr><td>CELL1.OUT1.TMIN</td><td>IDELAY1.CNTVALUEOUT1</td></tr>

<tr><td>CELL1.OUT2.TMIN</td><td>OLOGIC1.TFB_BUF</td></tr>

<tr><td>CELL1.OUT3.TMIN</td><td>ILOGIC1.Q6</td></tr>

<tr><td>CELL1.OUT5.TMIN</td><td>OLOGIC1.IOCLKGLITCH</td></tr>

<tr><td>CELL1.OUT7.TMIN</td><td>ILOGIC1.Q7</td></tr>

<tr><td>CELL1.OUT8.TMIN</td><td>ILOGIC1.Q8</td></tr>

<tr><td>CELL1.OUT9.TMIN</td><td>ILOGIC1.Q3</td></tr>

<tr><td>CELL1.OUT10.TMIN</td><td>ILOGIC1.Q4</td></tr>

<tr><td>CELL1.OUT11.TMIN</td><td>IDELAY1.CNTVALUEOUT4</td></tr>

<tr><td>CELL1.OUT14.TMIN</td><td>ILOGIC1.Q5</td></tr>

<tr><td>CELL1.OUT15.TMIN</td><td>IDELAY1.CNTVALUEOUT3</td></tr>

<tr><td>CELL1.OUT18.TMIN</td><td>ILOGIC1.O</td></tr>

<tr><td>CELL1.OUT19.TMIN</td><td>IDELAY1.CNTVALUEOUT2</td></tr>

<tr><td>CELL1.OUT20.TMIN</td><td>IDELAY1.CNTVALUEOUT0</td></tr>

<tr><td>CELL1.OUT23.TMIN</td><td>ILOGIC1.Q2</td></tr>

<tr><td>CELL1.TEST0</td><td>OLOGIC1.CLKDIV</td></tr>

<tr><td>CELL1.TEST2</td><td>OLOGIC1.CLK_MUX</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</a>
</td>
<td title="R0.F29.B62">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F30.B62">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B61">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</a>
</td>
<td>-</td>
<td title="R0.F31.B61">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B61">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B61">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:OMUX">IOB0:OMUX[1]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE[0]</a>
</td>
<td title="R0.F29.B60">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[2]</a>
</td>
<td title="R0.F30.B60">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[2]</a>
</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a>
</td>
<td title="R0.F32.B60">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B60">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:OUTPUT_MISC_B">IOB0:OUTPUT_MISC_B</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B59">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B59">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:OMUX">IOB0:OMUX[0]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B58">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B57">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B57">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B56">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a>
</td>
<td title="R0.F28.B56">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B55">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B55">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</a>
</td>
<td title="R0.F33.B55">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B54">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:SERDES">OLOGIC0:SERDES</a>
</td>
<td title="R0.F33.B54">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:ENABLE">IDELAY0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B53">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B53">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[0]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a>
</td>
<td title="R0.F29.B52">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F30.B52">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[8]</a>
</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT</a>
</td>
<td title="R0.F32.B52">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B51">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[9]</a>
</td>
<td title="R0.F29.B51">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a>
</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a>
</td>
<td title="R0.F31.B51">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B50">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[10]</a>
</td>
<td title="R0.F30.B50">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B49">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B49">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[4]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B48">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[4]</a>
</td>
<td title="R0.F30.B48">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[4]</a>
</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B47">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B47">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:INPUT_MISC">IOB0:INPUT_MISC</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B46">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[4]</a>
</td>
<td title="R0.F29.B46">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F30.B46">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B46">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B45">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F29.B45">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td title="R0.F31.B45">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td title="R0.F33.B45">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B44">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F30.B44">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B44">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B43">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B43">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B43">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE[4]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B42">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B41">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a>
</td>
<td title="R0.F30.B41">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:RANK3_USED">~OLOGIC0:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B39">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B39">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B39">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:INV.C">IDELAY0:INV.C</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B39">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B38">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[3]</a>
</td>
<td title="R0.F29.B38">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F30.B38">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R0.F32.B38">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:INTERMDISABLE_SEL">IOB0:INTERMDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B37">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[3]</a>
</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B37">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:DQS_BIAS">IOB0:DQS_BIAS</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B36">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B35">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[9]</a>
</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a>
</td>
<td title="R0.F31.B35">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:PULL">IOB0:PULL[2]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B34">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a>
</td>
<td title="R0.F29.B34">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[10]</a>
</td>
<td title="R0.F30.B34">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td title="R0.F32.B34">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:PULL">IOB0:PULL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[6]</a>
</td>
<td title="R0.F29.B33">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a>
</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</a>
</td>
<td title="R0.F31.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B33">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:PULL">IOB0:PULL[0]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B32">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[4]</a>
</td>
<td title="R0.F30.B32">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[4]</a>
</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[1]</a>
</td>
<td title="R0.F32.B32">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LOW_VOLTAGE">IOB0:LOW_VOLTAGE</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B31">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[7]</a>
</td>
<td title="R0.F29.B31">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.ZHOLD_FABRIC">ILOGIC0:INV.ZHOLD_FABRIC</a>
</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</a>
</td>
<td title="R0.F31.B31">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B31">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[6]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B30">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:I_ZHOLD">ILOGIC0:I_ZHOLD</a>
</td>
<td title="R0.F29.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F30.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[5]</a>
</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D1">OLOGIC0:INV.D1</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B29">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[0]</a>
</td>
<td>-</td>
<td title="R0.F30.B29">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[8]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B28">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td title="R0.F29.B28">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[1]</a>
</td>
<td>-</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[9]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B27">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B27">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[10]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B26">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[1]</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[11]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:SERDES">ILOGIC0:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B25">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:ZHOLD_ENABLE">ILOGIC0:ZHOLD_ENABLE</a>
</td>
<td title="R0.F30.B25">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D2">OLOGIC0:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS[12]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B24">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B24">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:LVDS_GROUP">IOB0:LVDS_GROUP</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B23">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:SLEW">IOB0:SLEW[9]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B22">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:SLEW">IOB0:SLEW[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D3">OLOGIC0:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B21">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:SLEW">IOB0:SLEW[7]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B20">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:SLEW">IOB0:SLEW[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B19">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B19">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:SLEW">IOB0:SLEW[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B18">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.D">~ILOGIC0:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B18">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:SLEW">IOB0:SLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td title="R0.F28.B17">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[1]</a>
</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F30.B17">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D4">OLOGIC0:INV.D4</a>
</td>
<td title="R0.F31.B17">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[1]</a>
</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:SLEW">IOB0:SLEW[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[1]</a>
</td>
<td title="R0.F28.B16">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[1]</a>
</td>
<td title="R0.F29.B16">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[0]</a>
</td>
<td title="R0.F30.B16">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[0]</a>
</td>
<td title="R0.F31.B16">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a>
</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:SLEW">IOB0:SLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B15">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[1]</a>
</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B15">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:SLEW">IOB0:SLEW[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B14">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[3]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B14">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D5">OLOGIC0:INV.D5</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:SLEW">~IOB0:SLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B13">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D6">OLOGIC0:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B13">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B11">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B11">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B10">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[2]</a>
</td>
<td title="R0.F28.B10">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B10">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:DRIVE">IOB0:DRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B9">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td title="R0.F28.B9">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[4]</a>
</td>
<td title="R0.F29.B9">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[0]</a>
</td>
<td title="R0.F30.B9">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D7">OLOGIC0:INV.D7</a>
</td>
<td title="R0.F31.B9">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B9">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:DRIVE">~IOB0:DRIVE[5]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B8">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a>
</td>
<td title="R0.F28.B8">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF_ZHOLD">ILOGIC0:IFF_ZHOLD</a>
</td>
<td title="R0.F29.B8">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[5]</a>
</td>
<td title="R0.F30.B8">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[5]</a>
</td>
<td title="R0.F31.B8">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B8">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:DRIVE">~IOB0:DRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B7">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.ZHOLD_IFF">ILOGIC0:INV.ZHOLD_IFF</a>
</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B7">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IN_TERM">IOB0:IN_TERM[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B6">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[6]</a>
</td>
<td title="R0.F30.B6">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[6]</a>
</td>
<td title="R0.F31.B6">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B6">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IN_TERM">IOB0:IN_TERM[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B5">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B5">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IN_TERM">IOB0:IN_TERM[2]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B4">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[1]</a>
</td>
<td title="R0.F29.B4">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[2]</a>
</td>
<td title="R0.F30.B4">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[2]</a>
</td>
<td title="R0.F31.B4">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B4">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:IN_TERM">IOB0:IN_TERM[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B3">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[0]</a>
</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="R0.F31.B3">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B3">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:DRIVE">IOB0:DRIVE[3]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[0]</a>
</td>
<td title="R0.F29.B2">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[3]</a>
</td>
<td title="R0.F30.B2">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[3]</a>
</td>
<td title="R0.F31.B2">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D8">OLOGIC0:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B2">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:DRIVE">~IOB0:DRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B1">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[1]</a>
</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[2]</a>
</td>
<td title="R0.F30.B1">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[1]</a>
</td>
<td title="R0.F31.B1">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:DRIVE">IOB0:DRIVE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B0">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HR_PAIR-IOB0:DRIVE">IOB0:DRIVE[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_PAIR rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B63">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:DYN_CLK_INV_EN">ILOGIC1:DYN_CLK_INV_EN</a>
</td>
<td title="R1.F30.B63">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B63">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:DRIVE">IOB1:DRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B62">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[0]</a>
</td>
<td title="R1.F29.B62">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[1]</a>
</td>
<td title="R1.F30.B62">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[1]</a>
</td>
<td title="R1.F31.B62">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B62">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:DRIVE">IOB1:DRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B61">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[3]</a>
</td>
<td title="R1.F29.B61">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[2]</a>
</td>
<td title="R1.F30.B61">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D8">OLOGIC1:INV.D8</a>
</td>
<td title="R1.F31.B61">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B61">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:DRIVE">~IOB1:DRIVE[2]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B60">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</a>
</td>
<td title="R1.F29.B60">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[0]</a>
</td>
<td title="R1.F30.B60">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[0]</a>
</td>
<td title="R1.F31.B60">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B60">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:DRIVE">IOB1:DRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B59">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[2]</a>
</td>
<td title="R1.F29.B59">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[1]</a>
</td>
<td title="R1.F30.B59">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[5]</a>
</td>
<td title="R1.F31.B59">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B59">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IN_TERM">IOB1:IN_TERM[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B58">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MISR_CLK_SELECT">OLOGIC1:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B58">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B58">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IN_TERM">IOB1:IN_TERM[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B57">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td title="R1.F28.B57">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[6]</a>
</td>
<td>-</td>
<td title="R1.F30.B57">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[3]</a>
</td>
<td title="R1.F31.B57">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B57">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IN_TERM">IOB1:IN_TERM[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B56">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.ZHOLD_IFF">ILOGIC1:INV.ZHOLD_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B56">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B56">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR">~IDELAY1:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B56">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IN_TERM">IOB1:IN_TERM[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B55">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.CLKDIV">ILOGIC1:INV.CLKDIV</a>
</td>
<td>-</td>
<td title="R1.F28.B55">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[5]</a>
</td>
<td title="R1.F29.B55">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF_ZHOLD">ILOGIC1:IFF_ZHOLD</a>
</td>
<td title="R1.F30.B55">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a>
</td>
<td title="R1.F31.B55">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F35.B55">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_TYPE">IDELAY1:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B55">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:DRIVE">~IOB1:DRIVE[4]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B54">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:DYN_CLKDIV_INV_EN">ILOGIC1:DYN_CLKDIV_INV_EN</a>
</td>
<td title="R1.F28.B54">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE">ILOGIC1:IFFDELAY_VALUE[0]</a>
</td>
<td title="R1.F29.B54">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF[4]</a>
</td>
<td title="R1.F30.B54">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB[4]</a>
</td>
<td title="R1.F31.B54">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D7">OLOGIC1:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B54">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:DRIVE">~IOB1:DRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B53">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B53">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE">ILOGIC1:IDELAY_VALUE[0]</a>
</td>
<td title="R1.F30.B53">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MISR_ENABLE_FDBK">OLOGIC1:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B53">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:DRIVE">IOB1:DRIVE[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B52">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:DYN_CLKDIVP_INV_EN">ILOGIC1:DYN_CLKDIVP_INV_EN</a>
</td>
<td title="R1.F28.B52">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B52">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B52">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B52">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B51">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F30.B51">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B51">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B50">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.CLKDIVP">ILOGIC1:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B50">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D6">OLOGIC1:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B50">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR">~IDELAY1:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B50">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B49">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B49">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="R1.F30.B49">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D5">OLOGIC1:INV.D5</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B49">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX[3]</a>
</td>
<td>-</td>
<td title="R1.F35.B49">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_TYPE">IDELAY1:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B49">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:SLEW">~IOB1:SLEW[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B48">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[0]</a>
</td>
<td title="R1.F28.B48">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE">ILOGIC1:IFFDELAY_VALUE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B48">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MISR_CLK_SELECT">OLOGIC1:MISR_CLK_SELECT[0]</a>
</td>
<td title="R1.F32.B48">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B48">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:SLEW">IOB1:SLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B47">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td title="R1.F28.B47">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[0]</a>
</td>
<td title="R1.F29.B47">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE">ILOGIC1:IDELAY_VALUE[1]</a>
</td>
<td title="R1.F30.B47">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MISR_ENABLE">OLOGIC1:MISR_ENABLE</a>
</td>
<td title="R1.F31.B47">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[0]</a>
</td>
<td>-</td>
<td title="R1.F33.B47">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B47">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:SLEW">IOB1:SLEW[2]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B46">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[2]</a>
</td>
<td title="R1.F28.B46">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX[0]</a>
</td>
<td title="R1.F29.B46">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[1]</a>
</td>
<td title="R1.F30.B46">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[1]</a>
</td>
<td title="R1.F31.B46">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D4">OLOGIC1:INV.D4</a>
</td>
<td title="R1.F32.B46">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX[4]</a>
</td>
<td>-</td>
<td title="R1.F34.B46">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B46">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:SLEW">IOB1:SLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B45">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B45">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.D">~ILOGIC1:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B45">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:HIGH_PERFORMANCE_MODE">IDELAY1:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B45">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:SLEW">IOB1:SLEW[4]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B44">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B44">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R1.F34.B44">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR">~IDELAY1:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B44">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:SLEW">IOB1:SLEW[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B43">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B43">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B43">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:SLEW">IOB1:SLEW[6]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B42">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B42">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D3">OLOGIC1:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B42">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:PIPE_SEL">IDELAY1:PIPE_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B42">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:SLEW">IOB1:SLEW[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B41">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE">ILOGIC1:IFFDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B41">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:SLEW">IOB1:SLEW[8]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B40">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE">ILOGIC1:IDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B40">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:SLEW">IOB1:SLEW[9]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B39">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B39">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS_GROUP">IOB1:LVDS_GROUP</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B38">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:SERDES">ILOGIC1:SERDES</a>
</td>
<td title="R1.F28.B38">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:ZHOLD_ENABLE">ILOGIC1:ZHOLD_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B38">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D2">OLOGIC1:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B38">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B38">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[12]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B37">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B37">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</a>
</td>
<td title="R1.F30.B37">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B37">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B36">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:RANK23_DLY">ILOGIC1:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B36">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B36">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR">~IDELAY1:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B36">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[10]</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B35">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td title="R1.F28.B35">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKDIVP">ILOGIC1:MUX.CLKDIVP[1]</a>
</td>
<td>-</td>
<td title="R1.F30.B35">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B35">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[9]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B34">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td title="R1.F29.B34">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKDIVP">ILOGIC1:MUX.CLKDIVP[0]</a>
</td>
<td>-</td>
<td title="R1.F31.B34">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B34">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[5]</a>
</td>
<td title="R1.F29.B33">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:I_ZHOLD">ILOGIC1:I_ZHOLD</a>
</td>
<td title="R1.F30.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D1">OLOGIC1:INV.D1</a>
</td>
<td title="R1.F31.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R1.F33.B33">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B33">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[7]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B32">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.ZHOLD_FABRIC">ILOGIC1:INV.ZHOLD_FABRIC</a>
</td>
<td title="R1.F29.B32">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[7]</a>
</td>
<td title="R1.F30.B32">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[7]</a>
</td>
<td title="R1.F31.B32">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:SELFHEAL">OLOGIC1:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B32">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B32">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B31">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="R1.F30.B31">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[1]</a>
</td>
<td title="R1.F31.B31">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[4]</a>
</td>
<td>-</td>
<td title="R1.F33.B31">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B31">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LOW_VOLTAGE">IOB1:LOW_VOLTAGE</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B30">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF4_INIT">~ILOGIC1:IFF4_INIT</a>
</td>
<td title="R1.F29.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[6]</a>
</td>
<td title="R1.F30.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[6]</a>
</td>
<td title="R1.F31.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.CLKDIVF">OLOGIC1:INV.CLKDIVF</a>
</td>
<td title="R1.F32.B30">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R1.F34.B30">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR">~IDELAY1:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B30">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:PULL">IOB1:PULL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B29">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[10]</a>
</td>
<td title="R1.F29.B29">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF4_SRVAL">~ILOGIC1:IFF4_SRVAL</a>
</td>
<td>-</td>
<td title="R1.F31.B29">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td title="R1.F33.B29">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B29">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:PULL">IOB1:PULL[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B28">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[9]</a>
</td>
<td title="R1.F30.B28">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[9]</a>
</td>
<td title="R1.F31.B28">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.CLK2">~OLOGIC1:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B28">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:PULL">IOB1:PULL[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B27">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B27">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:PULL_DYNAMIC">IOB1:PULL_DYNAMIC</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B26">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE">ILOGIC1:IFFDELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B26">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.CLK1">~OLOGIC1:INV.CLK1</a>
</td>
<td title="R1.F32.B26">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B26">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:DQS_BIAS">IOB1:DQS_BIAS</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B25">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[8]</a>
</td>
<td title="R1.F29.B25">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE">ILOGIC1:IDELAY_VALUE[3]</a>
</td>
<td>-</td>
<td title="R1.F31.B25">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R1.F33.B25">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R1.F35.B25">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:CINVCTRL_SEL">IDELAY1:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B25">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:INTERMDISABLE_SEL">IOB1:INTERMDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B24">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[3]</a>
</td>
<td title="R1.F30.B24">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F34.B24">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:INV.C">IDELAY1:INV.C</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B24">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</a>
</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B23">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B22">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF3_INIT">~ILOGIC1:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B22">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:RANK3_USED">~OLOGIC1:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B22">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B21">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF3_SRVAL">~ILOGIC1:IFF3_SRVAL</a>
</td>
<td title="R1.F30.B21">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.CLKDIV">OLOGIC1:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B21">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B20">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[2]</a>
</td>
<td title="R1.F30.B20">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R1.F32.B20">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TBYTE_SRC">OLOGIC1:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B20">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B19">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B19">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R1.F33.B19">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B19">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B18">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE">ILOGIC1:IFFDELAY_VALUE[4]</a>
</td>
<td title="R1.F29.B18">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[1]</a>
</td>
<td title="R1.F30.B18">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td title="R1.F32.B18">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TFF_SRVAL">~OLOGIC1:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B18">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IBUFDISABLE_SEL">IOB1:IBUFDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B17">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[5]</a>
</td>
<td title="R1.F29.B17">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE">ILOGIC1:IDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td title="R1.F31.B17">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R1.F33.B17">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TFF_SRVAL">~OLOGIC1:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R1.F35.B17">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:INV.DATAIN">IDELAY1:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B17">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B16">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:NUM_CE">ILOGIC1:NUM_CE[0]</a>
</td>
<td>-</td>
<td title="R1.F29.B16">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[7]</a>
</td>
<td title="R1.F30.B16">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="R1.F32.B16">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TBYTE_CTL">OLOGIC1:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B16">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:INPUT_MISC">IOB1:INPUT_MISC</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B15">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="R1.F30.B15">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.T4">~OLOGIC1:INV.T4</a>
</td>
<td title="R1.F31.B15">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B15">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[5]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B14">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[6]</a>
</td>
<td title="R1.F30.B14">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B14">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B13">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[10]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F31.B13">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B13">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[3]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B12">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF2_INIT">~ILOGIC1:IFF2_INIT</a>
</td>
<td title="R1.F29.B12">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[9]</a>
</td>
<td title="R1.F30.B12">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[9]</a>
</td>
<td title="R1.F31.B12">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.T3">~OLOGIC1:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B12">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B11">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[8]</a>
</td>
<td title="R1.F29.B11">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF2_SRVAL">~ILOGIC1:IFF2_SRVAL</a>
</td>
<td title="R1.F30.B11">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT</a>
</td>
<td title="R1.F31.B11">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R1.F33.B11">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TFF_SRVAL">~OLOGIC1:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B11">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[1]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B10">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[3]</a>
</td>
<td title="R1.F30.B10">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B10">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B9">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:ENABLE">IDELAY1:ENABLE</a>
</td>
<td title="R1.F33.B9">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:SERDES">OLOGIC1:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B8">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF1_INIT">~ILOGIC1:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B8">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</a>
</td>
<td title="R1.F33.B8">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:INV.IDATAIN">IDELAY1:INV.IDATAIN</a>
</td>
<td title="R1.F34.B8">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:DELAY_SRC">IDELAY1:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F26.B7">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF_LATCH">~ILOGIC1:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="R1.F29.B7">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF1_SRVAL">~ILOGIC1:IFF1_SRVAL</a>
</td>
<td title="R1.F30.B7">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.T2">~OLOGIC1:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F35.B7">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:DELAY_SRC">IDELAY1:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F27.B6">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B6">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX[2]</a>
</td>
<td>-</td>
<td title="R1.F34.B6">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:DELAY_SRC">IDELAY1:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F33.B5">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX[1]</a>
</td>
<td>-</td>
<td title="R1.F35.B5">
<a href="#tile-virtex7-IO_HR_PAIR-IDELAY1:DELAY_SRC">IDELAY1:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F32.B4">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B3">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[2]</a>
</td>
<td title="R1.F29.B3">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:SRTYPE">ILOGIC1:SRTYPE[0]</a>
</td>
<td title="R1.F30.B3">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.T1">~OLOGIC1:INV.T1</a>
</td>
<td title="R1.F31.B3">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R1.F33.B3">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B3">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:OUTPUT_MISC_B">IOB1:OUTPUT_MISC_B</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B2">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:D_EMU2">ILOGIC1:D_EMU2</a>
</td>
<td title="R1.F29.B2">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[0]</a>
</td>
<td title="R1.F30.B2">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R1.F32.B2">
<a href="#tile-virtex7-IO_HR_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B1">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[1]</a>
</td>
<td title="R1.F29.B1">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:D_EMU1">ILOGIC1:D_EMU1</a>
</td>
<td>-</td>
<td title="R1.F31.B1">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F39.B1">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F28.B0">
<a href="#tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F38.B0">
<a href="#tile-virtex7-IO_HR_PAIR-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</th>
<th>0.F34.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:ENABLE">IDELAY0:ENABLE</th>
<th>0.F33.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</th>
<th>0.F33.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:INV.C">IDELAY0:INV.C</th>
<th>0.F35.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</th>
<th>0.F34.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</th>
<th>0.F32.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</th>
<th>0.F35.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:CINVCTRL_SEL">IDELAY1:CINVCTRL_SEL</th>
<th>1.F35.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:ENABLE">IDELAY1:ENABLE</th>
<th>1.F32.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:HIGH_PERFORMANCE_MODE">IDELAY1:HIGH_PERFORMANCE_MODE</th>
<th>1.F32.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:INV.C">IDELAY1:INV.C</th>
<th>1.F34.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:INV.DATAIN">IDELAY1:INV.DATAIN</th>
<th>1.F35.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:INV.IDATAIN">IDELAY1:INV.IDATAIN</th>
<th>1.F33.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:PIPE_SEL">IDELAY1:PIPE_SEL</th>
<th>1.F34.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.F27.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</th>
<th>0.F26.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</th>
<th>0.F29.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</th>
<th>0.F26.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF_ZHOLD">ILOGIC0:IFF_ZHOLD</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</th>
<th>0.F27.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</th>
<th>0.F26.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</th>
<th>0.F29.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.ZHOLD_FABRIC">ILOGIC0:INV.ZHOLD_FABRIC</th>
<th>0.F29.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.ZHOLD_IFF">ILOGIC0:INV.ZHOLD_IFF</th>
<th>0.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.F28.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</th>
<th>0.F28.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:I_ZHOLD">ILOGIC0:I_ZHOLD</th>
<th>0.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</th>
<th>0.F26.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:SERDES">ILOGIC0:SERDES</th>
<th>0.F26.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:ZHOLD_ENABLE">ILOGIC0:ZHOLD_ENABLE</th>
<th>0.F29.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</th>
<th>1.F26.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:DYN_CLKDIVP_INV_EN">ILOGIC1:DYN_CLKDIVP_INV_EN</th>
<th>1.F27.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:DYN_CLKDIV_INV_EN">ILOGIC1:DYN_CLKDIV_INV_EN</th>
<th>1.F27.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:DYN_CLK_INV_EN">ILOGIC1:DYN_CLK_INV_EN</th>
<th>1.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:D_EMU1">ILOGIC1:D_EMU1</th>
<th>1.F29.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:D_EMU2">ILOGIC1:D_EMU2</th>
<th>1.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</th>
<th>1.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</th>
<th>1.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</th>
<th>1.F29.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF_ZHOLD">ILOGIC1:IFF_ZHOLD</th>
<th>1.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.CLKDIV">ILOGIC1:INV.CLKDIV</th>
<th>1.F26.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.CLKDIVP">ILOGIC1:INV.CLKDIVP</th>
<th>1.F27.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</th>
<th>1.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</th>
<th>1.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.ZHOLD_FABRIC">ILOGIC1:INV.ZHOLD_FABRIC</th>
<th>1.F28.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.ZHOLD_IFF">ILOGIC1:INV.ZHOLD_IFF</th>
<th>1.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</th>
<th>1.F29.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</th>
<th>1.F29.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:I_ZHOLD">ILOGIC1:I_ZHOLD</th>
<th>1.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:RANK23_DLY">ILOGIC1:RANK23_DLY</th>
<th>1.F27.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:SERDES">ILOGIC1:SERDES</th>
<th>1.F27.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:ZHOLD_ENABLE">ILOGIC1:ZHOLD_ENABLE</th>
<th>1.F28.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:DQS_BIAS">IOB0:DQS_BIAS</th>
<th>0.F39.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:INPUT_MISC">IOB0:INPUT_MISC</th>
<th>0.F39.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:LOW_VOLTAGE">IOB0:LOW_VOLTAGE</th>
<th>0.F38.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:LVDS_GROUP">IOB0:LVDS_GROUP</th>
<th>0.F38.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:OUTPUT_MISC_B">IOB0:OUTPUT_MISC_B</th>
<th>0.F38.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</th>
<th>0.F38.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</th>
<th>0.F39.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:DQS_BIAS">IOB1:DQS_BIAS</th>
<th>1.F38.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:INPUT_MISC">IOB1:INPUT_MISC</th>
<th>1.F38.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:LOW_VOLTAGE">IOB1:LOW_VOLTAGE</th>
<th>1.F39.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:LVDS_GROUP">IOB1:LVDS_GROUP</th>
<th>1.F39.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:OUTPUT_MISC_B">IOB1:OUTPUT_MISC_B</th>
<th>1.F39.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:PULL_DYNAMIC">IOB1:PULL_DYNAMIC</th>
<th>1.F39.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</th>
<th>1.F38.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D1">OLOGIC0:INV.D1</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D2">OLOGIC0:INV.D2</th>
<th>0.F30.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D3">OLOGIC0:INV.D3</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D4">OLOGIC0:INV.D4</th>
<th>0.F30.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D5">OLOGIC0:INV.D5</th>
<th>0.F31.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D6">OLOGIC0:INV.D6</th>
<th>0.F30.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D7">OLOGIC0:INV.D7</th>
<th>0.F30.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.D8">OLOGIC0:INV.D8</th>
<th>0.F31.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</th>
<th>0.F31.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</th>
<th>0.F31.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</th>
<th>0.F31.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</th>
<th>0.F33.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</th>
<th>0.F30.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:SERDES">OLOGIC0:SERDES</th>
<th>0.F32.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</th>
<th>0.F33.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</th>
<th>0.F33.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.F33.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</th>
<th>0.F32.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.CLKDIV">OLOGIC1:INV.CLKDIV</th>
<th>1.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.CLKDIVF">OLOGIC1:INV.CLKDIVF</th>
<th>1.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D1">OLOGIC1:INV.D1</th>
<th>1.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D2">OLOGIC1:INV.D2</th>
<th>1.F31.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D3">OLOGIC1:INV.D3</th>
<th>1.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D4">OLOGIC1:INV.D4</th>
<th>1.F31.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D5">OLOGIC1:INV.D5</th>
<th>1.F30.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D6">OLOGIC1:INV.D6</th>
<th>1.F31.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D7">OLOGIC1:INV.D7</th>
<th>1.F31.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.D8">OLOGIC1:INV.D8</th>
<th>1.F30.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:MISR_ENABLE">OLOGIC1:MISR_ENABLE</th>
<th>1.F30.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:MISR_ENABLE_FDBK">OLOGIC1:MISR_ENABLE_FDBK</th>
<th>1.F30.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</th>
<th>1.F30.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</th>
<th>1.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</th>
<th>1.F32.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:SELFHEAL">OLOGIC1:SELFHEAL</th>
<th>1.F31.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:SERDES">OLOGIC1:SERDES</th>
<th>1.F33.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:TBYTE_CTL">OLOGIC1:TBYTE_CTL</th>
<th>1.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:TBYTE_SRC">OLOGIC1:TBYTE_SRC</th>
<th>1.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</th>
<th>1.F32.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</th>
<th>1.F33.B25</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC</th>
<th>0.F35.B57</th>
<th>0.F34.B56</th>
<th>0.F34.B58</th>
<th>0.F35.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:DELAY_SRC">IDELAY1:DELAY_SRC</th>
<th>1.F34.B6</th>
<th>1.F35.B7</th>
<th>1.F35.B5</th>
<th>1.F34.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE</th>
<th>0.F34.B14</th>
<th>0.F34.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_TYPE">IDELAY1:IDELAY_TYPE</th>
<th>1.F35.B49</th>
<th>1.F35.B55</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR">IDELAY0:IDELAY_VALUE_CUR</th>
<th>0.F35.B33</th>
<th>0.F35.B27</th>
<th>0.F35.B19</th>
<th>0.F35.B13</th>
<th>0.F35.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR">IDELAY1:IDELAY_VALUE_CUR</th>
<th>1.F34.B30</th>
<th>1.F34.B36</th>
<th>1.F34.B44</th>
<th>1.F34.B50</th>
<th>1.F34.B56</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT</th>
<th>0.F35.B31</th>
<th>0.F35.B25</th>
<th>0.F35.B17</th>
<th>0.F35.B11</th>
<th>0.F35.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT">IDELAY1:IDELAY_VALUE_INIT</th>
<th>1.F34.B32</th>
<th>1.F34.B38</th>
<th>1.F34.B46</th>
<th>1.F34.B52</th>
<th>1.F34.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE</th>
<th>0.F28.B46</th>
<th>0.F28.B38</th>
<th>0.F29.B23</th>
<th>0.F28.B16</th>
<th>0.F28.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE</th>
<th>0.F29.B45</th>
<th>0.F29.B37</th>
<th>0.F28.B22</th>
<th>0.F29.B15</th>
<th>0.F29.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE">ILOGIC1:IDELAY_VALUE</th>
<th>1.F29.B17</th>
<th>1.F29.B25</th>
<th>1.F28.B40</th>
<th>1.F29.B47</th>
<th>1.F29.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE">ILOGIC1:IFFDELAY_VALUE</th>
<th>1.F28.B18</th>
<th>1.F28.B26</th>
<th>1.F29.B41</th>
<th>1.F28.B48</th>
<th>1.F28.B54</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</th>
<th>0.F26.B19</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE</th>
<th>1.F27.B44</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH</th>
<th>0.F27.B18</th>
<th>0.F26.B17</th>
<th>0.F27.B16</th>
<th>0.F26.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH</th>
<th>1.F26.B45</th>
<th>1.F27.B46</th>
<th>1.F26.B47</th>
<th>1.F27.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE</th>
<th>0.F27.B28</th>
<th>0.F26.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE</th>
<th>1.F26.B35</th>
<th>1.F27.B34</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF1_INIT">ILOGIC0:IFF1_INIT</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF1_SRVAL">ILOGIC0:IFF1_SRVAL</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF2_INIT">ILOGIC0:IFF2_INIT</th>
<th>0.F29.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF2_SRVAL">ILOGIC0:IFF2_SRVAL</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF3_INIT">ILOGIC0:IFF3_INIT</th>
<th>0.F29.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF3_SRVAL">ILOGIC0:IFF3_SRVAL</th>
<th>0.F28.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF4_INIT">ILOGIC0:IFF4_INIT</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF4_SRVAL">ILOGIC0:IFF4_SRVAL</th>
<th>0.F28.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.F27.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.D">ILOGIC0:INV.D</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF1_INIT">ILOGIC1:IFF1_INIT</th>
<th>1.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF1_SRVAL">ILOGIC1:IFF1_SRVAL</th>
<th>1.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF2_INIT">ILOGIC1:IFF2_INIT</th>
<th>1.F28.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF2_SRVAL">ILOGIC1:IFF2_SRVAL</th>
<th>1.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF3_INIT">ILOGIC1:IFF3_INIT</th>
<th>1.F28.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF3_SRVAL">ILOGIC1:IFF3_SRVAL</th>
<th>1.F29.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF4_INIT">ILOGIC1:IFF4_INIT</th>
<th>1.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF4_SRVAL">ILOGIC1:IFF4_SRVAL</th>
<th>1.F29.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</th>
<th>1.F26.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.D">ILOGIC1:INV.D</th>
<th>1.F29.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.CLK1">OLOGIC0:INV.CLK1</th>
<th>0.F30.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.CLK2">OLOGIC0:INV.CLK2</th>
<th>0.F30.B35</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.T1">OLOGIC0:INV.T1</th>
<th>0.F31.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.T2">OLOGIC0:INV.T2</th>
<th>0.F31.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.T3">OLOGIC0:INV.T3</th>
<th>0.F30.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:INV.T4">OLOGIC0:INV.T4</th>
<th>0.F31.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:RANK3_USED">OLOGIC0:RANK3_USED</th>
<th>0.F30.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.F31.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.CLK1">OLOGIC1:INV.CLK1</th>
<th>1.F31.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.CLK2">OLOGIC1:INV.CLK2</th>
<th>1.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.T1">OLOGIC1:INV.T1</th>
<th>1.F30.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.T2">OLOGIC1:INV.T2</th>
<th>1.F30.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.T3">OLOGIC1:INV.T3</th>
<th>1.F31.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:INV.T4">OLOGIC1:INV.T4</th>
<th>1.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</th>
<th>1.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:RANK3_USED">OLOGIC1:RANK3_USED</th>
<th>1.F31.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</th>
<th>1.F30.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</th>
<th>0.F27.B12</th>
<th>0.F27.B14</th>
<th>0.F27.B10</th>
<th>0.F27.B26</th>
<th>0.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE</th>
<th>1.F26.B51</th>
<th>1.F26.B49</th>
<th>1.F26.B53</th>
<th>1.F26.B37</th>
<th>1.F26.B57</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:INV.CLK">ILOGIC0:INV.CLK</th>
<th>0.F29.B1</th>
<th>0.F28.B4</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:INV.CLK">ILOGIC1:INV.CLK</th>
<th>1.F29.B61</th>
<th>1.F29.B59</th>
<th>1.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.F33.B19</th>
<th>0.F32.B32</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</th>
<th>0.F33.B45</th>
<th>0.F32.B52</th>
<th>0.F32.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</th>
<th>1.F33.B43</th>
<th>1.F33.B31</th>
<th>1.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:TFF_SRVAL">OLOGIC1:TFF_SRVAL</th>
<th>1.F33.B17</th>
<th>1.F33.B11</th>
<th>1.F32.B18</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.F29.B50</th>
<th>0.F28.B51</th>
<th>0.F29.B52</th>
<th>0.F28.B47</th>
<th>0.F28.B49</th>
<th>0.F29.B46</th>
<th>0.F29.B48</th>
<th>0.F28.B53</th>
<th>0.F29.B60</th>
<th>0.F29.B62</th>
<th>0.F28.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB</th>
<th>0.F30.B50</th>
<th>0.F31.B51</th>
<th>0.F30.B52</th>
<th>0.F31.B47</th>
<th>0.F31.B49</th>
<th>0.F30.B46</th>
<th>0.F30.B48</th>
<th>0.F31.B53</th>
<th>0.F30.B60</th>
<th>0.F30.B62</th>
<th>0.F31.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK</th>
<th>1.F28.B13</th>
<th>1.F29.B12</th>
<th>1.F28.B11</th>
<th>1.F29.B16</th>
<th>1.F29.B14</th>
<th>1.F28.B17</th>
<th>1.F28.B15</th>
<th>1.F29.B10</th>
<th>1.F28.B3</th>
<th>1.F28.B1</th>
<th>1.F29.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB</th>
<th>1.F31.B13</th>
<th>1.F30.B12</th>
<th>1.F31.B11</th>
<th>1.F30.B16</th>
<th>1.F30.B14</th>
<th>1.F31.B17</th>
<th>1.F31.B15</th>
<th>1.F30.B10</th>
<th>1.F31.B3</th>
<th>1.F31.B1</th>
<th>1.F30.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_ICLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP</th>
<th>0.F29.B28</th>
<th>0.F28.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:MUX.CLKDIVP">ILOGIC1:MUX.CLKDIVP</th>
<th>1.F28.B35</th>
<th>1.F29.B34</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIV</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</th>
<th>0.F26.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:NUM_CE">ILOGIC1:NUM_CE</th>
<th>1.F27.B16</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</th>
<th>0.F26.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE</th>
<th>1.F27.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</th>
<th>0.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE</th>
<th>1.F33.B19</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE</th>
<th>0.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:SRTYPE">ILOGIC1:SRTYPE</th>
<th>1.F29.B3</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.F29.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</th>
<th>1.F28.B46</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:DRIVE">IOB0:DRIVE</th>
<th>0.F38.B10</th>
<th>0.F39.B9</th>
<th>0.F38.B8</th>
<th>0.F39.B3</th>
<th>0.F38.B2</th>
<th>0.F39.B1</th>
<th>0.F38.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:DRIVE">IOB1:DRIVE</th>
<th>1.F39.B53</th>
<th>1.F38.B54</th>
<th>1.F39.B55</th>
<th>1.F38.B60</th>
<th>1.F39.B61</th>
<th>1.F38.B62</th>
<th>1.F39.B63</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL</th>
<th>0.F39.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:INTERMDISABLE_SEL">IOB0:INTERMDISABLE_SEL</th>
<th>0.F38.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:IBUFDISABLE_SEL">IOB1:IBUFDISABLE_SEL</th>
<th>1.F38.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:INTERMDISABLE_SEL">IOB1:INTERMDISABLE_SEL</th>
<th>1.F39.B25</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:IBUF_MODE">IOB0:IBUF_MODE</th>
<th>0.F38.B44</th>
<th>0.F39.B43</th>
<th>0.F38.B46</th>
<th>0.F38.B42</th>
<th>0.F39.B41</th>
<th>0.F38.B40</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:IBUF_MODE">IOB1:IBUF_MODE</th>
<th>1.F39.B19</th>
<th>1.F38.B20</th>
<th>1.F39.B17</th>
<th>1.F39.B21</th>
<th>1.F38.B22</th>
<th>1.F39.B23</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TMDS_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DIFF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS_LV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS_HV</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TMDS_HP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DIFF_HP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:IN_TERM">IOB0:IN_TERM</th>
<th>0.F38.B6</th>
<th>0.F39.B5</th>
<th>0.F39.B7</th>
<th>0.F38.B4</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:IN_TERM">IOB1:IN_TERM</th>
<th>1.F39.B57</th>
<th>1.F38.B58</th>
<th>1.F39.B59</th>
<th>1.F38.B56</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_60</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:LVDS">IOB0:LVDS</th>
<th>0.F39.B25</th>
<th>0.F38.B26</th>
<th>0.F39.B27</th>
<th>0.F38.B28</th>
<th>0.F39.B29</th>
<th>0.F38.B30</th>
<th>0.F39.B31</th>
<th>0.F38.B48</th>
<th>0.F39.B49</th>
<th>0.F38.B50</th>
<th>0.F39.B51</th>
<th>0.F38.B52</th>
<th>0.F39.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:LVDS">IOB1:LVDS</th>
<th>1.F38.B38</th>
<th>1.F39.B37</th>
<th>1.F38.B36</th>
<th>1.F39.B35</th>
<th>1.F38.B34</th>
<th>1.F39.B33</th>
<th>1.F38.B32</th>
<th>1.F39.B15</th>
<th>1.F38.B14</th>
<th>1.F39.B13</th>
<th>1.F38.B12</th>
<th>1.F39.B11</th>
<th>1.F38.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:OMUX">IOB0:OMUX</th>
<th>0.F39.B61</th>
<th>0.F39.B59</th>
</tr>

</thead>

<tbody>
<tr><td>O</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OTHER_O_INV</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</th>
<th>0.F39.B63</th>
<th>0.F38.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE</th>
<th>1.F38.B0</th>
<th>1.F39.B1</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</th>
<th>0.F39.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</th>
<th>1.F38.B50</th>
<th>1.F39.B51</th>
<th>1.F38.B52</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:PULL">IOB0:PULL</th>
<th>0.F39.B35</th>
<th>0.F38.B34</th>
<th>0.F39.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:PULL">IOB1:PULL</th>
<th>1.F38.B28</th>
<th>1.F39.B29</th>
<th>1.F38.B30</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-IOB0:SLEW">IOB0:SLEW</th>
<th>0.F39.B23</th>
<th>0.F38.B22</th>
<th>0.F39.B21</th>
<th>0.F38.B20</th>
<th>0.F39.B19</th>
<th>0.F38.B18</th>
<th>0.F39.B17</th>
<th>0.F38.B16</th>
<th>0.F39.B15</th>
<th>0.F38.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-IOB1:SLEW">IOB1:SLEW</th>
<th>1.F38.B40</th>
<th>1.F39.B41</th>
<th>1.F38.B42</th>
<th>1.F39.B43</th>
<th>1.F38.B44</th>
<th>1.F39.B45</th>
<th>1.F38.B46</th>
<th>1.F39.B47</th>
<th>1.F38.B48</th>
<th>1.F39.B49</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO</th>
<th>0.F30.B27</th>
<th>0.F30.B29</th>
<th>0.F31.B32</th>
<th>0.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO</th>
<th>1.F31.B36</th>
<th>1.F31.B34</th>
<th>1.F30.B31</th>
<th>1.F30.B35</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH</th>
<th>0.F31.B26</th>
<th>0.F31.B12</th>
<th>0.F30.B11</th>
<th>0.F31.B4</th>
<th>0.F30.B7</th>
<th>0.F31.B6</th>
<th>0.F30.B3</th>
<th>0.F30.B1</th>
<th>0.F31.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH</th>
<th>1.F30.B37</th>
<th>1.F30.B51</th>
<th>1.F31.B52</th>
<th>1.F30.B59</th>
<th>1.F31.B56</th>
<th>1.F30.B57</th>
<th>1.F31.B60</th>
<th>1.F31.B62</th>
<th>1.F30.B63</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT</th>
<th>0.F30.B5</th>
<th>0.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:MISR_CLK_SELECT">OLOGIC1:MISR_CLK_SELECT</th>
<th>1.F31.B58</th>
<th>1.F31.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.F29.B34</th>
<th>0.F28.B35</th>
<th>0.F29.B38</th>
<th>0.F28.B31</th>
<th>0.F28.B33</th>
<th>0.F29.B30</th>
<th>0.F29.B32</th>
<th>0.F28.B39</th>
<th>0.F28.B43</th>
<th>0.F28.B45</th>
<th>0.F29.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB</th>
<th>0.F30.B34</th>
<th>0.F31.B35</th>
<th>0.F30.B38</th>
<th>0.F31.B31</th>
<th>0.F31.B33</th>
<th>0.F30.B30</th>
<th>0.F30.B32</th>
<th>0.F31.B39</th>
<th>0.F31.B43</th>
<th>0.F31.B45</th>
<th>0.F30.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK</th>
<th>1.F28.B29</th>
<th>1.F29.B28</th>
<th>1.F28.B25</th>
<th>1.F29.B32</th>
<th>1.F29.B30</th>
<th>1.F28.B33</th>
<th>1.F28.B31</th>
<th>1.F29.B24</th>
<th>1.F29.B20</th>
<th>1.F29.B18</th>
<th>1.F28.B19</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB</th>
<th>1.F31.B29</th>
<th>1.F30.B28</th>
<th>1.F31.B25</th>
<th>1.F30.B32</th>
<th>1.F30.B30</th>
<th>1.F31.B33</th>
<th>1.F31.B31</th>
<th>1.F30.B24</th>
<th>1.F30.B20</th>
<th>1.F30.B18</th>
<th>1.F31.B19</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV</th>
<th>0.F28.B17</th>
<th>0.F29.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV</th>
<th>1.F29.B46</th>
<th>1.F28.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVF</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB</th>
<th>0.F31.B17</th>
<th>0.F30.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB</th>
<th>1.F30.B46</th>
<th>1.F31.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVFB</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF</th>
<th>0.F29.B6</th>
<th>0.F29.B8</th>
<th>0.F28.B9</th>
<th>0.F29.B2</th>
<th>0.F29.B4</th>
<th>0.F28.B1</th>
<th>0.F28.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB</th>
<th>0.F30.B6</th>
<th>0.F30.B8</th>
<th>0.F31.B9</th>
<th>0.F30.B2</th>
<th>0.F30.B4</th>
<th>0.F31.B1</th>
<th>0.F31.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF">OLOGIC1:MUX.CLKDIVF</th>
<th>1.F28.B57</th>
<th>1.F28.B55</th>
<th>1.F29.B54</th>
<th>1.F28.B61</th>
<th>1.F28.B59</th>
<th>1.F29.B62</th>
<th>1.F29.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB">OLOGIC1:MUX.CLKDIVFB</th>
<th>1.F31.B57</th>
<th>1.F31.B55</th>
<th>1.F30.B54</th>
<th>1.F31.B61</th>
<th>1.F31.B59</th>
<th>1.F30.B62</th>
<th>1.F30.B60</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.F33.B17</th>
<th>0.F32.B14</th>
<th>0.F32.B36</th>
<th>0.F32.B34</th>
<th>0.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:OMUX">OLOGIC1:OMUX</th>
<th>1.F32.B46</th>
<th>1.F33.B49</th>
<th>1.F33.B27</th>
<th>1.F33.B29</th>
<th>1.F33.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.F32.B60</th>
<th>0.F33.B59</th>
<th>0.F33.B57</th>
<th>0.F32.B58</th>
<th>0.F33.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:TMUX">OLOGIC1:TMUX</th>
<th>1.F33.B3</th>
<th>1.F32.B4</th>
<th>1.F32.B6</th>
<th>1.F33.B5</th>
<th>1.F32.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</th>
<th>0.F33.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_PAIR-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH</th>
<th>1.F32.B26</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_hr_bot"><a class="header" href="#tile-io_hr_bot">Tile IO_HR_BOT</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ilogic0-4"><a class="header" href="#bel-ilogic0-4">Bel ILOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_BOT bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.IMUX0</td></tr>

<tr><td>CE1</td><td>input</td><td>IMUX.IMUX5</td></tr>

<tr><td>CE2</td><td>input</td><td>IMUX.IMUX14</td></tr>

<tr><td>CKINT0</td><td>input</td><td>IMUX.IMUX20</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX.IMUX22</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>CLKDIVP</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>input</td><td>IMUX.IMUX10</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>input</td><td>IMUX.IMUX4</td></tr>

<tr><td>DYNCLKSEL</td><td>input</td><td>IMUX.IMUX37</td></tr>

<tr><td>O</td><td>output</td><td>OUT18.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT0.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT23.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT9.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT10.TMIN</td></tr>

<tr><td>Q5</td><td>output</td><td>OUT14.TMIN</td></tr>

<tr><td>Q6</td><td>output</td><td>OUT3.TMIN</td></tr>

<tr><td>Q7</td><td>output</td><td>OUT7.TMIN</td></tr>

<tr><td>Q8</td><td>output</td><td>OUT8.TMIN</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.CTRL1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0-4"><a class="header" href="#bel-ologic0-4">Bel OLOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_BOT bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>output</td><td>TEST0</td></tr>

<tr><td>CLKDIV_CKINT</td><td>input</td><td>IMUX.IMUX8</td></tr>

<tr><td>CLK_CKINT</td><td>input</td><td>IMUX.IMUX31</td></tr>

<tr><td>CLK_MUX</td><td>output</td><td>TEST2</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX.IMUX34</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX.IMUX40</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX.IMUX44</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX.IMUX42</td></tr>

<tr><td>D5</td><td>input</td><td>IMUX.IMUX43</td></tr>

<tr><td>D6</td><td>input</td><td>IMUX.IMUX45</td></tr>

<tr><td>D7</td><td>input</td><td>IMUX.IMUX46</td></tr>

<tr><td>D8</td><td>input</td><td>IMUX.IMUX47</td></tr>

<tr><td>IOCLKGLITCH</td><td>output</td><td>OUT5.TMIN</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX.IMUX29</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.CTRL0</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX.IMUX15</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX.IMUX7</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX.IMUX13</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX.IMUX21</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX.IMUX1</td></tr>

<tr><td>TFB_BUF</td><td>output</td><td>OUT2.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-idelay0-4"><a class="header" href="#bel-idelay0-4">Bel IDELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_BOT bel IDELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX.IMUX32</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>IMUX.BYP6.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>IMUX.IMUX41</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>IMUX.IMUX36</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>IMUX.IMUX35</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>IMUX.IMUX38</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>IMUX.IMUX39</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>OUT20.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>OUT1.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>OUT19.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>OUT15.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>OUT11.TMIN</td></tr>

<tr><td>DATAIN</td><td>input</td><td>IMUX.IMUX25</td></tr>

<tr><td>IFDLY0</td><td>input</td><td>IMUX.FAN4.SITE</td></tr>

<tr><td>IFDLY1</td><td>input</td><td>IMUX.FAN5.SITE</td></tr>

<tr><td>IFDLY2</td><td>input</td><td>IMUX.BYP7.SITE</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX.IMUX26</td></tr>

<tr><td>LD</td><td>input</td><td>IMUX.IMUX30</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>IMUX.IMUX33</td></tr>

<tr><td>REGRST</td><td>input</td><td>IMUX.IMUX12</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iob0-4"><a class="header" href="#bel-iob0-4">Bel IOB0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_BOT bel IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>IBUFDISABLE</td><td>input</td><td>IMUX.IMUX9</td></tr>

<tr><td>INTERMDISABLE</td><td>input</td><td>IMUX.IMUX6</td></tr>

<tr><td>KEEPER_INT_EN</td><td>input</td><td>IMUX.FAN3.SITE</td></tr>

<tr><td>PD_INT_EN</td><td>input</td><td>IMUX.FAN2.SITE</td></tr>

<tr><td>PU_INT_EN</td><td>input</td><td>IMUX.FAN1.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioi-4"><a class="header" href="#bel-ioi-4">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_BOT bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_BOT bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX.CLK0</td><td>ILOGIC0.CLKDIV, ILOGIC0.CLKDIVP</td></tr>

<tr><td>IMUX.CLK1</td><td>IDELAY0.C</td></tr>

<tr><td>IMUX.CTRL0</td><td>OLOGIC0.SR</td></tr>

<tr><td>IMUX.CTRL1</td><td>ILOGIC0.SR</td></tr>

<tr><td>IMUX.BYP6.SITE</td><td>IDELAY0.CINVCTRL</td></tr>

<tr><td>IMUX.BYP7.SITE</td><td>IDELAY0.IFDLY2</td></tr>

<tr><td>IMUX.FAN1.SITE</td><td>IOB0.PU_INT_EN</td></tr>

<tr><td>IMUX.FAN2.SITE</td><td>IOB0.PD_INT_EN</td></tr>

<tr><td>IMUX.FAN3.SITE</td><td>IOB0.KEEPER_INT_EN</td></tr>

<tr><td>IMUX.FAN4.SITE</td><td>IDELAY0.IFDLY0</td></tr>

<tr><td>IMUX.FAN5.SITE</td><td>IDELAY0.IFDLY1</td></tr>

<tr><td>IMUX.IMUX0</td><td>ILOGIC0.BITSLIP</td></tr>

<tr><td>IMUX.IMUX1</td><td>OLOGIC0.TCE</td></tr>

<tr><td>IMUX.IMUX4</td><td>ILOGIC0.DYNCLKDIVSEL</td></tr>

<tr><td>IMUX.IMUX5</td><td>ILOGIC0.CE1</td></tr>

<tr><td>IMUX.IMUX6</td><td>IOB0.INTERMDISABLE</td></tr>

<tr><td>IMUX.IMUX7</td><td>OLOGIC0.T2</td></tr>

<tr><td>IMUX.IMUX8</td><td>OLOGIC0.CLKDIV_CKINT</td></tr>

<tr><td>IMUX.IMUX9</td><td>IOB0.IBUFDISABLE</td></tr>

<tr><td>IMUX.IMUX10</td><td>ILOGIC0.DYNCLKDIVPSEL</td></tr>

<tr><td>IMUX.IMUX12</td><td>IDELAY0.REGRST</td></tr>

<tr><td>IMUX.IMUX13</td><td>OLOGIC0.T3</td></tr>

<tr><td>IMUX.IMUX14</td><td>ILOGIC0.CE2</td></tr>

<tr><td>IMUX.IMUX15</td><td>OLOGIC0.T1</td></tr>

<tr><td>IMUX.IMUX20</td><td>ILOGIC0.CKINT0</td></tr>

<tr><td>IMUX.IMUX21</td><td>OLOGIC0.T4</td></tr>

<tr><td>IMUX.IMUX22</td><td>ILOGIC0.CKINT1</td></tr>

<tr><td>IMUX.IMUX25</td><td>IDELAY0.DATAIN</td></tr>

<tr><td>IMUX.IMUX26</td><td>IDELAY0.INC</td></tr>

<tr><td>IMUX.IMUX29</td><td>OLOGIC0.OCE</td></tr>

<tr><td>IMUX.IMUX30</td><td>IDELAY0.LD</td></tr>

<tr><td>IMUX.IMUX31</td><td>OLOGIC0.CLK_CKINT</td></tr>

<tr><td>IMUX.IMUX32</td><td>IDELAY0.CE</td></tr>

<tr><td>IMUX.IMUX33</td><td>IDELAY0.LDPIPEEN</td></tr>

<tr><td>IMUX.IMUX34</td><td>OLOGIC0.D1</td></tr>

<tr><td>IMUX.IMUX35</td><td>IDELAY0.CNTVALUEIN2</td></tr>

<tr><td>IMUX.IMUX36</td><td>IDELAY0.CNTVALUEIN1</td></tr>

<tr><td>IMUX.IMUX37</td><td>ILOGIC0.DYNCLKSEL</td></tr>

<tr><td>IMUX.IMUX38</td><td>IDELAY0.CNTVALUEIN3</td></tr>

<tr><td>IMUX.IMUX39</td><td>IDELAY0.CNTVALUEIN4</td></tr>

<tr><td>IMUX.IMUX40</td><td>OLOGIC0.D2</td></tr>

<tr><td>IMUX.IMUX41</td><td>IDELAY0.CNTVALUEIN0</td></tr>

<tr><td>IMUX.IMUX42</td><td>OLOGIC0.D4</td></tr>

<tr><td>IMUX.IMUX43</td><td>OLOGIC0.D5</td></tr>

<tr><td>IMUX.IMUX44</td><td>OLOGIC0.D3</td></tr>

<tr><td>IMUX.IMUX45</td><td>OLOGIC0.D6</td></tr>

<tr><td>IMUX.IMUX46</td><td>OLOGIC0.D7</td></tr>

<tr><td>IMUX.IMUX47</td><td>OLOGIC0.D8</td></tr>

<tr><td>OUT0.TMIN</td><td>ILOGIC0.Q1</td></tr>

<tr><td>OUT1.TMIN</td><td>IDELAY0.CNTVALUEOUT1</td></tr>

<tr><td>OUT2.TMIN</td><td>OLOGIC0.TFB_BUF</td></tr>

<tr><td>OUT3.TMIN</td><td>ILOGIC0.Q6</td></tr>

<tr><td>OUT5.TMIN</td><td>OLOGIC0.IOCLKGLITCH</td></tr>

<tr><td>OUT7.TMIN</td><td>ILOGIC0.Q7</td></tr>

<tr><td>OUT8.TMIN</td><td>ILOGIC0.Q8</td></tr>

<tr><td>OUT9.TMIN</td><td>ILOGIC0.Q3</td></tr>

<tr><td>OUT10.TMIN</td><td>ILOGIC0.Q4</td></tr>

<tr><td>OUT11.TMIN</td><td>IDELAY0.CNTVALUEOUT4</td></tr>

<tr><td>OUT14.TMIN</td><td>ILOGIC0.Q5</td></tr>

<tr><td>OUT15.TMIN</td><td>IDELAY0.CNTVALUEOUT3</td></tr>

<tr><td>OUT18.TMIN</td><td>ILOGIC0.O</td></tr>

<tr><td>OUT19.TMIN</td><td>IDELAY0.CNTVALUEOUT2</td></tr>

<tr><td>OUT20.TMIN</td><td>IDELAY0.CNTVALUEOUT0</td></tr>

<tr><td>OUT23.TMIN</td><td>ILOGIC0.Q2</td></tr>

<tr><td>TEST0</td><td>OLOGIC0.CLKDIV</td></tr>

<tr><td>TEST2</td><td>OLOGIC0.CLK_MUX</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_BOT rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</a>
</td>
<td title="R0.F30.B63">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:DRIVE">IOB0:DRIVE[0]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[0]</a>
</td>
<td title="R0.F29.B62">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[1]</a>
</td>
<td title="R0.F30.B62">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[1]</a>
</td>
<td title="R0.F31.B62">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:DRIVE">IOB0:DRIVE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B61">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[3]</a>
</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[2]</a>
</td>
<td title="R0.F30.B61">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D8">OLOGIC0:INV.D8</a>
</td>
<td title="R0.F31.B61">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B61">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:DRIVE">~IOB0:DRIVE[2]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a>
</td>
<td title="R0.F29.B60">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[0]</a>
</td>
<td title="R0.F30.B60">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[0]</a>
</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B60">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:DRIVE">IOB0:DRIVE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B59">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[2]</a>
</td>
<td title="R0.F29.B59">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[1]</a>
</td>
<td title="R0.F30.B59">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[5]</a>
</td>
<td title="R0.F31.B59">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B59">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:IN_TERM">IOB0:IN_TERM[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B58">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B58">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:IN_TERM">IOB0:IN_TERM[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B57">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[6]</a>
</td>
<td>-</td>
<td title="R0.F30.B57">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="R0.F31.B57">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B57">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:IN_TERM">IOB0:IN_TERM[3]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B56">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INV.ZHOLD_IFF">ILOGIC0:INV.ZHOLD_IFF</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B56">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:IN_TERM">IOB0:IN_TERM[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B55">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a>
</td>
<td>-</td>
<td title="R0.F28.B55">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[5]</a>
</td>
<td title="R0.F29.B55">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF_ZHOLD">ILOGIC0:IFF_ZHOLD</a>
</td>
<td title="R0.F30.B55">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a>
</td>
<td title="R0.F31.B55">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B55">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:DRIVE">~IOB0:DRIVE[4]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B54">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</a>
</td>
<td title="R0.F28.B54">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[0]</a>
</td>
<td title="R0.F29.B54">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[4]</a>
</td>
<td title="R0.F30.B54">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[4]</a>
</td>
<td title="R0.F31.B54">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D7">OLOGIC0:INV.D7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B54">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:DRIVE">~IOB0:DRIVE[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B53">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B53">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[0]</a>
</td>
<td title="R0.F30.B53">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:DRIVE">IOB0:DRIVE[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B52">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</a>
</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B52">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B51">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B50">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B50">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D6">OLOGIC0:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B50">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B49">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B49">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="R0.F30.B49">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D5">OLOGIC0:INV.D5</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B49">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F35.B49">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:SLEW">~IOB0:SLEW[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B48">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[0]</a>
</td>
<td title="R0.F28.B48">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[0]</a>
</td>
<td title="R0.F32.B48">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:SLEW">IOB0:SLEW[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td title="R0.F28.B47">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[0]</a>
</td>
<td title="R0.F29.B47">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[1]</a>
</td>
<td title="R0.F30.B47">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a>
</td>
<td title="R0.F31.B47">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:SLEW">IOB0:SLEW[2]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B46">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="R0.F28.B46">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F29.B46">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[1]</a>
</td>
<td title="R0.F30.B46">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[1]</a>
</td>
<td title="R0.F31.B46">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D4">OLOGIC0:INV.D4</a>
</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B46">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:SLEW">IOB0:SLEW[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B45">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B45">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INV.D">~ILOGIC0:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B45">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:SLEW">IOB0:SLEW[4]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B44">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B44">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B44">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:SLEW">IOB0:SLEW[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B43">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B43">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:SLEW">IOB0:SLEW[6]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B42">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D3">OLOGIC0:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B42">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:SLEW">IOB0:SLEW[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B41">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:SLEW">IOB0:SLEW[8]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B40">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:SLEW">IOB0:SLEW[9]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B39">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B38">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:SERDES">ILOGIC0:SERDES</a>
</td>
<td title="R0.F28.B38">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:ZHOLD_ENABLE">ILOGIC0:ZHOLD_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B38">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D2">OLOGIC0:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[12]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B37">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B37">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[11]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B36">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B36">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B36">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[10]</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B35">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td title="R0.F28.B35">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[1]</a>
</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[9]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B34">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B34">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[0]</a>
</td>
<td>-</td>
<td title="R0.F31.B34">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B33">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F29.B33">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:I_ZHOLD">ILOGIC0:I_ZHOLD</a>
</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D1">OLOGIC0:INV.D1</a>
</td>
<td title="R0.F31.B33">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[7]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B32">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INV.ZHOLD_FABRIC">ILOGIC0:INV.ZHOLD_FABRIC</a>
</td>
<td title="R0.F29.B32">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[7]</a>
</td>
<td title="R0.F30.B32">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[7]</a>
</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B32">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B31">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[1]</a>
</td>
<td title="R0.F31.B31">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[4]</a>
</td>
<td>-</td>
<td title="R0.F33.B31">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LOW_VOLTAGE">IOB0:LOW_VOLTAGE</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B30">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a>
</td>
<td title="R0.F29.B30">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[6]</a>
</td>
<td title="R0.F30.B30">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[6]</a>
</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F34.B30">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:PULL">IOB0:PULL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B29">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[10]</a>
</td>
<td title="R0.F29.B29">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a>
</td>
<td>-</td>
<td title="R0.F31.B29">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td title="R0.F33.B29">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:PULL">IOB0:PULL[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B28">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[9]</a>
</td>
<td title="R0.F30.B28">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[9]</a>
</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:PULL">IOB0:PULL[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B27">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a>
</td>
<td title="R0.F32.B26">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:DQS_BIAS">IOB0:DQS_BIAS</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B25">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F29.B25">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[3]</a>
</td>
<td>-</td>
<td title="R0.F31.B25">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R0.F33.B25">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:INTERMDISABLE_SEL">IOB0:INTERMDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B24">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[3]</a>
</td>
<td title="R0.F30.B24">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B24">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:INV.C">IDELAY0:INV.C</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:IBUF_MODE">IOB0:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B22">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B22">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:RANK3_USED">~OLOGIC0:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:IBUF_MODE">IOB0:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B21">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a>
</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:IBUF_MODE">IOB0:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B20">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[2]</a>
</td>
<td title="R0.F30.B20">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:IBUF_MODE">IOB0:IBUF_MODE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B19">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B19">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[4]</a>
</td>
<td title="R0.F29.B18">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F30.B18">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td title="R0.F32.B18">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B17">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td title="R0.F31.B17">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:IBUF_MODE">IOB0:IBUF_MODE[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B16">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[7]</a>
</td>
<td title="R0.F30.B16">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:INPUT_MISC">IOB0:INPUT_MISC</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B15">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a>
</td>
<td title="R0.F31.B15">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[5]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B14">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[6]</a>
</td>
<td title="R0.F30.B14">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B13">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[10]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B13">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[3]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B12">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a>
</td>
<td title="R0.F29.B12">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[9]</a>
</td>
<td title="R0.F30.B12">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[9]</a>
</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B11">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT</a>
</td>
<td title="R0.F31.B11">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R0.F33.B11">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[1]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B10">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[3]</a>
</td>
<td title="R0.F30.B10">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B9">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:ENABLE">IDELAY0:ENABLE</a>
</td>
<td title="R0.F33.B9">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:SERDES">OLOGIC0:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B8">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B8">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</a>
</td>
<td title="R0.F33.B8">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</a>
</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B7">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B7">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a>
</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B6">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F34.B6">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B5">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HR_BOT-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B4">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B3">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[2]</a>
</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE[0]</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a>
</td>
<td title="R0.F31.B3">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R0.F33.B3">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B3">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:OUTPUT_MISC_B">IOB0:OUTPUT_MISC_B</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</a>
</td>
<td title="R0.F29.B2">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F30.B2">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F32.B2">
<a href="#tile-virtex7-IO_HR_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B1">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</a>
</td>
<td>-</td>
<td title="R0.F31.B1">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HR_BOT-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HR_BOT-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[1]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</th>
<th>0.F35.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:ENABLE">IDELAY0:ENABLE</th>
<th>0.F32.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</th>
<th>0.F32.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:INV.C">IDELAY0:INV.C</th>
<th>0.F34.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</th>
<th>0.F35.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</th>
<th>0.F33.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</th>
<th>0.F34.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.F26.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</th>
<th>0.F27.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</th>
<th>0.F27.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</th>
<th>0.F29.B1</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</th>
<th>0.F27.B6</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</th>
<th>0.F29.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF_ZHOLD">ILOGIC0:IFF_ZHOLD</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</th>
<th>0.F26.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</th>
<th>0.F27.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</th>
<th>0.F28.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:INV.ZHOLD_FABRIC">ILOGIC0:INV.ZHOLD_FABRIC</th>
<th>0.F28.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:INV.ZHOLD_IFF">ILOGIC0:INV.ZHOLD_IFF</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.F29.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</th>
<th>0.F29.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:I_ZHOLD">ILOGIC0:I_ZHOLD</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</th>
<th>0.F27.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:SERDES">ILOGIC0:SERDES</th>
<th>0.F27.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:ZHOLD_ENABLE">ILOGIC0:ZHOLD_ENABLE</th>
<th>0.F28.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:DQS_BIAS">IOB0:DQS_BIAS</th>
<th>0.F38.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:INPUT_MISC">IOB0:INPUT_MISC</th>
<th>0.F38.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:LOW_VOLTAGE">IOB0:LOW_VOLTAGE</th>
<th>0.F39.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:OUTPUT_MISC_B">IOB0:OUTPUT_MISC_B</th>
<th>0.F39.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</th>
<th>0.F39.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D1">OLOGIC0:INV.D1</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D2">OLOGIC0:INV.D2</th>
<th>0.F31.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D3">OLOGIC0:INV.D3</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D4">OLOGIC0:INV.D4</th>
<th>0.F31.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D5">OLOGIC0:INV.D5</th>
<th>0.F30.B49</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D6">OLOGIC0:INV.D6</th>
<th>0.F31.B50</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D7">OLOGIC0:INV.D7</th>
<th>0.F31.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.D8">OLOGIC0:INV.D8</th>
<th>0.F30.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</th>
<th>0.F30.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</th>
<th>0.F30.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</th>
<th>0.F30.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</th>
<th>0.F32.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</th>
<th>0.F31.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:SERDES">OLOGIC0:SERDES</th>
<th>0.F33.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</th>
<th>0.F32.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.F32.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</th>
<th>0.F33.B25</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC</th>
<th>0.F34.B6</th>
<th>0.F35.B7</th>
<th>0.F35.B5</th>
<th>0.F34.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE</th>
<th>0.F35.B49</th>
<th>0.F35.B55</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_CUR">IDELAY0:IDELAY_VALUE_CUR</th>
<th>0.F34.B30</th>
<th>0.F34.B36</th>
<th>0.F34.B44</th>
<th>0.F34.B50</th>
<th>0.F34.B56</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT</th>
<th>0.F34.B32</th>
<th>0.F34.B38</th>
<th>0.F34.B46</th>
<th>0.F34.B52</th>
<th>0.F34.B58</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE</th>
<th>0.F29.B17</th>
<th>0.F29.B25</th>
<th>0.F28.B40</th>
<th>0.F29.B47</th>
<th>0.F29.B53</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE</th>
<th>0.F28.B18</th>
<th>0.F28.B26</th>
<th>0.F29.B41</th>
<th>0.F28.B48</th>
<th>0.F28.B54</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</th>
<th>0.F27.B44</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH</th>
<th>0.F26.B45</th>
<th>0.F27.B46</th>
<th>0.F26.B47</th>
<th>0.F27.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE</th>
<th>0.F26.B35</th>
<th>0.F27.B34</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF1_INIT">ILOGIC0:IFF1_INIT</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF1_SRVAL">ILOGIC0:IFF1_SRVAL</th>
<th>0.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF2_INIT">ILOGIC0:IFF2_INIT</th>
<th>0.F28.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF2_SRVAL">ILOGIC0:IFF2_SRVAL</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF3_INIT">ILOGIC0:IFF3_INIT</th>
<th>0.F28.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF3_SRVAL">ILOGIC0:IFF3_SRVAL</th>
<th>0.F29.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF4_INIT">ILOGIC0:IFF4_INIT</th>
<th>0.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF4_SRVAL">ILOGIC0:IFF4_SRVAL</th>
<th>0.F29.B29</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.F26.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:INV.D">ILOGIC0:INV.D</th>
<th>0.F29.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.CLK1">OLOGIC0:INV.CLK1</th>
<th>0.F31.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.CLK2">OLOGIC0:INV.CLK2</th>
<th>0.F31.B28</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.T1">OLOGIC0:INV.T1</th>
<th>0.F30.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.T2">OLOGIC0:INV.T2</th>
<th>0.F30.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.T3">OLOGIC0:INV.T3</th>
<th>0.F31.B12</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:INV.T4">OLOGIC0:INV.T4</th>
<th>0.F30.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:RANK3_USED">OLOGIC0:RANK3_USED</th>
<th>0.F31.B22</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.F30.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</th>
<th>0.F26.B51</th>
<th>0.F26.B49</th>
<th>0.F26.B53</th>
<th>0.F26.B37</th>
<th>0.F26.B57</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:INV.CLK">ILOGIC0:INV.CLK</th>
<th>0.F29.B61</th>
<th>0.F29.B59</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.F33.B43</th>
<th>0.F33.B31</th>
<th>0.F32.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</th>
<th>0.F33.B17</th>
<th>0.F33.B11</th>
<th>0.F32.B18</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.F28.B13</th>
<th>0.F29.B12</th>
<th>0.F28.B11</th>
<th>0.F29.B16</th>
<th>0.F29.B14</th>
<th>0.F28.B17</th>
<th>0.F28.B15</th>
<th>0.F29.B10</th>
<th>0.F28.B3</th>
<th>0.F28.B1</th>
<th>0.F29.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB</th>
<th>0.F31.B13</th>
<th>0.F30.B12</th>
<th>0.F31.B11</th>
<th>0.F30.B16</th>
<th>0.F30.B14</th>
<th>0.F31.B17</th>
<th>0.F31.B15</th>
<th>0.F30.B10</th>
<th>0.F31.B3</th>
<th>0.F31.B1</th>
<th>0.F30.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_ICLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP</th>
<th>0.F28.B35</th>
<th>0.F29.B34</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIV</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</th>
<th>0.F27.B16</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</th>
<th>0.F27.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</th>
<th>0.F33.B19</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE</th>
<th>0.F29.B3</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.F28.B46</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:DRIVE">IOB0:DRIVE</th>
<th>0.F39.B53</th>
<th>0.F38.B54</th>
<th>0.F39.B55</th>
<th>0.F38.B60</th>
<th>0.F39.B61</th>
<th>0.F38.B62</th>
<th>0.F39.B63</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL</th>
<th>0.F38.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:INTERMDISABLE_SEL">IOB0:INTERMDISABLE_SEL</th>
<th>0.F39.B25</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:IBUF_MODE">IOB0:IBUF_MODE</th>
<th>0.F38.B20</th>
<th>0.F39.B17</th>
<th>0.F39.B21</th>
<th>0.F38.B22</th>
<th>0.F39.B23</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS_LV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS_HV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:IN_TERM">IOB0:IN_TERM</th>
<th>0.F39.B57</th>
<th>0.F38.B58</th>
<th>0.F39.B59</th>
<th>0.F38.B56</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_60</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:LVDS">IOB0:LVDS</th>
<th>0.F38.B38</th>
<th>0.F39.B37</th>
<th>0.F38.B36</th>
<th>0.F39.B35</th>
<th>0.F38.B34</th>
<th>0.F39.B33</th>
<th>0.F38.B32</th>
<th>0.F39.B15</th>
<th>0.F38.B14</th>
<th>0.F39.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B11</th>
<th>0.F38.B10</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</th>
<th>0.F38.B0</th>
<th>0.F39.B1</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</th>
<th>0.F38.B50</th>
<th>0.F39.B51</th>
<th>0.F38.B52</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:PULL">IOB0:PULL</th>
<th>0.F38.B28</th>
<th>0.F39.B29</th>
<th>0.F38.B30</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-IOB0:SLEW">IOB0:SLEW</th>
<th>0.F38.B40</th>
<th>0.F39.B41</th>
<th>0.F38.B42</th>
<th>0.F39.B43</th>
<th>0.F38.B44</th>
<th>0.F39.B45</th>
<th>0.F38.B46</th>
<th>0.F39.B47</th>
<th>0.F38.B48</th>
<th>0.F39.B49</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO</th>
<th>0.F31.B36</th>
<th>0.F31.B34</th>
<th>0.F30.B31</th>
<th>0.F30.B35</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH</th>
<th>0.F30.B37</th>
<th>0.F30.B51</th>
<th>0.F31.B52</th>
<th>0.F30.B59</th>
<th>0.F31.B56</th>
<th>0.F30.B57</th>
<th>0.F31.B60</th>
<th>0.F31.B62</th>
<th>0.F30.B63</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT</th>
<th>0.F31.B58</th>
<th>0.F31.B48</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.F28.B29</th>
<th>0.F29.B28</th>
<th>0.F28.B25</th>
<th>0.F29.B32</th>
<th>0.F29.B30</th>
<th>0.F28.B33</th>
<th>0.F28.B31</th>
<th>0.F29.B24</th>
<th>0.F29.B20</th>
<th>0.F29.B18</th>
<th>0.F28.B19</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB</th>
<th>0.F31.B29</th>
<th>0.F30.B28</th>
<th>0.F31.B25</th>
<th>0.F30.B32</th>
<th>0.F30.B30</th>
<th>0.F31.B33</th>
<th>0.F31.B31</th>
<th>0.F30.B24</th>
<th>0.F30.B20</th>
<th>0.F30.B18</th>
<th>0.F31.B19</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV</th>
<th>0.F29.B46</th>
<th>0.F28.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVF</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB</th>
<th>0.F30.B46</th>
<th>0.F31.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVFB</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF</th>
<th>0.F28.B57</th>
<th>0.F28.B55</th>
<th>0.F29.B54</th>
<th>0.F28.B61</th>
<th>0.F28.B59</th>
<th>0.F29.B62</th>
<th>0.F29.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB</th>
<th>0.F31.B57</th>
<th>0.F31.B55</th>
<th>0.F30.B54</th>
<th>0.F31.B61</th>
<th>0.F31.B59</th>
<th>0.F30.B62</th>
<th>0.F30.B60</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.F32.B46</th>
<th>0.F33.B49</th>
<th>0.F33.B27</th>
<th>0.F33.B29</th>
<th>0.F33.B47</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.F33.B3</th>
<th>0.F32.B4</th>
<th>0.F32.B6</th>
<th>0.F33.B5</th>
<th>0.F32.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_BOT-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</th>
<th>0.F32.B26</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_hr_top"><a class="header" href="#tile-io_hr_top">Tile IO_HR_TOP</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ilogic0-5"><a class="header" href="#bel-ilogic0-5">Bel ILOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_TOP bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX.IMUX0</td></tr>

<tr><td>CE1</td><td>input</td><td>IMUX.IMUX5</td></tr>

<tr><td>CE2</td><td>input</td><td>IMUX.IMUX14</td></tr>

<tr><td>CKINT0</td><td>input</td><td>IMUX.IMUX20</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX.IMUX22</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>CLKDIVP</td><td>input</td><td>IMUX.CLK0</td></tr>

<tr><td>DYNCLKDIVPSEL</td><td>input</td><td>IMUX.IMUX10</td></tr>

<tr><td>DYNCLKDIVSEL</td><td>input</td><td>IMUX.IMUX4</td></tr>

<tr><td>DYNCLKSEL</td><td>input</td><td>IMUX.IMUX37</td></tr>

<tr><td>O</td><td>output</td><td>OUT18.TMIN</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT0.TMIN</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT23.TMIN</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT9.TMIN</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT10.TMIN</td></tr>

<tr><td>Q5</td><td>output</td><td>OUT14.TMIN</td></tr>

<tr><td>Q6</td><td>output</td><td>OUT3.TMIN</td></tr>

<tr><td>Q7</td><td>output</td><td>OUT7.TMIN</td></tr>

<tr><td>Q8</td><td>output</td><td>OUT8.TMIN</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.CTRL1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0-5"><a class="header" href="#bel-ologic0-5">Bel OLOGIC0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_TOP bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>output</td><td>TEST0</td></tr>

<tr><td>CLKDIV_CKINT</td><td>input</td><td>IMUX.IMUX8</td></tr>

<tr><td>CLK_CKINT</td><td>input</td><td>IMUX.IMUX31</td></tr>

<tr><td>CLK_MUX</td><td>output</td><td>TEST2</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX.IMUX34</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX.IMUX40</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX.IMUX44</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX.IMUX42</td></tr>

<tr><td>D5</td><td>input</td><td>IMUX.IMUX43</td></tr>

<tr><td>D6</td><td>input</td><td>IMUX.IMUX45</td></tr>

<tr><td>D7</td><td>input</td><td>IMUX.IMUX46</td></tr>

<tr><td>D8</td><td>input</td><td>IMUX.IMUX47</td></tr>

<tr><td>IOCLKGLITCH</td><td>output</td><td>OUT5.TMIN</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX.IMUX29</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX.CTRL0</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX.IMUX15</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX.IMUX7</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX.IMUX13</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX.IMUX21</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX.IMUX1</td></tr>

<tr><td>TFB_BUF</td><td>output</td><td>OUT2.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-idelay0-5"><a class="header" href="#bel-idelay0-5">Bel IDELAY0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_TOP bel IDELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>C</td><td>input</td><td>IMUX.CLK1</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX.IMUX32</td></tr>

<tr><td>CINVCTRL</td><td>input</td><td>IMUX.BYP6.SITE</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>IMUX.IMUX41</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>IMUX.IMUX36</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>IMUX.IMUX35</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>IMUX.IMUX38</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>IMUX.IMUX39</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>OUT20.TMIN</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>OUT1.TMIN</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>OUT19.TMIN</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>OUT15.TMIN</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>OUT11.TMIN</td></tr>

<tr><td>DATAIN</td><td>input</td><td>IMUX.IMUX25</td></tr>

<tr><td>IFDLY0</td><td>input</td><td>IMUX.FAN4.SITE</td></tr>

<tr><td>IFDLY1</td><td>input</td><td>IMUX.FAN5.SITE</td></tr>

<tr><td>IFDLY2</td><td>input</td><td>IMUX.BYP7.SITE</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX.IMUX26</td></tr>

<tr><td>LD</td><td>input</td><td>IMUX.IMUX30</td></tr>

<tr><td>LDPIPEEN</td><td>input</td><td>IMUX.IMUX33</td></tr>

<tr><td>REGRST</td><td>input</td><td>IMUX.IMUX12</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iob0-5"><a class="header" href="#bel-iob0-5">Bel IOB0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_TOP bel IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>IBUFDISABLE</td><td>input</td><td>IMUX.IMUX9</td></tr>

<tr><td>INTERMDISABLE</td><td>input</td><td>IMUX.IMUX6</td></tr>

<tr><td>KEEPER_INT_EN</td><td>input</td><td>IMUX.FAN3.SITE</td></tr>

<tr><td>PD_INT_EN</td><td>input</td><td>IMUX.FAN2.SITE</td></tr>

<tr><td>PU_INT_EN</td><td>input</td><td>IMUX.FAN1.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioi-5"><a class="header" href="#bel-ioi-5">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_TOP bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_TOP bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX.CLK0</td><td>ILOGIC0.CLKDIV, ILOGIC0.CLKDIVP</td></tr>

<tr><td>IMUX.CLK1</td><td>IDELAY0.C</td></tr>

<tr><td>IMUX.CTRL0</td><td>OLOGIC0.SR</td></tr>

<tr><td>IMUX.CTRL1</td><td>ILOGIC0.SR</td></tr>

<tr><td>IMUX.BYP6.SITE</td><td>IDELAY0.CINVCTRL</td></tr>

<tr><td>IMUX.BYP7.SITE</td><td>IDELAY0.IFDLY2</td></tr>

<tr><td>IMUX.FAN1.SITE</td><td>IOB0.PU_INT_EN</td></tr>

<tr><td>IMUX.FAN2.SITE</td><td>IOB0.PD_INT_EN</td></tr>

<tr><td>IMUX.FAN3.SITE</td><td>IOB0.KEEPER_INT_EN</td></tr>

<tr><td>IMUX.FAN4.SITE</td><td>IDELAY0.IFDLY0</td></tr>

<tr><td>IMUX.FAN5.SITE</td><td>IDELAY0.IFDLY1</td></tr>

<tr><td>IMUX.IMUX0</td><td>ILOGIC0.BITSLIP</td></tr>

<tr><td>IMUX.IMUX1</td><td>OLOGIC0.TCE</td></tr>

<tr><td>IMUX.IMUX4</td><td>ILOGIC0.DYNCLKDIVSEL</td></tr>

<tr><td>IMUX.IMUX5</td><td>ILOGIC0.CE1</td></tr>

<tr><td>IMUX.IMUX6</td><td>IOB0.INTERMDISABLE</td></tr>

<tr><td>IMUX.IMUX7</td><td>OLOGIC0.T2</td></tr>

<tr><td>IMUX.IMUX8</td><td>OLOGIC0.CLKDIV_CKINT</td></tr>

<tr><td>IMUX.IMUX9</td><td>IOB0.IBUFDISABLE</td></tr>

<tr><td>IMUX.IMUX10</td><td>ILOGIC0.DYNCLKDIVPSEL</td></tr>

<tr><td>IMUX.IMUX12</td><td>IDELAY0.REGRST</td></tr>

<tr><td>IMUX.IMUX13</td><td>OLOGIC0.T3</td></tr>

<tr><td>IMUX.IMUX14</td><td>ILOGIC0.CE2</td></tr>

<tr><td>IMUX.IMUX15</td><td>OLOGIC0.T1</td></tr>

<tr><td>IMUX.IMUX20</td><td>ILOGIC0.CKINT0</td></tr>

<tr><td>IMUX.IMUX21</td><td>OLOGIC0.T4</td></tr>

<tr><td>IMUX.IMUX22</td><td>ILOGIC0.CKINT1</td></tr>

<tr><td>IMUX.IMUX25</td><td>IDELAY0.DATAIN</td></tr>

<tr><td>IMUX.IMUX26</td><td>IDELAY0.INC</td></tr>

<tr><td>IMUX.IMUX29</td><td>OLOGIC0.OCE</td></tr>

<tr><td>IMUX.IMUX30</td><td>IDELAY0.LD</td></tr>

<tr><td>IMUX.IMUX31</td><td>OLOGIC0.CLK_CKINT</td></tr>

<tr><td>IMUX.IMUX32</td><td>IDELAY0.CE</td></tr>

<tr><td>IMUX.IMUX33</td><td>IDELAY0.LDPIPEEN</td></tr>

<tr><td>IMUX.IMUX34</td><td>OLOGIC0.D1</td></tr>

<tr><td>IMUX.IMUX35</td><td>IDELAY0.CNTVALUEIN2</td></tr>

<tr><td>IMUX.IMUX36</td><td>IDELAY0.CNTVALUEIN1</td></tr>

<tr><td>IMUX.IMUX37</td><td>ILOGIC0.DYNCLKSEL</td></tr>

<tr><td>IMUX.IMUX38</td><td>IDELAY0.CNTVALUEIN3</td></tr>

<tr><td>IMUX.IMUX39</td><td>IDELAY0.CNTVALUEIN4</td></tr>

<tr><td>IMUX.IMUX40</td><td>OLOGIC0.D2</td></tr>

<tr><td>IMUX.IMUX41</td><td>IDELAY0.CNTVALUEIN0</td></tr>

<tr><td>IMUX.IMUX42</td><td>OLOGIC0.D4</td></tr>

<tr><td>IMUX.IMUX43</td><td>OLOGIC0.D5</td></tr>

<tr><td>IMUX.IMUX44</td><td>OLOGIC0.D3</td></tr>

<tr><td>IMUX.IMUX45</td><td>OLOGIC0.D6</td></tr>

<tr><td>IMUX.IMUX46</td><td>OLOGIC0.D7</td></tr>

<tr><td>IMUX.IMUX47</td><td>OLOGIC0.D8</td></tr>

<tr><td>OUT0.TMIN</td><td>ILOGIC0.Q1</td></tr>

<tr><td>OUT1.TMIN</td><td>IDELAY0.CNTVALUEOUT1</td></tr>

<tr><td>OUT2.TMIN</td><td>OLOGIC0.TFB_BUF</td></tr>

<tr><td>OUT3.TMIN</td><td>ILOGIC0.Q6</td></tr>

<tr><td>OUT5.TMIN</td><td>OLOGIC0.IOCLKGLITCH</td></tr>

<tr><td>OUT7.TMIN</td><td>ILOGIC0.Q7</td></tr>

<tr><td>OUT8.TMIN</td><td>ILOGIC0.Q8</td></tr>

<tr><td>OUT9.TMIN</td><td>ILOGIC0.Q3</td></tr>

<tr><td>OUT10.TMIN</td><td>ILOGIC0.Q4</td></tr>

<tr><td>OUT11.TMIN</td><td>IDELAY0.CNTVALUEOUT4</td></tr>

<tr><td>OUT14.TMIN</td><td>ILOGIC0.Q5</td></tr>

<tr><td>OUT15.TMIN</td><td>IDELAY0.CNTVALUEOUT3</td></tr>

<tr><td>OUT18.TMIN</td><td>ILOGIC0.O</td></tr>

<tr><td>OUT19.TMIN</td><td>IDELAY0.CNTVALUEOUT2</td></tr>

<tr><td>OUT20.TMIN</td><td>IDELAY0.CNTVALUEOUT0</td></tr>

<tr><td>OUT23.TMIN</td><td>ILOGIC0.Q2</td></tr>

<tr><td>TEST0</td><td>OLOGIC0.CLKDIV</td></tr>

<tr><td>TEST2</td><td>OLOGIC0.CLK_MUX</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 IO_HR_TOP rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="40">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B63">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B63">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[1]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</a>
</td>
<td title="R0.F29.B62">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F30.B62">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B62">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B61">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F29.B61">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</a>
</td>
<td>-</td>
<td title="R0.F31.B61">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B61">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE[0]</a>
</td>
<td title="R0.F29.B60">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[2]</a>
</td>
<td title="R0.F30.B60">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[2]</a>
</td>
<td title="R0.F31.B60">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a>
</td>
<td title="R0.F32.B60">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B60">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:OUTPUT_MISC_B">IOB0:OUTPUT_MISC_B</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B59">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B58">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX[1]</a>
</td>
<td>-</td>
<td title="R0.F34.B58">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B57">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B57">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B57">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B56">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a>
</td>
<td title="R0.F28.B56">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B56">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B56">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B55">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B55">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</a>
</td>
<td title="R0.F33.B55">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B55">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B54">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:SERDES">OLOGIC0:SERDES</a>
</td>
<td title="R0.F33.B54">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:ENABLE">IDELAY0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B53">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B53">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B53">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[0]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B52">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a>
</td>
<td title="R0.F29.B52">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F30.B52">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[8]</a>
</td>
<td title="R0.F31.B52">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT</a>
</td>
<td title="R0.F32.B52">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B52">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B51">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[9]</a>
</td>
<td title="R0.F29.B51">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a>
</td>
<td title="R0.F30.B51">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a>
</td>
<td title="R0.F31.B51">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B51">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B50">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[10]</a>
</td>
<td title="R0.F30.B50">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B50">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B49">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B49">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B49">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[4]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B48">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[4]</a>
</td>
<td title="R0.F30.B48">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[4]</a>
</td>
<td title="R0.F31.B48">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B48">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B47">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B47">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B47">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="R0.F33.B47">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B47">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:INPUT_MISC">IOB0:INPUT_MISC</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B46">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[4]</a>
</td>
<td title="R0.F29.B46">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F30.B46">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="R0.F32.B46">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="R0.F34.B46">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B46">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:IBUF_MODE">IOB0:IBUF_MODE[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B45">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
<td title="R0.F29.B45">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[4]</a>
</td>
<td>-</td>
<td title="R0.F31.B45">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td title="R0.F33.B45">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B45">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL[0]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B44">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
<td title="R0.F30.B44">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td title="R0.F32.B44">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B43">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B43">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="R0.F33.B43">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B43">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:IBUF_MODE">IOB0:IBUF_MODE[4]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B42">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B42">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B42">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:IBUF_MODE">IOB0:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B41">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a>
</td>
<td title="R0.F30.B41">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:RANK3_USED">~OLOGIC0:RANK3_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B41">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:IBUF_MODE">IOB0:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B40">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:IBUF_MODE">IOB0:IBUF_MODE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B39">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B39">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B39">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:INV.C">IDELAY0:INV.C</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B38">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[3]</a>
</td>
<td title="R0.F29.B38">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[8]</a>
</td>
<td title="R0.F30.B38">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="R0.F32.B38">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="R0.F34.B38">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B38">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:INTERMDISABLE_SEL">IOB0:INTERMDISABLE_SEL[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B37">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[3]</a>
</td>
<td title="R0.F30.B37">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B37">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B37">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:DQS_BIAS">IOB0:DQS_BIAS</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B36">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B36">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</a>
</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B35">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[9]</a>
</td>
<td>-</td>
<td title="R0.F30.B35">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a>
</td>
<td title="R0.F31.B35">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B35">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:PULL">IOB0:PULL[2]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B34">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a>
</td>
<td title="R0.F29.B34">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[10]</a>
</td>
<td title="R0.F30.B34">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[10]</a>
</td>
<td>-</td>
<td title="R0.F32.B34">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B34">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:PULL">IOB0:PULL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B33">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[6]</a>
</td>
<td title="R0.F29.B33">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a>
</td>
<td title="R0.F30.B33">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</a>
</td>
<td title="R0.F31.B33">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td title="R0.F33.B33">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F35.B33">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B33">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:PULL">IOB0:PULL[0]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B32">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[4]</a>
</td>
<td title="R0.F30.B32">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[4]</a>
</td>
<td title="R0.F31.B32">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[1]</a>
</td>
<td title="R0.F32.B32">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B32">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LOW_VOLTAGE">IOB0:LOW_VOLTAGE</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B31">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[7]</a>
</td>
<td title="R0.F29.B31">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INV.ZHOLD_FABRIC">ILOGIC0:INV.ZHOLD_FABRIC</a>
</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</a>
</td>
<td title="R0.F31.B31">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B31">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[6]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B30">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:I_ZHOLD">ILOGIC0:I_ZHOLD</a>
</td>
<td title="R0.F29.B30">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[5]</a>
</td>
<td title="R0.F30.B30">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[5]</a>
</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D1">OLOGIC0:INV.D1</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B29">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[0]</a>
</td>
<td>-</td>
<td title="R0.F30.B29">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[8]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B28">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td title="R0.F29.B28">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP[1]</a>
</td>
<td>-</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[9]</a>
</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B27">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B27">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[10]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B26">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[1]</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[11]</a>
</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:SERDES">ILOGIC0:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B25">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:ZHOLD_ENABLE">ILOGIC0:ZHOLD_ENABLE</a>
</td>
<td title="R0.F30.B25">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D2">OLOGIC0:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS[12]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B24">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B23">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:SLEW">IOB0:SLEW[9]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B22">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:SLEW">IOB0:SLEW[8]</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D3">OLOGIC0:INV.D3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B21">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:SLEW">IOB0:SLEW[7]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B20">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:SLEW">IOB0:SLEW[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B19">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="R0.F35.B19">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:SLEW">IOB0:SLEW[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B18">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INV.D">~ILOGIC0:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B18">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:SLEW">IOB0:SLEW[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td title="R0.F28.B17">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[1]</a>
</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F30.B17">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D4">OLOGIC0:INV.D4</a>
</td>
<td title="R0.F31.B17">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[1]</a>
</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX[4]</a>
</td>
<td>-</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:SLEW">IOB0:SLEW[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[1]</a>
</td>
<td title="R0.F28.B16">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[1]</a>
</td>
<td title="R0.F29.B16">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[0]</a>
</td>
<td title="R0.F30.B16">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[0]</a>
</td>
<td title="R0.F31.B16">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a>
</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B16">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:SLEW">IOB0:SLEW[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B15">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[1]</a>
</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F33.B15">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:SLEW">IOB0:SLEW[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B14">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[3]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B14">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D5">OLOGIC0:INV.D5</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX[3]</a>
</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:SLEW">~IOB0:SLEW[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B13">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D6">OLOGIC0:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B13">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B13">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B12">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B11">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B11">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a>
</td>
<td title="R0.F30.B11">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B11">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B11">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B10">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[2]</a>
</td>
<td title="R0.F28.B10">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B10">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B10">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:DRIVE">IOB0:DRIVE[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B9">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td title="R0.F28.B9">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[4]</a>
</td>
<td title="R0.F29.B9">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE[0]</a>
</td>
<td title="R0.F30.B9">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D7">OLOGIC0:INV.D7</a>
</td>
<td title="R0.F31.B9">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B9">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:DRIVE">~IOB0:DRIVE[5]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B8">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a>
</td>
<td title="R0.F28.B8">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:IFF_ZHOLD">ILOGIC0:IFF_ZHOLD</a>
</td>
<td title="R0.F29.B8">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[5]</a>
</td>
<td title="R0.F30.B8">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[5]</a>
</td>
<td title="R0.F31.B8">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B8">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B8">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:DRIVE">~IOB0:DRIVE[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F29.B7">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INV.ZHOLD_IFF">ILOGIC0:INV.ZHOLD_IFF</a>
</td>
<td title="R0.F30.B7">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B7">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_CUR">~IDELAY0:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B7">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:IN_TERM">IOB0:IN_TERM[1]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B6">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[6]</a>
</td>
<td title="R0.F30.B6">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[6]</a>
</td>
<td title="R0.F31.B6">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B6">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:IN_TERM">IOB0:IN_TERM[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F30.B5">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F35.B5">
<a href="#tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B5">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:IN_TERM">IOB0:IN_TERM[2]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B4">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[1]</a>
</td>
<td title="R0.F29.B4">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[2]</a>
</td>
<td title="R0.F30.B4">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[2]</a>
</td>
<td title="R0.F31.B4">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B4">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:IN_TERM">IOB0:IN_TERM[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B3">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[0]</a>
</td>
<td title="R0.F29.B3">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a>
</td>
<td title="R0.F30.B3">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="R0.F31.B3">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B3">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:DRIVE">IOB0:DRIVE[3]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B2">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[0]</a>
</td>
<td title="R0.F29.B2">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[3]</a>
</td>
<td title="R0.F30.B2">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[3]</a>
</td>
<td title="R0.F31.B2">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D8">OLOGIC0:INV.D8</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B2">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:DRIVE">~IOB0:DRIVE[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B1">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF[1]</a>
</td>
<td title="R0.F29.B1">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[2]</a>
</td>
<td title="R0.F30.B1">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[1]</a>
</td>
<td title="R0.F31.B1">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B1">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:DRIVE">IOB0:DRIVE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B0">
<a href="#tile-virtex7-IO_HR_TOP-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F31.B0">
<a href="#tile-virtex7-IO_HR_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B0">
<a href="#tile-virtex7-IO_HR_TOP-IOB0:DRIVE">IOB0:DRIVE[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</th>
<th>0.F34.B38</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:ENABLE">IDELAY0:ENABLE</th>
<th>0.F33.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</th>
<th>0.F33.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:INV.C">IDELAY0:INV.C</th>
<th>0.F35.B39</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</th>
<th>0.F34.B46</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</th>
<th>0.F32.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</th>
<th>0.F35.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.F27.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</th>
<th>0.F26.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</th>
<th>0.F28.B62</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</th>
<th>0.F29.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</th>
<th>0.F26.B57</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF_ZHOLD">ILOGIC0:IFF_ZHOLD</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</th>
<th>0.F27.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</th>
<th>0.F26.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</th>
<th>0.F29.B63</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</th>
<th>0.F29.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:INV.ZHOLD_FABRIC">ILOGIC0:INV.ZHOLD_FABRIC</th>
<th>0.F29.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:INV.ZHOLD_IFF">ILOGIC0:INV.ZHOLD_IFF</th>
<th>0.F29.B7</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.F28.B26</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</th>
<th>0.F28.B24</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:I_ZHOLD">ILOGIC0:I_ZHOLD</th>
<th>0.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</th>
<th>0.F26.B27</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:SERDES">ILOGIC0:SERDES</th>
<th>0.F26.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:ZHOLD_ENABLE">ILOGIC0:ZHOLD_ENABLE</th>
<th>0.F29.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:DQS_BIAS">IOB0:DQS_BIAS</th>
<th>0.F39.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:INPUT_MISC">IOB0:INPUT_MISC</th>
<th>0.F39.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:LOW_VOLTAGE">IOB0:LOW_VOLTAGE</th>
<th>0.F38.B32</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:OUTPUT_MISC_B">IOB0:OUTPUT_MISC_B</th>
<th>0.F38.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</th>
<th>0.F38.B36</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</th>
<th>0.F31.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</th>
<th>0.F30.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D1">OLOGIC0:INV.D1</th>
<th>0.F31.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D2">OLOGIC0:INV.D2</th>
<th>0.F30.B25</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D3">OLOGIC0:INV.D3</th>
<th>0.F30.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D4">OLOGIC0:INV.D4</th>
<th>0.F30.B17</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D5">OLOGIC0:INV.D5</th>
<th>0.F31.B14</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D6">OLOGIC0:INV.D6</th>
<th>0.F30.B13</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D7">OLOGIC0:INV.D7</th>
<th>0.F30.B9</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.D8">OLOGIC0:INV.D8</th>
<th>0.F31.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</th>
<th>0.F31.B16</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</th>
<th>0.F31.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</th>
<th>0.F31.B8</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.F33.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</th>
<th>0.F33.B15</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</th>
<th>0.F30.B31</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:SERDES">OLOGIC0:SERDES</th>
<th>0.F32.B54</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</th>
<th>0.F33.B47</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</th>
<th>0.F33.B43</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.F33.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</th>
<th>0.F32.B38</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:DELAY_SRC">IDELAY0:DELAY_SRC</th>
<th>0.F35.B57</th>
<th>0.F34.B56</th>
<th>0.F34.B58</th>
<th>0.F35.B55</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IDATAIN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFB</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_TYPE">IDELAY0:IDELAY_TYPE</th>
<th>0.F34.B14</th>
<th>0.F34.B8</th>
</tr>

</thead>

<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VARIABLE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VAR_LOAD</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_CUR">IDELAY0:IDELAY_VALUE_CUR</th>
<th>0.F35.B33</th>
<th>0.F35.B27</th>
<th>0.F35.B19</th>
<th>0.F35.B13</th>
<th>0.F35.B7</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IDELAY0:IDELAY_VALUE_INIT">IDELAY0:IDELAY_VALUE_INIT</th>
<th>0.F35.B31</th>
<th>0.F35.B25</th>
<th>0.F35.B17</th>
<th>0.F35.B11</th>
<th>0.F35.B5</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IDELAY_VALUE">ILOGIC0:IDELAY_VALUE</th>
<th>0.F28.B46</th>
<th>0.F28.B38</th>
<th>0.F29.B23</th>
<th>0.F28.B16</th>
<th>0.F28.B10</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFFDELAY_VALUE">ILOGIC0:IFFDELAY_VALUE</th>
<th>0.F29.B45</th>
<th>0.F29.B37</th>
<th>0.F28.B22</th>
<th>0.F29.B15</th>
<th>0.F29.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</th>
<th>0.F26.B19</th>
</tr>

</thead>

<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>

<tr><td>SDR</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH</th>
<th>0.F27.B18</th>
<th>0.F26.B17</th>
<th>0.F27.B16</th>
<th>0.F26.B15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE</th>
<th>0.F27.B28</th>
<th>0.F26.B29</th>
</tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF1_INIT">ILOGIC0:IFF1_INIT</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF1_SRVAL">ILOGIC0:IFF1_SRVAL</th>
<th>0.F28.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF2_INIT">ILOGIC0:IFF2_INIT</th>
<th>0.F29.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF2_SRVAL">ILOGIC0:IFF2_SRVAL</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF3_INIT">ILOGIC0:IFF3_INIT</th>
<th>0.F29.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF3_SRVAL">ILOGIC0:IFF3_SRVAL</th>
<th>0.F28.B42</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF4_INIT">ILOGIC0:IFF4_INIT</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF4_SRVAL">ILOGIC0:IFF4_SRVAL</th>
<th>0.F28.B34</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.F27.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:INV.D">ILOGIC0:INV.D</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.CLK1">OLOGIC0:INV.CLK1</th>
<th>0.F30.B37</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.CLK2">OLOGIC0:INV.CLK2</th>
<th>0.F30.B35</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.T1">OLOGIC0:INV.T1</th>
<th>0.F31.B60</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.T2">OLOGIC0:INV.T2</th>
<th>0.F31.B56</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.T3">OLOGIC0:INV.T3</th>
<th>0.F30.B51</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:INV.T4">OLOGIC0:INV.T4</th>
<th>0.F31.B48</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:RANK3_USED">OLOGIC0:RANK3_USED</th>
<th>0.F30.B41</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.F31.B52</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</th>
<th>0.F27.B12</th>
<th>0.F27.B14</th>
<th>0.F27.B10</th>
<th>0.F27.B26</th>
<th>0.F27.B6</th>
</tr>

</thead>

<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MEMORY_DDR3_V6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:INV.CLK">ILOGIC0:INV.CLK</th>
<th>0.F29.B1</th>
<th>0.F28.B4</th>
<th>0.F28.B2</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.F33.B19</th>
<th>0.F32.B32</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</th>
<th>0.F33.B45</th>
<th>0.F32.B52</th>
<th>0.F32.B46</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.F29.B50</th>
<th>0.F28.B51</th>
<th>0.F29.B52</th>
<th>0.F28.B47</th>
<th>0.F28.B49</th>
<th>0.F29.B46</th>
<th>0.F29.B48</th>
<th>0.F28.B53</th>
<th>0.F29.B60</th>
<th>0.F29.B62</th>
<th>0.F28.B61</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB</th>
<th>0.F30.B50</th>
<th>0.F31.B51</th>
<th>0.F30.B52</th>
<th>0.F31.B47</th>
<th>0.F31.B49</th>
<th>0.F30.B46</th>
<th>0.F30.B48</th>
<th>0.F31.B53</th>
<th>0.F30.B60</th>
<th>0.F30.B62</th>
<th>0.F31.B61</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_ICLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:MUX.CLKDIVP">ILOGIC0:MUX.CLKDIVP</th>
<th>0.F29.B28</th>
<th>0.F28.B29</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIV</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</th>
<th>0.F26.B47</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</th>
<th>0.F26.B21</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</th>
<th>0.F32.B44</th>
</tr>

</thead>

<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>

<tr><td>SLAVE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:SRTYPE">ILOGIC0:SRTYPE</th>
<th>0.F28.B60</th>
</tr>

</thead>

<tbody>
<tr><td>ASYNC</td>
<td>0</td>
</tr>

<tr><td>SYNC</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.F29.B17</th>
</tr>

</thead>

<tbody>
<tr><td>T</td>
<td>0</td>
</tr>

<tr><td>GND</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:DRIVE">IOB0:DRIVE</th>
<th>0.F38.B10</th>
<th>0.F39.B9</th>
<th>0.F38.B8</th>
<th>0.F39.B3</th>
<th>0.F38.B2</th>
<th>0.F39.B1</th>
<th>0.F38.B0</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>~[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL</th>
<th>0.F39.B45</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:INTERMDISABLE_SEL">IOB0:INTERMDISABLE_SEL</th>
<th>0.F38.B38</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>I</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:IBUF_MODE">IOB0:IBUF_MODE</th>
<th>0.F39.B43</th>
<th>0.F38.B46</th>
<th>0.F39.B41</th>
<th>0.F38.B42</th>
<th>0.F38.B40</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CMOS_LV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS_HV</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VREF_HP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:IN_TERM">IOB0:IN_TERM</th>
<th>0.F38.B6</th>
<th>0.F39.B5</th>
<th>0.F39.B7</th>
<th>0.F38.B4</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_60</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:LVDS">IOB0:LVDS</th>
<th>0.F39.B25</th>
<th>0.F38.B26</th>
<th>0.F39.B27</th>
<th>0.F38.B28</th>
<th>0.F39.B29</th>
<th>0.F38.B30</th>
<th>0.F39.B31</th>
<th>0.F38.B48</th>
<th>0.F39.B49</th>
<th>0.F38.B50</th>
<th>0.F39.B51</th>
<th>0.F38.B52</th>
<th>0.F39.B53</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</th>
<th>0.F39.B63</th>
<th>0.F38.B62</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</th>
<th>0.F39.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B11</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:PULL">IOB0:PULL</th>
<th>0.F39.B35</th>
<th>0.F38.B34</th>
<th>0.F39.B33</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-IOB0:SLEW">IOB0:SLEW</th>
<th>0.F39.B23</th>
<th>0.F38.B22</th>
<th>0.F39.B21</th>
<th>0.F38.B20</th>
<th>0.F39.B19</th>
<th>0.F38.B18</th>
<th>0.F39.B17</th>
<th>0.F38.B16</th>
<th>0.F39.B15</th>
<th>0.F38.B14</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO</th>
<th>0.F30.B27</th>
<th>0.F30.B29</th>
<th>0.F31.B32</th>
<th>0.F31.B28</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH</th>
<th>0.F31.B26</th>
<th>0.F31.B12</th>
<th>0.F30.B11</th>
<th>0.F31.B4</th>
<th>0.F30.B7</th>
<th>0.F31.B6</th>
<th>0.F30.B3</th>
<th>0.F30.B1</th>
<th>0.F31.B0</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT</th>
<th>0.F30.B5</th>
<th>0.F30.B15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.F29.B34</th>
<th>0.F28.B35</th>
<th>0.F29.B38</th>
<th>0.F28.B31</th>
<th>0.F28.B33</th>
<th>0.F29.B30</th>
<th>0.F29.B32</th>
<th>0.F28.B39</th>
<th>0.F28.B43</th>
<th>0.F28.B45</th>
<th>0.F29.B44</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB</th>
<th>0.F30.B34</th>
<th>0.F31.B35</th>
<th>0.F30.B38</th>
<th>0.F31.B31</th>
<th>0.F31.B33</th>
<th>0.F30.B30</th>
<th>0.F30.B32</th>
<th>0.F31.B39</th>
<th>0.F31.B43</th>
<th>0.F31.B45</th>
<th>0.F30.B44</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PHASER_OCLK90</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV</th>
<th>0.F28.B17</th>
<th>0.F29.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVF</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB</th>
<th>0.F31.B17</th>
<th>0.F30.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLKDIVFB</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PHASER_OCLKDIV</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVF">OLOGIC0:MUX.CLKDIVF</th>
<th>0.F29.B6</th>
<th>0.F29.B8</th>
<th>0.F28.B9</th>
<th>0.F29.B2</th>
<th>0.F29.B4</th>
<th>0.F28.B1</th>
<th>0.F28.B3</th>
</tr>

<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:MUX.CLKDIVFB">OLOGIC0:MUX.CLKDIVFB</th>
<th>0.F30.B6</th>
<th>0.F30.B8</th>
<th>0.F31.B9</th>
<th>0.F30.B2</th>
<th>0.F30.B4</th>
<th>0.F31.B1</th>
<th>0.F31.B3</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>RCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>RCLK2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CKINT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.F33.B17</th>
<th>0.F32.B14</th>
<th>0.F32.B36</th>
<th>0.F32.B34</th>
<th>0.F32.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.F32.B60</th>
<th>0.F33.B59</th>
<th>0.F33.B57</th>
<th>0.F32.B58</th>
<th>0.F33.B61</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-IO_HR_TOP-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</th>
<th>0.F33.B37</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_ioi_hp"><a class="header" href="#tile-hclk_ioi_hp">Tile HCLK_IOI_HP</a></h2>
<p>Cells: 8</p>
<h3 id="bel-hclk_ioi"><a class="header" href="#bel-hclk_ioi">Bel HCLK_IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel HCLK_IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BUFR_CKINT0</td><td>input</td><td>CELL4.IMUX.BYP3.SITE</td></tr>

<tr><td>BUFR_CKINT1</td><td>input</td><td>CELL4.IMUX.BYP4.SITE</td></tr>

<tr><td>BUFR_CKINT2</td><td>input</td><td>CELL3.IMUX.BYP4.SITE</td></tr>

<tr><td>BUFR_CKINT3</td><td>input</td><td>CELL3.IMUX.BYP3.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufr0"><a class="header" href="#bel-bufr0">Bel BUFR0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel BUFR0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL5.IMUX.BYP3.SITE</td></tr>

<tr><td>CLR</td><td>input</td><td>CELL6.IMUX.BYP3.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufr1"><a class="header" href="#bel-bufr1">Bel BUFR1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel BUFR1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL5.IMUX.BYP4.SITE</td></tr>

<tr><td>CLR</td><td>input</td><td>CELL6.IMUX.BYP4.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufr2"><a class="header" href="#bel-bufr2">Bel BUFR2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel BUFR2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL1.IMUX.BYP4.SITE</td></tr>

<tr><td>CLR</td><td>input</td><td>CELL2.IMUX.BYP4.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufr3"><a class="header" href="#bel-bufr3">Bel BUFR3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel BUFR3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL1.IMUX.BYP3.SITE</td></tr>

<tr><td>CLR</td><td>input</td><td>CELL2.IMUX.BYP3.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufio0"><a class="header" href="#bel-bufio0">Bel BUFIO0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel BUFIO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio1"><a class="header" href="#bel-bufio1">Bel BUFIO1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel BUFIO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio2"><a class="header" href="#bel-bufio2">Bel BUFIO2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel BUFIO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio3"><a class="header" href="#bel-bufio3">Bel BUFIO3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel BUFIO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-idelayctrl"><a class="header" href="#bel-idelayctrl">Bel IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel IDELAYCTRL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DNPULSEOUT</td><td>output</td><td>CELL4.OUT13.TMIN</td></tr>

<tr><td>OUTN1</td><td>output</td><td>CELL3.OUT13.TMIN</td></tr>

<tr><td>OUTN65</td><td>output</td><td>CELL3.OUT16.TMIN</td></tr>

<tr><td>RDY</td><td>output</td><td>CELL3.OUT22.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>CELL4.IMUX.IMUX24</td></tr>

<tr><td>UPPULSEOUT</td><td>output</td><td>CELL4.OUT16.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dci"><a class="header" href="#bel-dci">Bel DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel DCI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCIDONE</td><td>output</td><td>CELL4.OUT22.TMIN</td></tr>

<tr><td>INT_DCI_EN</td><td>input</td><td>CELL3.IMUX.FAN6.SITE</td></tr>

<tr><td>TSTCLK</td><td>input</td><td>CELL3.IMUX.FAN7.SITE</td></tr>

<tr><td>TSTHLN</td><td>input</td><td>CELL5.IMUX.FAN7.SITE</td></tr>

<tr><td>TSTHLP</td><td>input</td><td>CELL4.IMUX.FAN7.SITE</td></tr>

<tr><td>TSTRST</td><td>input</td><td>CELL6.IMUX.FAN7.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL1.IMUX.BYP3.SITE</td><td>BUFR3.CE</td></tr>

<tr><td>CELL1.IMUX.BYP4.SITE</td><td>BUFR2.CE</td></tr>

<tr><td>CELL2.IMUX.BYP3.SITE</td><td>BUFR3.CLR</td></tr>

<tr><td>CELL2.IMUX.BYP4.SITE</td><td>BUFR2.CLR</td></tr>

<tr><td>CELL3.IMUX.BYP3.SITE</td><td>HCLK_IOI.BUFR_CKINT3</td></tr>

<tr><td>CELL3.IMUX.BYP4.SITE</td><td>HCLK_IOI.BUFR_CKINT2</td></tr>

<tr><td>CELL3.IMUX.FAN6.SITE</td><td>DCI.INT_DCI_EN</td></tr>

<tr><td>CELL3.IMUX.FAN7.SITE</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL3.OUT13.TMIN</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL3.OUT16.TMIN</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL3.OUT22.TMIN</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL4.IMUX.BYP3.SITE</td><td>HCLK_IOI.BUFR_CKINT0</td></tr>

<tr><td>CELL4.IMUX.BYP4.SITE</td><td>HCLK_IOI.BUFR_CKINT1</td></tr>

<tr><td>CELL4.IMUX.FAN7.SITE</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL4.IMUX.IMUX24</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL4.OUT13.TMIN</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL4.OUT16.TMIN</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL4.OUT22.TMIN</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL5.IMUX.BYP3.SITE</td><td>BUFR0.CE</td></tr>

<tr><td>CELL5.IMUX.BYP4.SITE</td><td>BUFR1.CE</td></tr>

<tr><td>CELL5.IMUX.FAN7.SITE</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL6.IMUX.BYP3.SITE</td><td>BUFR0.CLR</td></tr>

<tr><td>CELL6.IMUX.BYP4.SITE</td><td>BUFR1.CLR</td></tr>

<tr><td>CELL6.IMUX.FAN7.SITE</td><td>DCI.TSTRST</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HP rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[11]</a>
</td>
<td title="R0.F27.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[0]</a>
</td>
<td title="R0.F28.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[0]</a>
</td>
<td title="R0.F29.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK7">HCLK_IOI:ENABLE.HCLK7</a>
</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</a>
</td>
<td title="R0.F31.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:MUX.I">BUFR0:MUX.I[2]</a>
</td>
<td>-</td>
<td title="R0.F36.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO0:DELAY_BYPASS">~BUFIO0:DELAY_BYPASS</a>
</td>
<td title="R0.F37.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO0:ENABLE">BUFIO0:ENABLE</a>
</td>
<td title="R0.F38.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:TEST_ENABLE">DCI:TEST_ENABLE[1]</a>
</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:ENABLE">DCI:ENABLE</a>
</td>
<td title="R0.F40.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[17]</a>
</td>
<td title="R0.F41.B31">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:DYNAMIC_ENABLE">DCI:DYNAMIC_ENABLE</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[10]</a>
</td>
<td title="R0.F27.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[0]</a>
</td>
<td title="R0.F28.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[0]</a>
</td>
<td title="R0.F29.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK6">HCLK_IOI:ENABLE.HCLK6</a>
</td>
<td title="R0.F30.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[0]</a>
</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[5]</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:ENABLE">BUFR0:ENABLE</a>
</td>
<td title="R0.F33.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[1]</a>
</td>
<td title="R0.F34.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:MUX.I">BUFR1:MUX.I[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:NREF_OUTPUT">DCI:NREF_OUTPUT[0]</a>
</td>
<td>-</td>
<td title="R0.F41.B30">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[16]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[9]</a>
</td>
<td title="R0.F27.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[3]</a>
</td>
<td title="R0.F28.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[1]</a>
</td>
<td title="R0.F29.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[0]</a>
</td>
<td title="R0.F30.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[0]</a>
</td>
<td title="R0.F31.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[5]</a>
</td>
<td title="R0.F32.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</a>
</td>
<td title="R0.F33.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[2]</a>
</td>
<td title="R0.F34.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:MUX.I">BUFR1:MUX.I[7]</a>
</td>
<td title="R0.F35.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:MUX.I">BUFR0:MUX.I[7]</a>
</td>
<td title="R0.F36.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO0:MUX.I">BUFIO0:MUX.I[0]</a>
</td>
<td title="R0.F37.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MODE">IDELAYCTRL:MODE[1]</a>
</td>
<td>-</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:NREF_OUTPUT">DCI:NREF_OUTPUT[1]</a>
</td>
<td>-</td>
<td title="R0.F41.B29">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[15]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[8]</a>
</td>
<td title="R0.F27.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[3]</a>
</td>
<td title="R0.F28.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[1]</a>
</td>
<td title="R0.F29.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[0]</a>
</td>
<td title="R0.F30.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[1]</a>
</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[6]</a>
</td>
<td>-</td>
<td title="R0.F33.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[3]</a>
</td>
<td>-</td>
<td title="R0.F35.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:MUX.I">BUFR0:MUX.I[6]</a>
</td>
<td title="R0.F36.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF0">HCLK_IOI:ENABLE.PERF0</a>
</td>
<td title="R0.F37.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MODE">IDELAYCTRL:MODE[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:NREF_OUTPUT_HALF">DCI:NREF_OUTPUT_HALF[0]</a>
</td>
<td title="R0.F40.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[2]</a>
</td>
<td title="R0.F41.B28">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[14]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[7]</a>
</td>
<td title="R0.F27.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[3]</a>
</td>
<td title="R0.F28.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[1]</a>
</td>
<td title="R0.F29.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK5">HCLK_IOI:ENABLE.HCLK5</a>
</td>
<td title="R0.F30.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[1]</a>
</td>
<td title="R0.F31.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[4]</a>
</td>
<td>-</td>
<td title="R0.F33.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[0]</a>
</td>
<td>-</td>
<td title="R0.F35.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:MUX.I">BUFR0:MUX.I[5]</a>
</td>
<td title="R0.F36.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:MUX.I">BUFR1:MUX.I[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:NREF_OUTPUT_HALF">DCI:NREF_OUTPUT_HALF[1]</a>
</td>
<td title="R0.F40.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[1]</a>
</td>
<td title="R0.F41.B27">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[13]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[6]</a>
</td>
<td title="R0.F27.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[2]</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[1]</a>
</td>
<td title="R0.F29.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[3]</a>
</td>
<td title="R0.F30.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[2]</a>
</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[6]</a>
</td>
<td title="R0.F32.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:ENABLE">BUFR1:ENABLE</a>
</td>
<td title="R0.F33.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[1]</a>
</td>
<td title="R0.F34.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:MUX.I">BUFR1:MUX.I[5]</a>
</td>
<td title="R0.F35.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:MUX.I">BUFR0:MUX.I[4]</a>
</td>
<td title="R0.F36.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:MUX.I">BUFR1:MUX.I[0]</a>
</td>
<td title="R0.F37.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:HIGH_PERFORMANCE_MODE">IDELAYCTRL:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td title="R0.F39.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:NREF_OUTPUT_HALF">DCI:NREF_OUTPUT_HALF[2]</a>
</td>
<td title="R0.F40.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[3]</a>
</td>
<td title="R0.F41.B26">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[12]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[5]</a>
</td>
<td title="R0.F27.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[2]</a>
</td>
<td title="R0.F28.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[2]</a>
</td>
<td title="R0.F29.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[6]</a>
</td>
<td title="R0.F30.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[2]</a>
</td>
<td title="R0.F31.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[4]</a>
</td>
<td title="R0.F32.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[4]</a>
</td>
<td title="R0.F33.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[2]</a>
</td>
<td title="R0.F34.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:MUX.I">BUFR1:MUX.I[4]</a>
</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:MUX.I">BUFR0:MUX.I[3]</a>
</td>
<td title="R0.F36.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:MUX.I">BUFR2:MUX.I[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:NREF_TERM_SPLIT">DCI:NREF_TERM_SPLIT[0]</a>
</td>
<td title="R0.F40.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[4]</a>
</td>
<td title="R0.F41.B25">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[11]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[4]</a>
</td>
<td title="R0.F27.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[2]</a>
</td>
<td title="R0.F28.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[2]</a>
</td>
<td title="R0.F29.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[4]</a>
</td>
<td title="R0.F30.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[3]</a>
</td>
<td title="R0.F31.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[5]</a>
</td>
<td title="R0.F32.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[4]</a>
</td>
<td title="R0.F33.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[3]</a>
</td>
<td title="R0.F34.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:MUX.I">BUFR1:MUX.I[3]</a>
</td>
<td title="R0.F35.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:MUX.I">BUFR0:MUX.I[1]</a>
</td>
<td title="R0.F36.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:MUX.I">BUFR2:MUX.I[0]</a>
</td>
<td title="R0.F37.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MODE">IDELAYCTRL:MODE[2]</a>
</td>
<td>-</td>
<td title="R0.F39.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:NREF_TERM_SPLIT">DCI:NREF_TERM_SPLIT[1]</a>
</td>
<td title="R0.F40.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[5]</a>
</td>
<td title="R0.F41.B24">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[10]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[3]</a>
</td>
<td title="R0.F27.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[2]</a>
</td>
<td title="R0.F28.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[2]</a>
</td>
<td title="R0.F29.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK4">HCLK_IOI:ENABLE.HCLK4</a>
</td>
<td title="R0.F30.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[3]</a>
</td>
<td title="R0.F31.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[4]</a>
</td>
<td title="R0.F32.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[4]</a>
</td>
<td title="R0.F33.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[0]</a>
</td>
<td title="R0.F34.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR1:MUX.I">BUFR1:MUX.I[2]</a>
</td>
<td title="R0.F35.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR0:MUX.I">BUFR0:MUX.I[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:NREF_TERM_SPLIT">DCI:NREF_TERM_SPLIT[2]</a>
</td>
<td title="R0.F40.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[6]</a>
</td>
<td title="R0.F41.B23">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[9]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B22">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[2]</a>
</td>
<td title="R0.F27.B22">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[1]</a>
</td>
<td title="R0.F28.B22">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[3]</a>
</td>
<td title="R0.F29.B22">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[3]</a>
</td>
<td title="R0.F30.B22">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[4]</a>
</td>
<td title="R0.F31.B22">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B22">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO1:ENABLE">BUFIO1:ENABLE</a>
</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B22">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[8]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[1]</a>
</td>
<td title="R0.F27.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[1]</a>
</td>
<td title="R0.F28.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[3]</a>
</td>
<td title="R0.F29.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[3]</a>
</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[5]</a>
</td>
<td title="R0.F31.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[6]</a>
</td>
<td>-</td>
<td title="R0.F33.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE">BUFR2:BUFR_DIVIDE[1]</a>
</td>
<td>-</td>
<td title="R0.F35.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:MUX.I">BUFR3:MUX.I[1]</a>
</td>
<td title="R0.F36.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO1:DELAY_BYPASS">~BUFIO1:DELAY_BYPASS</a>
</td>
<td title="R0.F37.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO1:MUX.I">BUFIO1:MUX.I[0]</a>
</td>
<td title="R0.F38.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B21">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[7]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[0]</a>
</td>
<td title="R0.F27.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[1]</a>
</td>
<td title="R0.F28.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[6]</a>
</td>
<td title="R0.F29.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[2]</a>
</td>
<td title="R0.F30.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[6]</a>
</td>
<td title="R0.F31.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:MUX.I">BUFR3:MUX.I[2]</a>
</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:ENABLE">BUFR2:ENABLE</a>
</td>
<td title="R0.F33.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE">BUFR2:BUFR_DIVIDE[2]</a>
</td>
<td title="R0.F34.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:MUX.I">BUFR2:MUX.I[7]</a>
</td>
<td>-</td>
<td title="R0.F36.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF1">HCLK_IOI:ENABLE.PERF1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F41.B20">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[6]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[4]</a>
</td>
<td title="R0.F27.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[1]</a>
</td>
<td title="R0.F28.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[6]</a>
</td>
<td title="R0.F29.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK11">HCLK_IOI:ENABLE.HCLK11</a>
</td>
<td title="R0.F30.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[6]</a>
</td>
<td title="R0.F31.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</a>
</td>
<td title="R0.F32.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:ENABLE">BUFR3:ENABLE</a>
</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE">BUFR2:BUFR_DIVIDE[3]</a>
</td>
<td title="R0.F34.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:MUX.I">BUFR2:MUX.I[6]</a>
</td>
<td title="R0.F35.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:MUX.I">BUFR3:MUX.I[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[0]</a>
</td>
<td title="R0.F41.B19">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[5]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[5]</a>
</td>
<td title="R0.F27.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[0]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[5]</a>
</td>
<td title="R0.F29.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK3">HCLK_IOI:ENABLE.HCLK3</a>
</td>
<td title="R0.F30.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[5]</a>
</td>
<td title="R0.F31.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE">BUFR2:BUFR_DIVIDE[0]</a>
</td>
<td title="R0.F34.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:MUX.I">BUFR2:MUX.I[5]</a>
</td>
<td title="R0.F35.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:MUX.I">BUFR3:MUX.I[4]</a>
</td>
<td title="R0.F36.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO2:ENABLE">BUFIO2:ENABLE</a>
</td>
<td title="R0.F37.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO3:ENABLE">BUFIO3:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:PREF_OUTPUT">DCI:PREF_OUTPUT[0]</a>
</td>
<td title="R0.F41.B18">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[4]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[6]</a>
</td>
<td title="R0.F27.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[0]</a>
</td>
<td title="R0.F28.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</a>
</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK10">HCLK_IOI:ENABLE.HCLK10</a>
</td>
<td title="R0.F30.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[4]</a>
</td>
<td title="R0.F31.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE">BUFR3:BUFR_DIVIDE[1]</a>
</td>
<td title="R0.F34.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:MUX.I">BUFR2:MUX.I[4]</a>
</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:MUX.I">BUFR3:MUX.I[5]</a>
</td>
<td title="R0.F36.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO2:MUX.I">BUFIO2:MUX.I[0]</a>
</td>
<td title="R0.F37.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO3:MUX.I">BUFIO3:MUX.I[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:PREF_OUTPUT">DCI:PREF_OUTPUT[1]</a>
</td>
<td title="R0.F41.B17">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[3]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[4]</a>
</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[6]</a>
</td>
<td>-</td>
<td title="R0.F29.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK2">HCLK_IOI:ENABLE.HCLK2</a>
</td>
<td title="R0.F30.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[3]</a>
</td>
<td title="R0.F31.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[1]</a>
</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:MUX.I">BUFR3:MUX.I[0]</a>
</td>
<td title="R0.F33.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE">BUFR3:BUFR_DIVIDE[2]</a>
</td>
<td title="R0.F34.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:MUX.I">BUFR2:MUX.I[3]</a>
</td>
<td title="R0.F35.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:MUX.I">BUFR3:MUX.I[6]</a>
</td>
<td title="R0.F36.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO2:DELAY_BYPASS">~BUFIO2:DELAY_BYPASS</a>
</td>
<td title="R0.F37.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFIO3:DELAY_BYPASS">~BUFIO3:DELAY_BYPASS</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:PREF_OUTPUT_HALF">DCI:PREF_OUTPUT_HALF[0]</a>
</td>
<td title="R0.F41.B16">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[2]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[4]</a>
</td>
<td title="R0.F27.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[5]</a>
</td>
<td title="R0.F28.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK0">HCLK_IOI:ENABLE.HCLK0</a>
</td>
<td title="R0.F29.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK9">HCLK_IOI:ENABLE.HCLK9</a>
</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[3]</a>
</td>
<td title="R0.F31.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[1]</a>
</td>
<td title="R0.F32.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[5]</a>
</td>
<td title="R0.F33.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE">BUFR3:BUFR_DIVIDE[3]</a>
</td>
<td title="R0.F34.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR2:MUX.I">BUFR2:MUX.I[2]</a>
</td>
<td title="R0.F35.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:MUX.I">BUFR3:MUX.I[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:TEST_ENABLE">DCI:TEST_ENABLE[0]</a>
</td>
<td>-</td>
<td title="R0.F40.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:PREF_OUTPUT_HALF">DCI:PREF_OUTPUT_HALF[1]</a>
</td>
<td title="R0.F41.B15">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[1]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[6]</a>
</td>
<td title="R0.F27.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[5]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK8">HCLK_IOI:ENABLE.HCLK8</a>
</td>
<td title="R0.F29.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK1">HCLK_IOI:ENABLE.HCLK1</a>
</td>
<td title="R0.F30.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[2]</a>
</td>
<td title="R0.F31.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[2]</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[6]</a>
</td>
<td title="R0.F33.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE">BUFR3:BUFR_DIVIDE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF2">HCLK_IOI:ENABLE.PERF2</a>
</td>
<td title="R0.F37.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF3">HCLK_IOI:ENABLE.PERF3</a>
</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:QUIET">DCI:QUIET</a>
</td>
<td>-</td>
<td title="R0.F40.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-DCI:PREF_OUTPUT_HALF">DCI:PREF_OUTPUT_HALF[2]</a>
</td>
<td title="R0.F41.B14">
<a href="#tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS[0]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO0:DELAY_BYPASS">BUFIO0:DELAY_BYPASS</th>
<th>0.F36.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO1:DELAY_BYPASS">BUFIO1:DELAY_BYPASS</th>
<th>0.F36.B21</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO2:DELAY_BYPASS">BUFIO2:DELAY_BYPASS</th>
<th>0.F36.B16</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO3:DELAY_BYPASS">BUFIO3:DELAY_BYPASS</th>
<th>0.F37.B16</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO0:ENABLE">BUFIO0:ENABLE</th>
<th>0.F37.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO1:ENABLE">BUFIO1:ENABLE</th>
<th>0.F37.B22</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO2:ENABLE">BUFIO2:ENABLE</th>
<th>0.F36.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO3:ENABLE">BUFIO3:ENABLE</th>
<th>0.F37.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR0:ENABLE">BUFR0:ENABLE</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR1:ENABLE">BUFR1:ENABLE</th>
<th>0.F32.B26</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR2:ENABLE">BUFR2:ENABLE</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR3:ENABLE">BUFR3:ENABLE</th>
<th>0.F32.B19</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</th>
<th>0.F38.B21</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</th>
<th>0.F38.B22</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:DYNAMIC_ENABLE">DCI:DYNAMIC_ENABLE</th>
<th>0.F41.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:ENABLE">DCI:ENABLE</th>
<th>0.F39.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:QUIET">DCI:QUIET</th>
<th>0.F38.B14</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</th>
<th>0.F32.B29</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</th>
<th>0.F30.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</th>
<th>0.F31.B19</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</th>
<th>0.F28.B17</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK0">HCLK_IOI:ENABLE.HCLK0</th>
<th>0.F28.B15</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK1">HCLK_IOI:ENABLE.HCLK1</th>
<th>0.F29.B14</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK10">HCLK_IOI:ENABLE.HCLK10</th>
<th>0.F29.B17</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK11">HCLK_IOI:ENABLE.HCLK11</th>
<th>0.F29.B19</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK2">HCLK_IOI:ENABLE.HCLK2</th>
<th>0.F29.B16</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK3">HCLK_IOI:ENABLE.HCLK3</th>
<th>0.F29.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK4">HCLK_IOI:ENABLE.HCLK4</th>
<th>0.F29.B23</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK5">HCLK_IOI:ENABLE.HCLK5</th>
<th>0.F29.B27</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK6">HCLK_IOI:ENABLE.HCLK6</th>
<th>0.F29.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK7">HCLK_IOI:ENABLE.HCLK7</th>
<th>0.F29.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK8">HCLK_IOI:ENABLE.HCLK8</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK9">HCLK_IOI:ENABLE.HCLK9</th>
<th>0.F29.B15</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF0">HCLK_IOI:ENABLE.PERF0</th>
<th>0.F36.B28</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF1">HCLK_IOI:ENABLE.PERF1</th>
<th>0.F36.B20</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF2">HCLK_IOI:ENABLE.PERF2</th>
<th>0.F36.B14</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF3">HCLK_IOI:ENABLE.PERF3</th>
<th>0.F37.B14</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:HIGH_PERFORMANCE_MODE">IDELAYCTRL:HIGH_PERFORMANCE_MODE</th>
<th>0.F37.B26</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO0:MUX.I">BUFIO0:MUX.I</th>
<th>0.F36.B29</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO1:MUX.I">BUFIO1:MUX.I</th>
<th>0.F37.B21</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO2:MUX.I">BUFIO2:MUX.I</th>
<th>0.F36.B17</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFIO3:MUX.I">BUFIO3:MUX.I</th>
<th>0.F37.B17</th>
</tr>

</thead>

<tbody>
<tr><td>CCIO</td>
<td>0</td>
</tr>

<tr><td>PERF</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE</th>
<th>0.F33.B28</th>
<th>0.F33.B29</th>
<th>0.F33.B30</th>
<th>0.F33.B27</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE</th>
<th>0.F33.B24</th>
<th>0.F33.B25</th>
<th>0.F33.B26</th>
<th>0.F33.B23</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE">BUFR2:BUFR_DIVIDE</th>
<th>0.F33.B19</th>
<th>0.F33.B20</th>
<th>0.F33.B21</th>
<th>0.F33.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE">BUFR3:BUFR_DIVIDE</th>
<th>0.F33.B15</th>
<th>0.F33.B16</th>
<th>0.F33.B17</th>
<th>0.F33.B14</th>
</tr>

</thead>

<tbody>
<tr><td>BYPASS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR0:MUX.I">BUFR0:MUX.I</th>
<th>0.F35.B29</th>
<th>0.F35.B28</th>
<th>0.F35.B27</th>
<th>0.F35.B26</th>
<th>0.F35.B25</th>
<th>0.F34.B31</th>
<th>0.F35.B24</th>
<th>0.F35.B23</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR1:MUX.I">BUFR1:MUX.I</th>
<th>0.F34.B29</th>
<th>0.F34.B30</th>
<th>0.F34.B26</th>
<th>0.F34.B25</th>
<th>0.F34.B24</th>
<th>0.F34.B23</th>
<th>0.F36.B27</th>
<th>0.F36.B26</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR2:MUX.I">BUFR2:MUX.I</th>
<th>0.F34.B20</th>
<th>0.F34.B19</th>
<th>0.F34.B18</th>
<th>0.F34.B17</th>
<th>0.F34.B16</th>
<th>0.F34.B15</th>
<th>0.F36.B25</th>
<th>0.F36.B24</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-BUFR3:MUX.I">BUFR3:MUX.I</th>
<th>0.F35.B15</th>
<th>0.F35.B16</th>
<th>0.F35.B17</th>
<th>0.F35.B18</th>
<th>0.F35.B19</th>
<th>0.F31.B20</th>
<th>0.F35.B21</th>
<th>0.F32.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>BUFIO0_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>BUFIO1_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>BUFIO2_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>BUFIO3_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:NREF_OUTPUT">DCI:NREF_OUTPUT</th>
<th>0.F39.B29</th>
<th>0.F39.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:PREF_OUTPUT">DCI:PREF_OUTPUT</th>
<th>0.F40.B17</th>
<th>0.F40.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:TEST_ENABLE">DCI:TEST_ENABLE</th>
<th>0.F38.B31</th>
<th>0.F38.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:NREF_OUTPUT_HALF">DCI:NREF_OUTPUT_HALF</th>
<th>0.F39.B26</th>
<th>0.F39.B27</th>
<th>0.F39.B28</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:NREF_TERM_SPLIT">DCI:NREF_TERM_SPLIT</th>
<th>0.F39.B23</th>
<th>0.F39.B24</th>
<th>0.F39.B25</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-DCI:PREF_OUTPUT_HALF">DCI:PREF_OUTPUT_HALF</th>
<th>0.F40.B14</th>
<th>0.F40.B15</th>
<th>0.F40.B16</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0</th>
<th>0.F29.B25</th>
<th>0.F28.B18</th>
<th>0.F29.B24</th>
<th>0.F27.B27</th>
<th>0.F27.B23</th>
<th>0.F27.B19</th>
<th>0.F29.B29</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1</th>
<th>0.F28.B19</th>
<th>0.F31.B29</th>
<th>0.F32.B25</th>
<th>0.F27.B28</th>
<th>0.F27.B24</th>
<th>0.F27.B20</th>
<th>0.F27.B17</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2</th>
<th>0.F31.B26</th>
<th>0.F31.B24</th>
<th>0.F31.B25</th>
<th>0.F30.B24</th>
<th>0.F30.B26</th>
<th>0.F30.B28</th>
<th>0.F30.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3</th>
<th>0.F26.B14</th>
<th>0.F27.B15</th>
<th>0.F26.B16</th>
<th>0.F29.B21</th>
<th>0.F28.B24</th>
<th>0.F28.B28</th>
<th>0.F27.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4</th>
<th>0.F28.B20</th>
<th>0.F31.B30</th>
<th>0.F31.B27</th>
<th>0.F28.B22</th>
<th>0.F28.B25</th>
<th>0.F28.B29</th>
<th>0.F27.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5</th>
<th>0.F31.B21</th>
<th>0.F31.B22</th>
<th>0.F31.B23</th>
<th>0.F30.B15</th>
<th>0.F31.B14</th>
<th>0.F31.B16</th>
<th>0.F31.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0</th>
<th>0.F26.B17</th>
<th>0.F26.B18</th>
<th>0.F26.B19</th>
<th>0.F29.B26</th>
<th>0.F27.B25</th>
<th>0.F27.B21</th>
<th>0.F29.B28</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1</th>
<th>0.F31.B28</th>
<th>0.F31.B31</th>
<th>0.F32.B24</th>
<th>0.F27.B29</th>
<th>0.F27.B26</th>
<th>0.F27.B22</th>
<th>0.F27.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2</th>
<th>0.F30.B20</th>
<th>0.F30.B21</th>
<th>0.F30.B22</th>
<th>0.F30.B23</th>
<th>0.F30.B25</th>
<th>0.F30.B27</th>
<th>0.F30.B29</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3</th>
<th>0.F27.B16</th>
<th>0.F27.B14</th>
<th>0.F26.B15</th>
<th>0.F29.B22</th>
<th>0.F29.B20</th>
<th>0.F28.B26</th>
<th>0.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4</th>
<th>0.F32.B14</th>
<th>0.F32.B15</th>
<th>0.F32.B23</th>
<th>0.F28.B21</th>
<th>0.F28.B23</th>
<th>0.F28.B27</th>
<th>0.F28.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5</th>
<th>0.F30.B19</th>
<th>0.F30.B18</th>
<th>0.F30.B17</th>
<th>0.F30.B16</th>
<th>0.F30.B14</th>
<th>0.F31.B15</th>
<th>0.F31.B17</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK10</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK11</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MODE">IDELAYCTRL:MODE</th>
<th>0.F37.B24</th>
<th>0.F37.B29</th>
<th>0.F37.B28</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DEFAULT</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>FULL_0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>FULL_1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK</th>
<th>0.F26.B31</th>
<th>0.F26.B30</th>
<th>0.F26.B29</th>
<th>0.F26.B28</th>
<th>0.F26.B27</th>
<th>0.F26.B26</th>
<th>0.F26.B25</th>
<th>0.F26.B24</th>
<th>0.F26.B23</th>
<th>0.F26.B22</th>
<th>0.F26.B21</th>
<th>0.F26.B20</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_D0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK_IO_D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_D2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_D3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_D4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_D5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF</th>
<th>0.F40.B23</th>
<th>0.F40.B24</th>
<th>0.F40.B25</th>
<th>0.F40.B26</th>
<th>0.F40.B28</th>
<th>0.F40.B27</th>
<th>0.F40.B19</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>600</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>675</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>750</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>900</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1100</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1250</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HP-LVDS:LVDSBIAS">LVDS:LVDSBIAS</th>
<th>0.F40.B31</th>
<th>0.F41.B30</th>
<th>0.F41.B29</th>
<th>0.F41.B28</th>
<th>0.F41.B27</th>
<th>0.F41.B26</th>
<th>0.F41.B25</th>
<th>0.F41.B24</th>
<th>0.F41.B23</th>
<th>0.F41.B22</th>
<th>0.F41.B21</th>
<th>0.F41.B20</th>
<th>0.F41.B19</th>
<th>0.F41.B18</th>
<th>0.F41.B17</th>
<th>0.F41.B16</th>
<th>0.F41.B15</th>
<th>0.F41.B14</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[17]</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_ioi_hr"><a class="header" href="#tile-hclk_ioi_hr">Tile HCLK_IOI_HR</a></h2>
<p>Cells: 8</p>
<h3 id="bel-hclk_ioi-1"><a class="header" href="#bel-hclk_ioi-1">Bel HCLK_IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel HCLK_IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BUFR_CKINT0</td><td>input</td><td>CELL4.IMUX.BYP3.SITE</td></tr>

<tr><td>BUFR_CKINT1</td><td>input</td><td>CELL4.IMUX.BYP4.SITE</td></tr>

<tr><td>BUFR_CKINT2</td><td>input</td><td>CELL3.IMUX.BYP4.SITE</td></tr>

<tr><td>BUFR_CKINT3</td><td>input</td><td>CELL3.IMUX.BYP3.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufr0-1"><a class="header" href="#bel-bufr0-1">Bel BUFR0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel BUFR0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL5.IMUX.BYP3.SITE</td></tr>

<tr><td>CLR</td><td>input</td><td>CELL6.IMUX.BYP3.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufr1-1"><a class="header" href="#bel-bufr1-1">Bel BUFR1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel BUFR1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL5.IMUX.BYP4.SITE</td></tr>

<tr><td>CLR</td><td>input</td><td>CELL6.IMUX.BYP4.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufr2-1"><a class="header" href="#bel-bufr2-1">Bel BUFR2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel BUFR2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL1.IMUX.BYP4.SITE</td></tr>

<tr><td>CLR</td><td>input</td><td>CELL2.IMUX.BYP4.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufr3-1"><a class="header" href="#bel-bufr3-1">Bel BUFR3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel BUFR3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL1.IMUX.BYP3.SITE</td></tr>

<tr><td>CLR</td><td>input</td><td>CELL2.IMUX.BYP3.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufio0-1"><a class="header" href="#bel-bufio0-1">Bel BUFIO0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel BUFIO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio1-1"><a class="header" href="#bel-bufio1-1">Bel BUFIO1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel BUFIO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio2-1"><a class="header" href="#bel-bufio2-1">Bel BUFIO2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel BUFIO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio3-1"><a class="header" href="#bel-bufio3-1">Bel BUFIO3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel BUFIO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-idelayctrl-1"><a class="header" href="#bel-idelayctrl-1">Bel IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel IDELAYCTRL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DNPULSEOUT</td><td>output</td><td>CELL4.OUT13.TMIN</td></tr>

<tr><td>OUTN1</td><td>output</td><td>CELL3.OUT13.TMIN</td></tr>

<tr><td>OUTN65</td><td>output</td><td>CELL3.OUT16.TMIN</td></tr>

<tr><td>RDY</td><td>output</td><td>CELL3.OUT22.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>CELL4.IMUX.IMUX24</td></tr>

<tr><td>UPPULSEOUT</td><td>output</td><td>CELL4.OUT16.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL1.IMUX.BYP3.SITE</td><td>BUFR3.CE</td></tr>

<tr><td>CELL1.IMUX.BYP4.SITE</td><td>BUFR2.CE</td></tr>

<tr><td>CELL2.IMUX.BYP3.SITE</td><td>BUFR3.CLR</td></tr>

<tr><td>CELL2.IMUX.BYP4.SITE</td><td>BUFR2.CLR</td></tr>

<tr><td>CELL3.IMUX.BYP3.SITE</td><td>HCLK_IOI.BUFR_CKINT3</td></tr>

<tr><td>CELL3.IMUX.BYP4.SITE</td><td>HCLK_IOI.BUFR_CKINT2</td></tr>

<tr><td>CELL3.OUT13.TMIN</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL3.OUT16.TMIN</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL3.OUT22.TMIN</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL4.IMUX.BYP3.SITE</td><td>HCLK_IOI.BUFR_CKINT0</td></tr>

<tr><td>CELL4.IMUX.BYP4.SITE</td><td>HCLK_IOI.BUFR_CKINT1</td></tr>

<tr><td>CELL4.IMUX.IMUX24</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL4.OUT13.TMIN</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL4.OUT16.TMIN</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL5.IMUX.BYP3.SITE</td><td>BUFR0.CE</td></tr>

<tr><td>CELL5.IMUX.BYP4.SITE</td><td>BUFR1.CE</td></tr>

<tr><td>CELL6.IMUX.BYP3.SITE</td><td>BUFR0.CLR</td></tr>

<tr><td>CELL6.IMUX.BYP4.SITE</td><td>BUFR1.CLR</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-7"><a class="header" href="#bitstream-7">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex7 HCLK_IOI_HR rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[11]</a>
</td>
<td title="R0.F27.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[0]</a>
</td>
<td title="R0.F28.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[0]</a>
</td>
<td title="R0.F29.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK7">HCLK_IOI:ENABLE.HCLK7</a>
</td>
<td title="R0.F30.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</a>
</td>
<td title="R0.F31.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:MUX.I">BUFR0:MUX.I[2]</a>
</td>
<td>-</td>
<td title="R0.F36.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO0:DELAY_BYPASS">~BUFIO0:DELAY_BYPASS</a>
</td>
<td title="R0.F37.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO0:ENABLE">BUFIO0:ENABLE</a>
</td>
<td title="R0.F38.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[15]</a>
</td>
<td title="R0.F39.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[14]</a>
</td>
<td title="R0.F40.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:COMMON">LVDS:COMMON[5]</a>
</td>
<td title="R0.F41.B31">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:COMMON">LVDS:COMMON[7]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[10]</a>
</td>
<td title="R0.F27.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[0]</a>
</td>
<td title="R0.F28.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[0]</a>
</td>
<td title="R0.F29.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK6">HCLK_IOI:ENABLE.HCLK6</a>
</td>
<td title="R0.F30.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[0]</a>
</td>
<td title="R0.F31.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[5]</a>
</td>
<td title="R0.F32.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:ENABLE">BUFR0:ENABLE</a>
</td>
<td title="R0.F33.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[1]</a>
</td>
<td title="R0.F34.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:MUX.I">BUFR1:MUX.I[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[6]</a>
</td>
<td title="R0.F39.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[1]</a>
</td>
<td title="R0.F40.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:COMMON">LVDS:COMMON[0]</a>
</td>
<td title="R0.F41.B30">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:COMMON">LVDS:COMMON[8]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[9]</a>
</td>
<td title="R0.F27.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[3]</a>
</td>
<td title="R0.F28.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[1]</a>
</td>
<td title="R0.F29.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[0]</a>
</td>
<td title="R0.F30.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[0]</a>
</td>
<td title="R0.F31.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[5]</a>
</td>
<td title="R0.F32.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</a>
</td>
<td title="R0.F33.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[2]</a>
</td>
<td title="R0.F34.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:MUX.I">BUFR1:MUX.I[7]</a>
</td>
<td title="R0.F35.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:MUX.I">BUFR0:MUX.I[7]</a>
</td>
<td title="R0.F36.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO0:MUX.I">BUFIO0:MUX.I[0]</a>
</td>
<td title="R0.F37.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MODE">IDELAYCTRL:MODE[1]</a>
</td>
<td title="R0.F38.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[5]</a>
</td>
<td title="R0.F39.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[4]</a>
</td>
<td title="R0.F40.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[15]</a>
</td>
<td title="R0.F41.B29">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[3]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[8]</a>
</td>
<td title="R0.F27.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[3]</a>
</td>
<td title="R0.F28.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[1]</a>
</td>
<td title="R0.F29.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[0]</a>
</td>
<td title="R0.F30.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[1]</a>
</td>
<td title="R0.F31.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[6]</a>
</td>
<td>-</td>
<td title="R0.F33.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[3]</a>
</td>
<td>-</td>
<td title="R0.F35.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:MUX.I">BUFR0:MUX.I[6]</a>
</td>
<td title="R0.F36.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF0">HCLK_IOI:ENABLE.PERF0</a>
</td>
<td title="R0.F37.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MODE">IDELAYCTRL:MODE[0]</a>
</td>
<td title="R0.F38.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[13]</a>
</td>
<td title="R0.F39.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-VCCOSENSE:MODE">VCCOSENSE:MODE[3]</a>
</td>
<td title="R0.F40.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:COMMON">LVDS:COMMON[1]</a>
</td>
<td title="R0.F41.B28">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[4]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[7]</a>
</td>
<td title="R0.F27.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[3]</a>
</td>
<td title="R0.F28.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[1]</a>
</td>
<td title="R0.F29.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK5">HCLK_IOI:ENABLE.HCLK5</a>
</td>
<td title="R0.F30.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[1]</a>
</td>
<td title="R0.F31.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[4]</a>
</td>
<td>-</td>
<td title="R0.F33.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[0]</a>
</td>
<td>-</td>
<td title="R0.F35.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:MUX.I">BUFR0:MUX.I[5]</a>
</td>
<td title="R0.F36.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:MUX.I">BUFR1:MUX.I[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[14]</a>
</td>
<td title="R0.F39.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-VCCOSENSE:MODE">VCCOSENSE:MODE[2]</a>
</td>
<td title="R0.F40.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:COMMON">LVDS:COMMON[2]</a>
</td>
<td title="R0.F41.B27">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[5]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[6]</a>
</td>
<td title="R0.F27.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[2]</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[1]</a>
</td>
<td title="R0.F29.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[3]</a>
</td>
<td title="R0.F30.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[2]</a>
</td>
<td title="R0.F31.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[6]</a>
</td>
<td title="R0.F32.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:ENABLE">BUFR1:ENABLE</a>
</td>
<td title="R0.F33.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[1]</a>
</td>
<td title="R0.F34.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:MUX.I">BUFR1:MUX.I[5]</a>
</td>
<td title="R0.F35.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:MUX.I">BUFR0:MUX.I[4]</a>
</td>
<td title="R0.F36.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:MUX.I">BUFR1:MUX.I[0]</a>
</td>
<td title="R0.F37.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:HIGH_PERFORMANCE_MODE">IDELAYCTRL:HIGH_PERFORMANCE_MODE</a>
</td>
<td title="R0.F38.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[0]</a>
</td>
<td title="R0.F39.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-VCCOSENSE:MODE">VCCOSENSE:MODE[1]</a>
</td>
<td title="R0.F40.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:COMMON">LVDS:COMMON[3]</a>
</td>
<td title="R0.F41.B26">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[8]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[5]</a>
</td>
<td title="R0.F27.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[2]</a>
</td>
<td title="R0.F28.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[2]</a>
</td>
<td title="R0.F29.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[6]</a>
</td>
<td title="R0.F30.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[2]</a>
</td>
<td title="R0.F31.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[4]</a>
</td>
<td title="R0.F32.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[4]</a>
</td>
<td title="R0.F33.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[2]</a>
</td>
<td title="R0.F34.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:MUX.I">BUFR1:MUX.I[4]</a>
</td>
<td title="R0.F35.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:MUX.I">BUFR0:MUX.I[3]</a>
</td>
<td title="R0.F36.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:MUX.I">BUFR2:MUX.I[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[2]</a>
</td>
<td title="R0.F39.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-VCCOSENSE:MODE">VCCOSENSE:MODE[0]</a>
</td>
<td title="R0.F40.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:COMMON">LVDS:COMMON[4]</a>
</td>
<td title="R0.F41.B25">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[9]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[4]</a>
</td>
<td title="R0.F27.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[2]</a>
</td>
<td title="R0.F28.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[2]</a>
</td>
<td title="R0.F29.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[4]</a>
</td>
<td title="R0.F30.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[3]</a>
</td>
<td title="R0.F31.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2[5]</a>
</td>
<td title="R0.F32.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[4]</a>
</td>
<td title="R0.F33.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[3]</a>
</td>
<td title="R0.F34.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:MUX.I">BUFR1:MUX.I[3]</a>
</td>
<td title="R0.F35.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:MUX.I">BUFR0:MUX.I[1]</a>
</td>
<td title="R0.F36.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:MUX.I">BUFR2:MUX.I[0]</a>
</td>
<td title="R0.F37.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MODE">IDELAYCTRL:MODE[2]</a>
</td>
<td title="R0.F38.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[1]</a>
</td>
<td title="R0.F39.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[3]</a>
</td>
<td title="R0.F40.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[3]</a>
</td>
<td title="R0.F41.B24">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[10]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[3]</a>
</td>
<td title="R0.F27.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[2]</a>
</td>
<td title="R0.F28.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[2]</a>
</td>
<td title="R0.F29.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK4">HCLK_IOI:ENABLE.HCLK4</a>
</td>
<td title="R0.F30.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[3]</a>
</td>
<td title="R0.F31.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[4]</a>
</td>
<td title="R0.F32.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[4]</a>
</td>
<td title="R0.F33.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[0]</a>
</td>
<td title="R0.F34.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR1:MUX.I">BUFR1:MUX.I[2]</a>
</td>
<td title="R0.F35.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR0:MUX.I">BUFR0:MUX.I[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[0]</a>
</td>
<td title="R0.F39.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:COMMON">LVDS:COMMON[6]</a>
</td>
<td title="R0.F40.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[4]</a>
</td>
<td title="R0.F41.B23">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[11]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[2]</a>
</td>
<td title="R0.F27.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[1]</a>
</td>
<td title="R0.F28.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[3]</a>
</td>
<td title="R0.F29.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[3]</a>
</td>
<td title="R0.F30.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[4]</a>
</td>
<td title="R0.F31.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F37.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO1:ENABLE">BUFIO1:ENABLE</a>
</td>
<td title="R0.F38.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-VCCOSENSE:FLAG">VCCOSENSE:FLAG</a>
</td>
<td title="R0.F39.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[2]</a>
</td>
<td title="R0.F40.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[5]</a>
</td>
<td title="R0.F41.B22">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[12]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[1]</a>
</td>
<td title="R0.F27.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[1]</a>
</td>
<td title="R0.F28.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[3]</a>
</td>
<td title="R0.F29.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[3]</a>
</td>
<td title="R0.F30.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[5]</a>
</td>
<td title="R0.F31.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[6]</a>
</td>
<td>-</td>
<td title="R0.F33.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE">BUFR2:BUFR_DIVIDE[1]</a>
</td>
<td>-</td>
<td title="R0.F35.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:MUX.I">BUFR3:MUX.I[1]</a>
</td>
<td title="R0.F36.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO1:DELAY_BYPASS">~BUFIO1:DELAY_BYPASS</a>
</td>
<td title="R0.F37.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO1:MUX.I">BUFIO1:MUX.I[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[7]</a>
</td>
<td title="R0.F40.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[6]</a>
</td>
<td title="R0.F41.B21">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[13]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[0]</a>
</td>
<td title="R0.F27.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[1]</a>
</td>
<td title="R0.F28.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4[6]</a>
</td>
<td title="R0.F29.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[2]</a>
</td>
<td title="R0.F30.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2[6]</a>
</td>
<td title="R0.F31.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:MUX.I">BUFR3:MUX.I[2]</a>
</td>
<td title="R0.F32.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:ENABLE">BUFR2:ENABLE</a>
</td>
<td title="R0.F33.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE">BUFR2:BUFR_DIVIDE[2]</a>
</td>
<td title="R0.F34.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:MUX.I">BUFR2:MUX.I[7]</a>
</td>
<td>-</td>
<td title="R0.F36.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF1">HCLK_IOI:ENABLE.PERF1</a>
</td>
<td>-</td>
<td title="R0.F38.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[2]</a>
</td>
<td title="R0.F39.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[6]</a>
</td>
<td title="R0.F40.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[7]</a>
</td>
<td title="R0.F41.B20">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[7]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[4]</a>
</td>
<td title="R0.F27.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[1]</a>
</td>
<td title="R0.F28.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[6]</a>
</td>
<td title="R0.F29.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK11">HCLK_IOI:ENABLE.HCLK11</a>
</td>
<td title="R0.F30.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[6]</a>
</td>
<td title="R0.F31.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</a>
</td>
<td title="R0.F32.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:ENABLE">BUFR3:ENABLE</a>
</td>
<td title="R0.F33.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE">BUFR2:BUFR_DIVIDE[3]</a>
</td>
<td title="R0.F34.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:MUX.I">BUFR2:MUX.I[6]</a>
</td>
<td title="R0.F35.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:MUX.I">BUFR3:MUX.I[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[1]</a>
</td>
<td title="R0.F39.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[5]</a>
</td>
<td title="R0.F40.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[8]</a>
</td>
<td title="R0.F41.B19">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[8]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[5]</a>
</td>
<td title="R0.F27.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1[0]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0[5]</a>
</td>
<td title="R0.F29.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK3">HCLK_IOI:ENABLE.HCLK3</a>
</td>
<td title="R0.F30.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[5]</a>
</td>
<td title="R0.F31.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE">BUFR2:BUFR_DIVIDE[0]</a>
</td>
<td title="R0.F34.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:MUX.I">BUFR2:MUX.I[5]</a>
</td>
<td title="R0.F35.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:MUX.I">BUFR3:MUX.I[4]</a>
</td>
<td title="R0.F36.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO2:ENABLE">BUFIO2:ENABLE</a>
</td>
<td title="R0.F37.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO3:ENABLE">BUFIO3:ENABLE</a>
</td>
<td title="R0.F38.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[0]</a>
</td>
<td title="R0.F39.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[2]</a>
</td>
<td title="R0.F40.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[9]</a>
</td>
<td title="R0.F41.B18">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[9]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0[6]</a>
</td>
<td title="R0.F27.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1[0]</a>
</td>
<td title="R0.F28.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</a>
</td>
<td title="R0.F29.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK10">HCLK_IOI:ENABLE.HCLK10</a>
</td>
<td title="R0.F30.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[4]</a>
</td>
<td title="R0.F31.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[0]</a>
</td>
<td>-</td>
<td title="R0.F33.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE">BUFR3:BUFR_DIVIDE[1]</a>
</td>
<td title="R0.F34.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:MUX.I">BUFR2:MUX.I[4]</a>
</td>
<td title="R0.F35.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:MUX.I">BUFR3:MUX.I[5]</a>
</td>
<td title="R0.F36.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO2:MUX.I">BUFIO2:MUX.I[0]</a>
</td>
<td title="R0.F37.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO3:MUX.I">BUFIO3:MUX.I[0]</a>
</td>
<td>-</td>
<td title="R0.F39.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[1]</a>
</td>
<td title="R0.F40.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[10]</a>
</td>
<td title="R0.F41.B17">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[10]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[4]</a>
</td>
<td title="R0.F27.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[6]</a>
</td>
<td>-</td>
<td title="R0.F29.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK2">HCLK_IOI:ENABLE.HCLK2</a>
</td>
<td title="R0.F30.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[3]</a>
</td>
<td title="R0.F31.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[1]</a>
</td>
<td title="R0.F32.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:MUX.I">BUFR3:MUX.I[0]</a>
</td>
<td title="R0.F33.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE">BUFR3:BUFR_DIVIDE[2]</a>
</td>
<td title="R0.F34.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:MUX.I">BUFR2:MUX.I[3]</a>
</td>
<td title="R0.F35.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:MUX.I">BUFR3:MUX.I[6]</a>
</td>
<td title="R0.F36.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO2:DELAY_BYPASS">~BUFIO2:DELAY_BYPASS</a>
</td>
<td title="R0.F37.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFIO3:DELAY_BYPASS">~BUFIO3:DELAY_BYPASS</a>
</td>
<td>-</td>
<td title="R0.F39.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[0]</a>
</td>
<td title="R0.F40.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[11]</a>
</td>
<td title="R0.F41.B16">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[11]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[4]</a>
</td>
<td title="R0.F27.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[5]</a>
</td>
<td title="R0.F28.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK0">HCLK_IOI:ENABLE.HCLK0</a>
</td>
<td title="R0.F29.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK9">HCLK_IOI:ENABLE.HCLK9</a>
</td>
<td title="R0.F30.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[3]</a>
</td>
<td title="R0.F31.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[1]</a>
</td>
<td title="R0.F32.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[5]</a>
</td>
<td title="R0.F33.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE">BUFR3:BUFR_DIVIDE[3]</a>
</td>
<td title="R0.F34.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR2:MUX.I">BUFR2:MUX.I[2]</a>
</td>
<td title="R0.F35.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:MUX.I">BUFR3:MUX.I[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[4]</a>
</td>
<td title="R0.F39.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[15]</a>
</td>
<td title="R0.F40.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[12]</a>
</td>
<td title="R0.F41.B15">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[12]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3[6]</a>
</td>
<td title="R0.F27.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3[5]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK8">HCLK_IOI:ENABLE.HCLK8</a>
</td>
<td title="R0.F29.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK1">HCLK_IOI:ENABLE.HCLK1</a>
</td>
<td title="R0.F30.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5[2]</a>
</td>
<td title="R0.F31.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5[2]</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4[6]</a>
</td>
<td title="R0.F33.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE">BUFR3:BUFR_DIVIDE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F36.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF2">HCLK_IOI:ENABLE.PERF2</a>
</td>
<td title="R0.F37.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF3">HCLK_IOI:ENABLE.PERF3</a>
</td>
<td title="R0.F38.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[3]</a>
</td>
<td title="R0.F39.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS[14]</a>
</td>
<td title="R0.F40.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1[13]</a>
</td>
<td title="R0.F41.B14">
<a href="#tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0[6]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO0:DELAY_BYPASS">BUFIO0:DELAY_BYPASS</th>
<th>0.F36.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO1:DELAY_BYPASS">BUFIO1:DELAY_BYPASS</th>
<th>0.F36.B21</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO2:DELAY_BYPASS">BUFIO2:DELAY_BYPASS</th>
<th>0.F36.B16</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO3:DELAY_BYPASS">BUFIO3:DELAY_BYPASS</th>
<th>0.F37.B16</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO0:ENABLE">BUFIO0:ENABLE</th>
<th>0.F37.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO1:ENABLE">BUFIO1:ENABLE</th>
<th>0.F37.B22</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO2:ENABLE">BUFIO2:ENABLE</th>
<th>0.F36.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO3:ENABLE">BUFIO3:ENABLE</th>
<th>0.F37.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR0:ENABLE">BUFR0:ENABLE</th>
<th>0.F32.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR1:ENABLE">BUFR1:ENABLE</th>
<th>0.F32.B26</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR2:ENABLE">BUFR2:ENABLE</th>
<th>0.F32.B20</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR3:ENABLE">BUFR3:ENABLE</th>
<th>0.F32.B19</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</th>
<th>0.F32.B29</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</th>
<th>0.F30.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</th>
<th>0.F31.B19</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</th>
<th>0.F28.B17</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK0">HCLK_IOI:ENABLE.HCLK0</th>
<th>0.F28.B15</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK1">HCLK_IOI:ENABLE.HCLK1</th>
<th>0.F29.B14</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK10">HCLK_IOI:ENABLE.HCLK10</th>
<th>0.F29.B17</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK11">HCLK_IOI:ENABLE.HCLK11</th>
<th>0.F29.B19</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK2">HCLK_IOI:ENABLE.HCLK2</th>
<th>0.F29.B16</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK3">HCLK_IOI:ENABLE.HCLK3</th>
<th>0.F29.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK4">HCLK_IOI:ENABLE.HCLK4</th>
<th>0.F29.B23</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK5">HCLK_IOI:ENABLE.HCLK5</th>
<th>0.F29.B27</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK6">HCLK_IOI:ENABLE.HCLK6</th>
<th>0.F29.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK7">HCLK_IOI:ENABLE.HCLK7</th>
<th>0.F29.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK8">HCLK_IOI:ENABLE.HCLK8</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK9">HCLK_IOI:ENABLE.HCLK9</th>
<th>0.F29.B15</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF0">HCLK_IOI:ENABLE.PERF0</th>
<th>0.F36.B28</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF1">HCLK_IOI:ENABLE.PERF1</th>
<th>0.F36.B20</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF2">HCLK_IOI:ENABLE.PERF2</th>
<th>0.F36.B14</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF3">HCLK_IOI:ENABLE.PERF3</th>
<th>0.F37.B14</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:HIGH_PERFORMANCE_MODE">IDELAYCTRL:HIGH_PERFORMANCE_MODE</th>
<th>0.F37.B26</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-VCCOSENSE:FLAG">VCCOSENSE:FLAG</th>
<th>0.F38.B22</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO0:MUX.I">BUFIO0:MUX.I</th>
<th>0.F36.B29</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO1:MUX.I">BUFIO1:MUX.I</th>
<th>0.F37.B21</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO2:MUX.I">BUFIO2:MUX.I</th>
<th>0.F36.B17</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFIO3:MUX.I">BUFIO3:MUX.I</th>
<th>0.F37.B17</th>
</tr>

</thead>

<tbody>
<tr><td>CCIO</td>
<td>0</td>
</tr>

<tr><td>PERF</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE</th>
<th>0.F33.B28</th>
<th>0.F33.B29</th>
<th>0.F33.B30</th>
<th>0.F33.B27</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE</th>
<th>0.F33.B24</th>
<th>0.F33.B25</th>
<th>0.F33.B26</th>
<th>0.F33.B23</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE">BUFR2:BUFR_DIVIDE</th>
<th>0.F33.B19</th>
<th>0.F33.B20</th>
<th>0.F33.B21</th>
<th>0.F33.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE">BUFR3:BUFR_DIVIDE</th>
<th>0.F33.B15</th>
<th>0.F33.B16</th>
<th>0.F33.B17</th>
<th>0.F33.B14</th>
</tr>

</thead>

<tbody>
<tr><td>BYPASS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR0:MUX.I">BUFR0:MUX.I</th>
<th>0.F35.B29</th>
<th>0.F35.B28</th>
<th>0.F35.B27</th>
<th>0.F35.B26</th>
<th>0.F35.B25</th>
<th>0.F34.B31</th>
<th>0.F35.B24</th>
<th>0.F35.B23</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR1:MUX.I">BUFR1:MUX.I</th>
<th>0.F34.B29</th>
<th>0.F34.B30</th>
<th>0.F34.B26</th>
<th>0.F34.B25</th>
<th>0.F34.B24</th>
<th>0.F34.B23</th>
<th>0.F36.B27</th>
<th>0.F36.B26</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR2:MUX.I">BUFR2:MUX.I</th>
<th>0.F34.B20</th>
<th>0.F34.B19</th>
<th>0.F34.B18</th>
<th>0.F34.B17</th>
<th>0.F34.B16</th>
<th>0.F34.B15</th>
<th>0.F36.B25</th>
<th>0.F36.B24</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-BUFR3:MUX.I">BUFR3:MUX.I</th>
<th>0.F35.B15</th>
<th>0.F35.B16</th>
<th>0.F35.B17</th>
<th>0.F35.B18</th>
<th>0.F35.B19</th>
<th>0.F31.B20</th>
<th>0.F35.B21</th>
<th>0.F32.B16</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>BUFIO0_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>BUFIO1_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>BUFIO2_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>BUFIO3_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS">DRIVERBIAS:DRIVERBIAS</th>
<th>0.F39.B15</th>
<th>0.F39.B14</th>
<th>0.F41.B21</th>
<th>0.F41.B22</th>
<th>0.F41.B23</th>
<th>0.F41.B24</th>
<th>0.F41.B25</th>
<th>0.F41.B26</th>
<th>0.F39.B21</th>
<th>0.F39.B20</th>
<th>0.F39.B19</th>
<th>0.F38.B15</th>
<th>0.F38.B14</th>
<th>0.F39.B18</th>
<th>0.F39.B17</th>
<th>0.F39.B16</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-LVDS:GROUP0">LVDS:GROUP0</th>
<th>0.F40.B29</th>
<th>0.F38.B27</th>
<th>0.F38.B28</th>
<th>0.F41.B15</th>
<th>0.F41.B16</th>
<th>0.F41.B17</th>
<th>0.F41.B18</th>
<th>0.F41.B19</th>
<th>0.F41.B20</th>
<th>0.F41.B14</th>
<th>0.F41.B27</th>
<th>0.F41.B28</th>
<th>0.F41.B29</th>
<th>0.F38.B25</th>
<th>0.F38.B24</th>
<th>0.F38.B23</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-LVDS:GROUP1">LVDS:GROUP1</th>
<th>0.F38.B31</th>
<th>0.F39.B31</th>
<th>0.F40.B14</th>
<th>0.F40.B15</th>
<th>0.F40.B16</th>
<th>0.F40.B17</th>
<th>0.F40.B18</th>
<th>0.F40.B19</th>
<th>0.F40.B20</th>
<th>0.F40.B21</th>
<th>0.F40.B22</th>
<th>0.F40.B23</th>
<th>0.F40.B24</th>
<th>0.F38.B20</th>
<th>0.F38.B19</th>
<th>0.F38.B18</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0">HCLK_IOI:MUX.HCLK_IO_D0</th>
<th>0.F29.B25</th>
<th>0.F28.B18</th>
<th>0.F29.B24</th>
<th>0.F27.B27</th>
<th>0.F27.B23</th>
<th>0.F27.B19</th>
<th>0.F29.B29</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1">HCLK_IOI:MUX.HCLK_IO_D1</th>
<th>0.F28.B19</th>
<th>0.F31.B29</th>
<th>0.F32.B25</th>
<th>0.F27.B28</th>
<th>0.F27.B24</th>
<th>0.F27.B20</th>
<th>0.F27.B17</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2">HCLK_IOI:MUX.HCLK_IO_D2</th>
<th>0.F31.B26</th>
<th>0.F31.B24</th>
<th>0.F31.B25</th>
<th>0.F30.B24</th>
<th>0.F30.B26</th>
<th>0.F30.B28</th>
<th>0.F30.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3">HCLK_IOI:MUX.HCLK_IO_D3</th>
<th>0.F26.B14</th>
<th>0.F27.B15</th>
<th>0.F26.B16</th>
<th>0.F29.B21</th>
<th>0.F28.B24</th>
<th>0.F28.B28</th>
<th>0.F27.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4">HCLK_IOI:MUX.HCLK_IO_D4</th>
<th>0.F28.B20</th>
<th>0.F31.B30</th>
<th>0.F31.B27</th>
<th>0.F28.B22</th>
<th>0.F28.B25</th>
<th>0.F28.B29</th>
<th>0.F27.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5">HCLK_IOI:MUX.HCLK_IO_D5</th>
<th>0.F31.B21</th>
<th>0.F31.B22</th>
<th>0.F31.B23</th>
<th>0.F30.B15</th>
<th>0.F31.B14</th>
<th>0.F31.B16</th>
<th>0.F31.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0">HCLK_IOI:MUX.HCLK_IO_U0</th>
<th>0.F26.B17</th>
<th>0.F26.B18</th>
<th>0.F26.B19</th>
<th>0.F29.B26</th>
<th>0.F27.B25</th>
<th>0.F27.B21</th>
<th>0.F29.B28</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1">HCLK_IOI:MUX.HCLK_IO_U1</th>
<th>0.F31.B28</th>
<th>0.F31.B31</th>
<th>0.F32.B24</th>
<th>0.F27.B29</th>
<th>0.F27.B26</th>
<th>0.F27.B22</th>
<th>0.F27.B18</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2">HCLK_IOI:MUX.HCLK_IO_U2</th>
<th>0.F30.B20</th>
<th>0.F30.B21</th>
<th>0.F30.B22</th>
<th>0.F30.B23</th>
<th>0.F30.B25</th>
<th>0.F30.B27</th>
<th>0.F30.B29</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3">HCLK_IOI:MUX.HCLK_IO_U3</th>
<th>0.F27.B16</th>
<th>0.F27.B14</th>
<th>0.F26.B15</th>
<th>0.F29.B22</th>
<th>0.F29.B20</th>
<th>0.F28.B26</th>
<th>0.F28.B30</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4">HCLK_IOI:MUX.HCLK_IO_U4</th>
<th>0.F32.B14</th>
<th>0.F32.B15</th>
<th>0.F32.B23</th>
<th>0.F28.B21</th>
<th>0.F28.B23</th>
<th>0.F28.B27</th>
<th>0.F28.B31</th>
</tr>

<tr><th id="tile-virtex7-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5">HCLK_IOI:MUX.HCLK_IO_U5</th>
<th>0.F30.B19</th>
<th>0.F30.B18</th>
<th>0.F30.B17</th>
<th>0.F30.B16</th>
<th>0.F30.B14</th>
<th>0.F31.B15</th>
<th>0.F31.B17</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK10</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK11</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MODE">IDELAYCTRL:MODE</th>
<th>0.F37.B24</th>
<th>0.F37.B29</th>
<th>0.F37.B28</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DEFAULT</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>FULL_0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>FULL_1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK</th>
<th>0.F26.B31</th>
<th>0.F26.B30</th>
<th>0.F26.B29</th>
<th>0.F26.B28</th>
<th>0.F26.B27</th>
<th>0.F26.B26</th>
<th>0.F26.B25</th>
<th>0.F26.B24</th>
<th>0.F26.B23</th>
<th>0.F26.B22</th>
<th>0.F26.B21</th>
<th>0.F26.B20</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_D0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK_IO_D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_D2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_D3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_D4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_D5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK_IO_U5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF</th>
<th>0.F38.B30</th>
<th>0.F38.B29</th>
<th>0.F39.B29</th>
<th>0.F39.B24</th>
<th>0.F39.B22</th>
<th>0.F39.B30</th>
<th>0.F38.B26</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>600</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>675</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>750</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>900</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1100</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1250</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-LVDS:COMMON">LVDS:COMMON</th>
<th>0.F41.B30</th>
<th>0.F41.B31</th>
<th>0.F39.B23</th>
<th>0.F40.B31</th>
<th>0.F40.B25</th>
<th>0.F40.B26</th>
<th>0.F40.B27</th>
<th>0.F40.B28</th>
<th>0.F40.B30</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex7-HCLK_IOI_HR-VCCOSENSE:MODE">VCCOSENSE:MODE</th>
<th>0.F39.B28</th>
<th>0.F39.B27</th>
<th>0.F39.B26</th>
<th>0.F39.B25</th>
</tr>

</thead>

<tbody>
<tr><td>ALWAYSACTIVE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>FREEZE</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tables--hp-io"><a class="header" href="#tables--hp-io">Tables — HP IO</a></h2>
<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="7">HP_IOSTD:PDRIVE</th>
<th colspan="7">HP_IOSTD:NDRIVE</th>
</tr>

<tr>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_12</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSUL_12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL12</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL12_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL12_T_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL135</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL135_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL135_T_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_T_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">HP_IOSTD:PSLEW</th>
<th colspan="5">HP_IOSTD:NSLEW</th>
</tr>

<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_18.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_DCI.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI_18.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI_18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_T_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI_18.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI_18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_12.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_18.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSUL_12.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSUL_12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSUL_12_DCI.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSUL_12_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.2.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.6.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.2.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12.FAST</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.2.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.6.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.8.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_15</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL12.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL12_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL12_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL12_T_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL12_T_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135_T_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135_T_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL15.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL15_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL15_T_DCI.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_T_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_T_DCI.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_T_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I_DCI.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I_DCI.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VR</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="9">HP_IOSTD:LVDS_T</th>
<th colspan="9">HP_IOSTD:LVDS_C</th>
</tr>

<tr>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LVDS</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>TERM_DYNAMIC_LVDS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>TERM_LVDS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="18">HP_IOSTD:LVDSBIAS</th>
</tr>

<tr>
<th>[17]</th>
<th>[16]</th>
<th>[15]</th>
<th>[14]</th>
<th>[13]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LVDS</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">HP_IOSTD:DCI:PREF_OUTPUT</th>
<th colspan="2">HP_IOSTD:DCI:NREF_OUTPUT</th>
</tr>

<tr>
<th>[1]</th>
<th>[0]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSUL_12_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDCI_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVDCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="3">HP_IOSTD:DCI:PREF_OUTPUT_HALF</th>
<th colspan="3">HP_IOSTD:DCI:NREF_OUTPUT_HALF</th>
</tr>

<tr>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="3">HP_IOSTD:DCI:NREF_TERM_SPLIT</th>
</tr>

<tr>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL12_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL12_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL135_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL135_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL15_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL15_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tables--hr-io"><a class="header" href="#tables--hr-io">Tables — HR IO</a></h2>
<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="7">HR_IOSTD:DRIVE</th>
</tr>

<tr>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSUL_12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.24</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>MOBILE_DDR</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135_R</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL15_R</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="10">HR_IOSTD:SLEW</th>
</tr>

<tr>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSUL_12.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSUL_12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.16.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.24.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.24.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.12.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.12.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.16.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.4.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.4.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MOBILE_DDR.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>MOBILE_DDR.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL135.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL135.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL135_R.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL135_R.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_R.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_R.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II.SLOW</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="3">HR_IOSTD:OUTPUT_MISC</th>
</tr>

<tr>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSUL_12</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MOBILE_DDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SSTL135</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL135_R</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_R</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="13">HR_IOSTD:LVDS_T</th>
<th colspan="13">HR_IOSTD:LVDS_C</th>
</tr>

<tr>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_LVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_MINI_LVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_PPDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_RSDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OUTPUT_TMDS_33</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_LVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_MINI_LVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_PPDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TERM_RSDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="16">HR_IOSTD:DRIVERBIAS</th>
</tr>

<tr>
<th>[15]</th>
<th>[14]</th>
<th>[13]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>1200</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1350</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1500</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1800</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2500</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3300</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="9">HR_IOSTD:LVDSBIAS:COMMON</th>
<th colspan="16">HR_IOSTD:LVDSBIAS:GROUP</th>
</tr>

<tr>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[15]</th>
<th>[14]</th>
<th>[13]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MINI_LVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PPDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>RSDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>TMDS_33</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex7/clock/spine.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex7/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex7/clock/spine.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex7/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
