# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do robinsun-fpga_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+D:/Documents/Github/robinsun-fpga {D:/Documents/Github/robinsun-fpga/sonars.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:10:22 on Mar 11,2016
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/Github/robinsun-fpga" D:/Documents/Github/robinsun-fpga/sonars.sv 
# -- Compiling module sonars
# 
# Top level modules:
# 	sonars
# End time: 12:10:22 on Mar 11,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/Github/robinsun-fpga {D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:10:22 on Mar 11,2016
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/Github/robinsun-fpga" D:/Documents/Github/robinsun-fpga/robinsun_fpga.sv 
# -- Compiling module robinsun_fpga
# 
# Top level modules:
# 	robinsun_fpga
# End time: 12:10:22 on Mar 11,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/Github/robinsun-fpga {D:/Documents/Github/robinsun-fpga/MySPI.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:10:22 on Mar 11,2016
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/Github/robinsun-fpga" D:/Documents/Github/robinsun-fpga/MySPI.sv 
# -- Compiling module MySPI
# 
# Top level modules:
# 	MySPI
# End time: 12:10:22 on Mar 11,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Documents/Github/robinsun-fpga {D:/Documents/Github/robinsun-fpga/encoder.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:10:22 on Mar 11,2016
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/Github/robinsun-fpga" D:/Documents/Github/robinsun-fpga/encoder.sv 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 12:10:22 on Mar 11,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Documents/Github/robinsun-fpga {D:/Documents/Github/robinsun-fpga/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:10:22 on Mar 11,2016
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/Github/robinsun-fpga" D:/Documents/Github/robinsun-fpga/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:10:23 on Mar 11,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "robinsun-fpga_run_msim_rtl_verilog.do" 
# Start time: 12:10:23 on Mar 11,2016
# Loading sv_std.std
# Loading work.testbench
# Loading work.sonars
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ms
# End time: 12:17:43 on Mar 11,2016, Elapsed time: 0:07:20
# Errors: 0, Warnings: 0
