Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIC_TB_behav xil_defaultlib.CIC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'FREQ_WORD' [Z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/phasemeter_V4_sims/phasemeter_V4_sism.srcs/sim_1/new/CIC_TB.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CIC_V5(N=2)
Compiling module xil_defaultlib.CIC_R16_N2_DEC
Compiling module xil_defaultlib.NCO_V4_default
Compiling module xil_defaultlib.CIC_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CIC_TB_behav
