/* Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP2C70F896) Path("D:/Programming/Verilog/practice/week4/print_RCA_result_to_7segment/output_files/") File("print_RCA_result_to_7segment.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
