ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_Base_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-sp-d16
  26              	HAL_TIM_Base_MspInit:
  27              	.LVL0:
  28              	.LFB143:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** 
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 2


  30:Core/Src/tim.c **** /* TIM3 init function */
  31:Core/Src/tim.c **** void MX_TIM3_Init(void)
  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  45:Core/Src/tim.c ****   htim3.Instance = TIM3;
  46:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  47:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  48:Core/Src/tim.c ****   htim3.Init.Period = 28000;
  49:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****     Error_Handler();
  81:Core/Src/tim.c ****   }
  82:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  85:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
  86:Core/Src/tim.c **** 
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 3


  87:Core/Src/tim.c **** }
  88:Core/Src/tim.c **** /* TIM4 init function */
  89:Core/Src/tim.c **** void MX_TIM4_Init(void)
  90:Core/Src/tim.c **** {
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  97:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  98:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 103:Core/Src/tim.c ****   htim4.Instance = TIM4;
 104:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 105:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 106:Core/Src/tim.c ****   htim4.Init.Period = 28000;
 107:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 108:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 109:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 110:Core/Src/tim.c ****   {
 111:Core/Src/tim.c ****     Error_Handler();
 112:Core/Src/tim.c ****   }
 113:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 114:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 115:Core/Src/tim.c ****   {
 116:Core/Src/tim.c ****     Error_Handler();
 117:Core/Src/tim.c ****   }
 118:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 119:Core/Src/tim.c ****   {
 120:Core/Src/tim.c ****     Error_Handler();
 121:Core/Src/tim.c ****   }
 122:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 123:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 124:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****     Error_Handler();
 127:Core/Src/tim.c ****   }
 128:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 129:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 130:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 131:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 137:Core/Src/tim.c ****   {
 138:Core/Src/tim.c ****     Error_Handler();
 139:Core/Src/tim.c ****   }
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 143:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 4


 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c **** }
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 148:Core/Src/tim.c **** {
  30              		.loc 1 148 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 148 1 is_stmt 0 view .LVU1
  36 0000 82B0     		sub	sp, sp, #8
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
  39              		.loc 1 150 3 is_stmt 1 view .LVU2
  40              		.loc 1 150 20 is_stmt 0 view .LVU3
  41 0002 0368     		ldr	r3, [r0]
  42              		.loc 1 150 5 view .LVU4
  43 0004 0E4A     		ldr	r2, .L7
  44 0006 9342     		cmp	r3, r2
  45 0008 04D0     		beq	.L5
 151:Core/Src/tim.c ****   {
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 155:Core/Src/tim.c ****     /* TIM3 clock enable */
 156:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 160:Core/Src/tim.c ****   }
 161:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
  46              		.loc 1 161 8 is_stmt 1 view .LVU5
  47              		.loc 1 161 10 is_stmt 0 view .LVU6
  48 000a 0E4A     		ldr	r2, .L7+4
  49 000c 9342     		cmp	r3, r2
  50 000e 0CD0     		beq	.L6
  51              	.L1:
 162:Core/Src/tim.c ****   {
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 166:Core/Src/tim.c ****     /* TIM4 clock enable */
 167:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 168:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 171:Core/Src/tim.c ****   }
 172:Core/Src/tim.c **** }
  52              		.loc 1 172 1 view .LVU7
  53 0010 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_remember_state
  56              		.cfi_def_cfa_offset 0
  57              		@ sp needed
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 5


  58 0012 7047     		bx	lr
  59              	.L5:
  60              	.LCFI2:
  61              		.cfi_restore_state
 156:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  62              		.loc 1 156 5 is_stmt 1 view .LVU8
  63              	.LBB2:
 156:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  64              		.loc 1 156 5 view .LVU9
 156:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  65              		.loc 1 156 5 view .LVU10
  66 0014 0C4B     		ldr	r3, .L7+8
  67 0016 1A6C     		ldr	r2, [r3, #64]
  68 0018 42F00202 		orr	r2, r2, #2
  69 001c 1A64     		str	r2, [r3, #64]
 156:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  70              		.loc 1 156 5 view .LVU11
  71 001e 1B6C     		ldr	r3, [r3, #64]
  72 0020 03F00203 		and	r3, r3, #2
  73 0024 0093     		str	r3, [sp]
 156:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  74              		.loc 1 156 5 view .LVU12
  75 0026 009B     		ldr	r3, [sp]
  76              	.LBE2:
 156:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  77              		.loc 1 156 5 view .LVU13
  78 0028 F2E7     		b	.L1
  79              	.L6:
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  80              		.loc 1 167 5 view .LVU14
  81              	.LBB3:
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  82              		.loc 1 167 5 view .LVU15
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  83              		.loc 1 167 5 view .LVU16
  84 002a 074B     		ldr	r3, .L7+8
  85 002c 1A6C     		ldr	r2, [r3, #64]
  86 002e 42F00402 		orr	r2, r2, #4
  87 0032 1A64     		str	r2, [r3, #64]
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  88              		.loc 1 167 5 view .LVU17
  89 0034 1B6C     		ldr	r3, [r3, #64]
  90 0036 03F00403 		and	r3, r3, #4
  91 003a 0193     		str	r3, [sp, #4]
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  92              		.loc 1 167 5 view .LVU18
  93 003c 019B     		ldr	r3, [sp, #4]
  94              	.LBE3:
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  95              		.loc 1 167 5 view .LVU19
  96              		.loc 1 172 1 is_stmt 0 view .LVU20
  97 003e E7E7     		b	.L1
  98              	.L8:
  99              		.align	2
 100              	.L7:
 101 0040 00040040 		.word	1073742848
 102 0044 00080040 		.word	1073743872
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 6


 103 0048 00380240 		.word	1073887232
 104              		.cfi_endproc
 105              	.LFE143:
 107              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 108              		.align	1
 109              		.global	HAL_TIM_MspPostInit
 110              		.syntax unified
 111              		.thumb
 112              		.thumb_func
 113              		.fpu fpv5-sp-d16
 115              	HAL_TIM_MspPostInit:
 116              	.LVL1:
 117              	.LFB144:
 173:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 174:Core/Src/tim.c **** {
 118              		.loc 1 174 1 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 32
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		.loc 1 174 1 is_stmt 0 view .LVU22
 123 0000 10B5     		push	{r4, lr}
 124              	.LCFI3:
 125              		.cfi_def_cfa_offset 8
 126              		.cfi_offset 4, -8
 127              		.cfi_offset 14, -4
 128 0002 88B0     		sub	sp, sp, #32
 129              	.LCFI4:
 130              		.cfi_def_cfa_offset 40
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 131              		.loc 1 176 3 is_stmt 1 view .LVU23
 132              		.loc 1 176 20 is_stmt 0 view .LVU24
 133 0004 0023     		movs	r3, #0
 134 0006 0393     		str	r3, [sp, #12]
 135 0008 0493     		str	r3, [sp, #16]
 136 000a 0593     		str	r3, [sp, #20]
 137 000c 0693     		str	r3, [sp, #24]
 138 000e 0793     		str	r3, [sp, #28]
 177:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 139              		.loc 1 177 3 is_stmt 1 view .LVU25
 140              		.loc 1 177 15 is_stmt 0 view .LVU26
 141 0010 0368     		ldr	r3, [r0]
 142              		.loc 1 177 5 view .LVU27
 143 0012 224A     		ldr	r2, .L15
 144 0014 9342     		cmp	r3, r2
 145 0016 04D0     		beq	.L13
 178:Core/Src/tim.c ****   {
 179:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 182:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 183:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 185:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 186:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 187:Core/Src/tim.c ****     */
 188:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 7


 189:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 193:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 196:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 198:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 199:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 200:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 205:Core/Src/tim.c ****   }
 206:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 146              		.loc 1 206 8 is_stmt 1 view .LVU28
 147              		.loc 1 206 10 is_stmt 0 view .LVU29
 148 0018 214A     		ldr	r2, .L15+4
 149 001a 9342     		cmp	r3, r2
 150 001c 29D0     		beq	.L14
 151              	.LVL2:
 152              	.L9:
 207:Core/Src/tim.c ****   {
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 213:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 214:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 215:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 216:Core/Src/tim.c ****     */
 217:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 218:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 220:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 221:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 222:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 227:Core/Src/tim.c ****   }
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c **** }
 153              		.loc 1 229 1 view .LVU30
 154 001e 08B0     		add	sp, sp, #32
 155              	.LCFI5:
 156              		.cfi_remember_state
 157              		.cfi_def_cfa_offset 8
 158              		@ sp needed
 159 0020 10BD     		pop	{r4, pc}
 160              	.LVL3:
 161              	.L13:
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 8


 162              	.LCFI6:
 163              		.cfi_restore_state
 182:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 164              		.loc 1 182 5 is_stmt 1 view .LVU31
 165              	.LBB4:
 182:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 182 5 view .LVU32
 182:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 167              		.loc 1 182 5 view .LVU33
 168 0022 204B     		ldr	r3, .L15+8
 169 0024 1A6B     		ldr	r2, [r3, #48]
 170 0026 42F00402 		orr	r2, r2, #4
 171 002a 1A63     		str	r2, [r3, #48]
 182:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 172              		.loc 1 182 5 view .LVU34
 173 002c 1A6B     		ldr	r2, [r3, #48]
 174 002e 02F00402 		and	r2, r2, #4
 175 0032 0092     		str	r2, [sp]
 182:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 176              		.loc 1 182 5 view .LVU35
 177 0034 009A     		ldr	r2, [sp]
 178              	.LBE4:
 182:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 182 5 view .LVU36
 183:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 180              		.loc 1 183 5 view .LVU37
 181              	.LBB5:
 183:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 182              		.loc 1 183 5 view .LVU38
 183:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 183              		.loc 1 183 5 view .LVU39
 184 0036 1A6B     		ldr	r2, [r3, #48]
 185 0038 42F00202 		orr	r2, r2, #2
 186 003c 1A63     		str	r2, [r3, #48]
 183:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 187              		.loc 1 183 5 view .LVU40
 188 003e 1B6B     		ldr	r3, [r3, #48]
 189 0040 03F00203 		and	r3, r3, #2
 190 0044 0193     		str	r3, [sp, #4]
 183:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 191              		.loc 1 183 5 view .LVU41
 192 0046 019B     		ldr	r3, [sp, #4]
 193              	.LBE5:
 183:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 194              		.loc 1 183 5 view .LVU42
 188:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 195              		.loc 1 188 5 view .LVU43
 188:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196              		.loc 1 188 25 is_stmt 0 view .LVU44
 197 0048 4023     		movs	r3, #64
 198 004a 0393     		str	r3, [sp, #12]
 189:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 199              		.loc 1 189 5 is_stmt 1 view .LVU45
 189:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 200              		.loc 1 189 26 is_stmt 0 view .LVU46
 201 004c 0224     		movs	r4, #2
 202 004e 0494     		str	r4, [sp, #16]
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 9


 190:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 203              		.loc 1 190 5 is_stmt 1 view .LVU47
 191:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 204              		.loc 1 191 5 view .LVU48
 192:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 205              		.loc 1 192 5 view .LVU49
 192:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 206              		.loc 1 192 31 is_stmt 0 view .LVU50
 207 0050 0794     		str	r4, [sp, #28]
 193:Core/Src/tim.c **** 
 208              		.loc 1 193 5 is_stmt 1 view .LVU51
 209 0052 03A9     		add	r1, sp, #12
 210 0054 1448     		ldr	r0, .L15+12
 211              	.LVL4:
 193:Core/Src/tim.c **** 
 212              		.loc 1 193 5 is_stmt 0 view .LVU52
 213 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL5:
 195:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215              		.loc 1 195 5 is_stmt 1 view .LVU53
 195:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216              		.loc 1 195 25 is_stmt 0 view .LVU54
 217 005a 2023     		movs	r3, #32
 218 005c 0393     		str	r3, [sp, #12]
 196:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 196 5 is_stmt 1 view .LVU55
 196:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 220              		.loc 1 196 26 is_stmt 0 view .LVU56
 221 005e 0494     		str	r4, [sp, #16]
 197:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 222              		.loc 1 197 5 is_stmt 1 view .LVU57
 197:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 223              		.loc 1 197 26 is_stmt 0 view .LVU58
 224 0060 0023     		movs	r3, #0
 225 0062 0593     		str	r3, [sp, #20]
 198:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 226              		.loc 1 198 5 is_stmt 1 view .LVU59
 198:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 227              		.loc 1 198 27 is_stmt 0 view .LVU60
 228 0064 0693     		str	r3, [sp, #24]
 199:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 229              		.loc 1 199 5 is_stmt 1 view .LVU61
 199:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 230              		.loc 1 199 31 is_stmt 0 view .LVU62
 231 0066 0794     		str	r4, [sp, #28]
 200:Core/Src/tim.c **** 
 232              		.loc 1 200 5 is_stmt 1 view .LVU63
 233 0068 03A9     		add	r1, sp, #12
 234 006a 1048     		ldr	r0, .L15+16
 235 006c FFF7FEFF 		bl	HAL_GPIO_Init
 236              	.LVL6:
 237 0070 D5E7     		b	.L9
 238              	.LVL7:
 239              	.L14:
 212:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 240              		.loc 1 212 5 view .LVU64
 241              	.LBB6:
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 10


 212:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 242              		.loc 1 212 5 view .LVU65
 212:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 243              		.loc 1 212 5 view .LVU66
 244 0072 0C4B     		ldr	r3, .L15+8
 245 0074 1A6B     		ldr	r2, [r3, #48]
 246 0076 42F00202 		orr	r2, r2, #2
 247 007a 1A63     		str	r2, [r3, #48]
 212:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 248              		.loc 1 212 5 view .LVU67
 249 007c 1B6B     		ldr	r3, [r3, #48]
 250 007e 03F00203 		and	r3, r3, #2
 251 0082 0293     		str	r3, [sp, #8]
 212:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 252              		.loc 1 212 5 view .LVU68
 253 0084 029B     		ldr	r3, [sp, #8]
 254              	.LBE6:
 212:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 255              		.loc 1 212 5 view .LVU69
 217:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256              		.loc 1 217 5 view .LVU70
 217:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257              		.loc 1 217 25 is_stmt 0 view .LVU71
 258 0086 4FF44073 		mov	r3, #768
 259 008a 0393     		str	r3, [sp, #12]
 218:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 218 5 is_stmt 1 view .LVU72
 218:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 261              		.loc 1 218 26 is_stmt 0 view .LVU73
 262 008c 0223     		movs	r3, #2
 263 008e 0493     		str	r3, [sp, #16]
 219:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 264              		.loc 1 219 5 is_stmt 1 view .LVU74
 220:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 265              		.loc 1 220 5 view .LVU75
 221:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 266              		.loc 1 221 5 view .LVU76
 221:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 267              		.loc 1 221 31 is_stmt 0 view .LVU77
 268 0090 0793     		str	r3, [sp, #28]
 222:Core/Src/tim.c **** 
 269              		.loc 1 222 5 is_stmt 1 view .LVU78
 270 0092 03A9     		add	r1, sp, #12
 271 0094 0548     		ldr	r0, .L15+16
 272              	.LVL8:
 222:Core/Src/tim.c **** 
 273              		.loc 1 222 5 is_stmt 0 view .LVU79
 274 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 275              	.LVL9:
 276              		.loc 1 229 1 view .LVU80
 277 009a C0E7     		b	.L9
 278              	.L16:
 279              		.align	2
 280              	.L15:
 281 009c 00040040 		.word	1073742848
 282 00a0 00080040 		.word	1073743872
 283 00a4 00380240 		.word	1073887232
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 11


 284 00a8 00080240 		.word	1073874944
 285 00ac 00040240 		.word	1073873920
 286              		.cfi_endproc
 287              	.LFE144:
 289              		.section	.text.MX_TIM3_Init,"ax",%progbits
 290              		.align	1
 291              		.global	MX_TIM3_Init
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 295              		.fpu fpv5-sp-d16
 297              	MX_TIM3_Init:
 298              	.LFB141:
  32:Core/Src/tim.c **** 
 299              		.loc 1 32 1 is_stmt 1 view -0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 56
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 303 0000 00B5     		push	{lr}
 304              	.LCFI7:
 305              		.cfi_def_cfa_offset 4
 306              		.cfi_offset 14, -4
 307 0002 8FB0     		sub	sp, sp, #60
 308              	.LCFI8:
 309              		.cfi_def_cfa_offset 64
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 310              		.loc 1 38 3 view .LVU82
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 311              		.loc 1 38 26 is_stmt 0 view .LVU83
 312 0004 0023     		movs	r3, #0
 313 0006 0A93     		str	r3, [sp, #40]
 314 0008 0B93     		str	r3, [sp, #44]
 315 000a 0C93     		str	r3, [sp, #48]
 316 000c 0D93     		str	r3, [sp, #52]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 317              		.loc 1 39 3 is_stmt 1 view .LVU84
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 318              		.loc 1 39 27 is_stmt 0 view .LVU85
 319 000e 0793     		str	r3, [sp, #28]
 320 0010 0893     		str	r3, [sp, #32]
 321 0012 0993     		str	r3, [sp, #36]
  40:Core/Src/tim.c **** 
 322              		.loc 1 40 3 is_stmt 1 view .LVU86
  40:Core/Src/tim.c **** 
 323              		.loc 1 40 22 is_stmt 0 view .LVU87
 324 0014 0093     		str	r3, [sp]
 325 0016 0193     		str	r3, [sp, #4]
 326 0018 0293     		str	r3, [sp, #8]
 327 001a 0393     		str	r3, [sp, #12]
 328 001c 0493     		str	r3, [sp, #16]
 329 001e 0593     		str	r3, [sp, #20]
 330 0020 0693     		str	r3, [sp, #24]
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 331              		.loc 1 45 3 is_stmt 1 view .LVU88
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 332              		.loc 1 45 18 is_stmt 0 view .LVU89
 333 0022 2548     		ldr	r0, .L31
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 12


 334 0024 254A     		ldr	r2, .L31+4
 335 0026 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 336              		.loc 1 46 3 is_stmt 1 view .LVU90
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 337              		.loc 1 46 24 is_stmt 0 view .LVU91
 338 0028 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim3.Init.Period = 28000;
 339              		.loc 1 47 3 is_stmt 1 view .LVU92
  47:Core/Src/tim.c ****   htim3.Init.Period = 28000;
 340              		.loc 1 47 26 is_stmt 0 view .LVU93
 341 002a 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 342              		.loc 1 48 3 is_stmt 1 view .LVU94
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 343              		.loc 1 48 21 is_stmt 0 view .LVU95
 344 002c 46F66052 		movw	r2, #28000
 345 0030 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 346              		.loc 1 49 3 is_stmt 1 view .LVU96
  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 347              		.loc 1 49 28 is_stmt 0 view .LVU97
 348 0032 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 349              		.loc 1 50 3 is_stmt 1 view .LVU98
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 350              		.loc 1 50 32 is_stmt 0 view .LVU99
 351 0034 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   {
 352              		.loc 1 51 3 is_stmt 1 view .LVU100
  51:Core/Src/tim.c ****   {
 353              		.loc 1 51 7 is_stmt 0 view .LVU101
 354 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 355              	.LVL10:
  51:Core/Src/tim.c ****   {
 356              		.loc 1 51 6 view .LVU102
 357 003a 58BB     		cbnz	r0, .L25
 358              	.L18:
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 359              		.loc 1 55 3 is_stmt 1 view .LVU103
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 360              		.loc 1 55 34 is_stmt 0 view .LVU104
 361 003c 4FF48053 		mov	r3, #4096
 362 0040 0A93     		str	r3, [sp, #40]
  56:Core/Src/tim.c ****   {
 363              		.loc 1 56 3 is_stmt 1 view .LVU105
  56:Core/Src/tim.c ****   {
 364              		.loc 1 56 7 is_stmt 0 view .LVU106
 365 0042 0AA9     		add	r1, sp, #40
 366 0044 1C48     		ldr	r0, .L31
 367 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 368              	.LVL11:
  56:Core/Src/tim.c ****   {
 369              		.loc 1 56 6 view .LVU107
 370 004a 30BB     		cbnz	r0, .L26
 371              	.L19:
  60:Core/Src/tim.c ****   {
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 13


 372              		.loc 1 60 3 is_stmt 1 view .LVU108
  60:Core/Src/tim.c ****   {
 373              		.loc 1 60 7 is_stmt 0 view .LVU109
 374 004c 1A48     		ldr	r0, .L31
 375 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 376              	.LVL12:
  60:Core/Src/tim.c ****   {
 377              		.loc 1 60 6 view .LVU110
 378 0052 28BB     		cbnz	r0, .L27
 379              	.L20:
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 380              		.loc 1 64 3 is_stmt 1 view .LVU111
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 381              		.loc 1 64 37 is_stmt 0 view .LVU112
 382 0054 0023     		movs	r3, #0
 383 0056 0793     		str	r3, [sp, #28]
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 384              		.loc 1 65 3 is_stmt 1 view .LVU113
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 385              		.loc 1 65 33 is_stmt 0 view .LVU114
 386 0058 0993     		str	r3, [sp, #36]
  66:Core/Src/tim.c ****   {
 387              		.loc 1 66 3 is_stmt 1 view .LVU115
  66:Core/Src/tim.c ****   {
 388              		.loc 1 66 7 is_stmt 0 view .LVU116
 389 005a 07A9     		add	r1, sp, #28
 390 005c 1648     		ldr	r0, .L31
 391 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 392              	.LVL13:
  66:Core/Src/tim.c ****   {
 393              		.loc 1 66 6 view .LVU117
 394 0062 00BB     		cbnz	r0, .L28
 395              	.L21:
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 396              		.loc 1 70 3 is_stmt 1 view .LVU118
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 397              		.loc 1 70 20 is_stmt 0 view .LVU119
 398 0064 6023     		movs	r3, #96
 399 0066 0093     		str	r3, [sp]
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 400              		.loc 1 71 3 is_stmt 1 view .LVU120
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 401              		.loc 1 71 19 is_stmt 0 view .LVU121
 402 0068 0022     		movs	r2, #0
 403 006a 0192     		str	r2, [sp, #4]
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 404              		.loc 1 72 3 is_stmt 1 view .LVU122
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 405              		.loc 1 72 24 is_stmt 0 view .LVU123
 406 006c 0292     		str	r2, [sp, #8]
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 407              		.loc 1 73 3 is_stmt 1 view .LVU124
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 408              		.loc 1 73 24 is_stmt 0 view .LVU125
 409 006e 0423     		movs	r3, #4
 410 0070 0493     		str	r3, [sp, #16]
  74:Core/Src/tim.c ****   {
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 14


 411              		.loc 1 74 3 is_stmt 1 view .LVU126
  74:Core/Src/tim.c ****   {
 412              		.loc 1 74 7 is_stmt 0 view .LVU127
 413 0072 6946     		mov	r1, sp
 414 0074 1048     		ldr	r0, .L31
 415 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 416              	.LVL14:
  74:Core/Src/tim.c ****   {
 417              		.loc 1 74 6 view .LVU128
 418 007a B8B9     		cbnz	r0, .L29
 419              	.L22:
  78:Core/Src/tim.c ****   {
 420              		.loc 1 78 3 is_stmt 1 view .LVU129
  78:Core/Src/tim.c ****   {
 421              		.loc 1 78 7 is_stmt 0 view .LVU130
 422 007c 0422     		movs	r2, #4
 423 007e 6946     		mov	r1, sp
 424 0080 0D48     		ldr	r0, .L31
 425 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 426              	.LVL15:
  78:Core/Src/tim.c ****   {
 427              		.loc 1 78 6 view .LVU131
 428 0086 A0B9     		cbnz	r0, .L30
 429              	.L23:
  85:Core/Src/tim.c **** 
 430              		.loc 1 85 3 is_stmt 1 view .LVU132
 431 0088 0B48     		ldr	r0, .L31
 432 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 433              	.LVL16:
  87:Core/Src/tim.c **** /* TIM4 init function */
 434              		.loc 1 87 1 is_stmt 0 view .LVU133
 435 008e 0FB0     		add	sp, sp, #60
 436              	.LCFI9:
 437              		.cfi_remember_state
 438              		.cfi_def_cfa_offset 4
 439              		@ sp needed
 440 0090 5DF804FB 		ldr	pc, [sp], #4
 441              	.L25:
 442              	.LCFI10:
 443              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 444              		.loc 1 53 5 is_stmt 1 view .LVU134
 445 0094 FFF7FEFF 		bl	Error_Handler
 446              	.LVL17:
 447 0098 D0E7     		b	.L18
 448              	.L26:
  58:Core/Src/tim.c ****   }
 449              		.loc 1 58 5 view .LVU135
 450 009a FFF7FEFF 		bl	Error_Handler
 451              	.LVL18:
 452 009e D5E7     		b	.L19
 453              	.L27:
  62:Core/Src/tim.c ****   }
 454              		.loc 1 62 5 view .LVU136
 455 00a0 FFF7FEFF 		bl	Error_Handler
 456              	.LVL19:
 457 00a4 D6E7     		b	.L20
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 15


 458              	.L28:
  68:Core/Src/tim.c ****   }
 459              		.loc 1 68 5 view .LVU137
 460 00a6 FFF7FEFF 		bl	Error_Handler
 461              	.LVL20:
 462 00aa DBE7     		b	.L21
 463              	.L29:
  76:Core/Src/tim.c ****   }
 464              		.loc 1 76 5 view .LVU138
 465 00ac FFF7FEFF 		bl	Error_Handler
 466              	.LVL21:
 467 00b0 E4E7     		b	.L22
 468              	.L30:
  80:Core/Src/tim.c ****   }
 469              		.loc 1 80 5 view .LVU139
 470 00b2 FFF7FEFF 		bl	Error_Handler
 471              	.LVL22:
 472 00b6 E7E7     		b	.L23
 473              	.L32:
 474              		.align	2
 475              	.L31:
 476 00b8 00000000 		.word	.LANCHOR0
 477 00bc 00040040 		.word	1073742848
 478              		.cfi_endproc
 479              	.LFE141:
 481              		.section	.text.MX_TIM4_Init,"ax",%progbits
 482              		.align	1
 483              		.global	MX_TIM4_Init
 484              		.syntax unified
 485              		.thumb
 486              		.thumb_func
 487              		.fpu fpv5-sp-d16
 489              	MX_TIM4_Init:
 490              	.LFB142:
  90:Core/Src/tim.c **** 
 491              		.loc 1 90 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 56
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495 0000 00B5     		push	{lr}
 496              	.LCFI11:
 497              		.cfi_def_cfa_offset 4
 498              		.cfi_offset 14, -4
 499 0002 8FB0     		sub	sp, sp, #60
 500              	.LCFI12:
 501              		.cfi_def_cfa_offset 64
  96:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 502              		.loc 1 96 3 view .LVU141
  96:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 503              		.loc 1 96 26 is_stmt 0 view .LVU142
 504 0004 0023     		movs	r3, #0
 505 0006 0A93     		str	r3, [sp, #40]
 506 0008 0B93     		str	r3, [sp, #44]
 507 000a 0C93     		str	r3, [sp, #48]
 508 000c 0D93     		str	r3, [sp, #52]
  97:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 509              		.loc 1 97 3 is_stmt 1 view .LVU143
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 16


  97:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 510              		.loc 1 97 27 is_stmt 0 view .LVU144
 511 000e 0793     		str	r3, [sp, #28]
 512 0010 0893     		str	r3, [sp, #32]
 513 0012 0993     		str	r3, [sp, #36]
  98:Core/Src/tim.c **** 
 514              		.loc 1 98 3 is_stmt 1 view .LVU145
  98:Core/Src/tim.c **** 
 515              		.loc 1 98 22 is_stmt 0 view .LVU146
 516 0014 0093     		str	r3, [sp]
 517 0016 0193     		str	r3, [sp, #4]
 518 0018 0293     		str	r3, [sp, #8]
 519 001a 0393     		str	r3, [sp, #12]
 520 001c 0493     		str	r3, [sp, #16]
 521 001e 0593     		str	r3, [sp, #20]
 522 0020 0693     		str	r3, [sp, #24]
 103:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 523              		.loc 1 103 3 is_stmt 1 view .LVU147
 103:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 524              		.loc 1 103 18 is_stmt 0 view .LVU148
 525 0022 2648     		ldr	r0, .L47
 526 0024 264A     		ldr	r2, .L47+4
 527 0026 0260     		str	r2, [r0]
 104:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 528              		.loc 1 104 3 is_stmt 1 view .LVU149
 104:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 529              		.loc 1 104 24 is_stmt 0 view .LVU150
 530 0028 4360     		str	r3, [r0, #4]
 105:Core/Src/tim.c ****   htim4.Init.Period = 28000;
 531              		.loc 1 105 3 is_stmt 1 view .LVU151
 105:Core/Src/tim.c ****   htim4.Init.Period = 28000;
 532              		.loc 1 105 26 is_stmt 0 view .LVU152
 533 002a 8360     		str	r3, [r0, #8]
 106:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 534              		.loc 1 106 3 is_stmt 1 view .LVU153
 106:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 535              		.loc 1 106 21 is_stmt 0 view .LVU154
 536 002c 46F66052 		movw	r2, #28000
 537 0030 C260     		str	r2, [r0, #12]
 107:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 538              		.loc 1 107 3 is_stmt 1 view .LVU155
 107:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 539              		.loc 1 107 28 is_stmt 0 view .LVU156
 540 0032 0361     		str	r3, [r0, #16]
 108:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 541              		.loc 1 108 3 is_stmt 1 view .LVU157
 108:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 542              		.loc 1 108 32 is_stmt 0 view .LVU158
 543 0034 8361     		str	r3, [r0, #24]
 109:Core/Src/tim.c ****   {
 544              		.loc 1 109 3 is_stmt 1 view .LVU159
 109:Core/Src/tim.c ****   {
 545              		.loc 1 109 7 is_stmt 0 view .LVU160
 546 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 547              	.LVL23:
 109:Core/Src/tim.c ****   {
 548              		.loc 1 109 6 view .LVU161
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 17


 549 003a 60BB     		cbnz	r0, .L41
 550              	.L34:
 113:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 551              		.loc 1 113 3 is_stmt 1 view .LVU162
 113:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 552              		.loc 1 113 34 is_stmt 0 view .LVU163
 553 003c 4FF48053 		mov	r3, #4096
 554 0040 0A93     		str	r3, [sp, #40]
 114:Core/Src/tim.c ****   {
 555              		.loc 1 114 3 is_stmt 1 view .LVU164
 114:Core/Src/tim.c ****   {
 556              		.loc 1 114 7 is_stmt 0 view .LVU165
 557 0042 0AA9     		add	r1, sp, #40
 558 0044 1D48     		ldr	r0, .L47
 559 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 560              	.LVL24:
 114:Core/Src/tim.c ****   {
 561              		.loc 1 114 6 view .LVU166
 562 004a 38BB     		cbnz	r0, .L42
 563              	.L35:
 118:Core/Src/tim.c ****   {
 564              		.loc 1 118 3 is_stmt 1 view .LVU167
 118:Core/Src/tim.c ****   {
 565              		.loc 1 118 7 is_stmt 0 view .LVU168
 566 004c 1B48     		ldr	r0, .L47
 567 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 568              	.LVL25:
 118:Core/Src/tim.c ****   {
 569              		.loc 1 118 6 view .LVU169
 570 0052 30BB     		cbnz	r0, .L43
 571              	.L36:
 122:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 572              		.loc 1 122 3 is_stmt 1 view .LVU170
 122:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 573              		.loc 1 122 37 is_stmt 0 view .LVU171
 574 0054 0023     		movs	r3, #0
 575 0056 0793     		str	r3, [sp, #28]
 123:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 576              		.loc 1 123 3 is_stmt 1 view .LVU172
 123:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 577              		.loc 1 123 33 is_stmt 0 view .LVU173
 578 0058 0993     		str	r3, [sp, #36]
 124:Core/Src/tim.c ****   {
 579              		.loc 1 124 3 is_stmt 1 view .LVU174
 124:Core/Src/tim.c ****   {
 580              		.loc 1 124 7 is_stmt 0 view .LVU175
 581 005a 07A9     		add	r1, sp, #28
 582 005c 1748     		ldr	r0, .L47
 583 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 584              	.LVL26:
 124:Core/Src/tim.c ****   {
 585              		.loc 1 124 6 view .LVU176
 586 0062 08BB     		cbnz	r0, .L44
 587              	.L37:
 128:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 588              		.loc 1 128 3 is_stmt 1 view .LVU177
 128:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 18


 589              		.loc 1 128 20 is_stmt 0 view .LVU178
 590 0064 6023     		movs	r3, #96
 591 0066 0093     		str	r3, [sp]
 129:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 592              		.loc 1 129 3 is_stmt 1 view .LVU179
 129:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 593              		.loc 1 129 19 is_stmt 0 view .LVU180
 594 0068 0023     		movs	r3, #0
 595 006a 0193     		str	r3, [sp, #4]
 130:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 596              		.loc 1 130 3 is_stmt 1 view .LVU181
 130:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 597              		.loc 1 130 24 is_stmt 0 view .LVU182
 598 006c 0293     		str	r3, [sp, #8]
 131:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 599              		.loc 1 131 3 is_stmt 1 view .LVU183
 131:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 600              		.loc 1 131 24 is_stmt 0 view .LVU184
 601 006e 0423     		movs	r3, #4
 602 0070 0493     		str	r3, [sp, #16]
 132:Core/Src/tim.c ****   {
 603              		.loc 1 132 3 is_stmt 1 view .LVU185
 132:Core/Src/tim.c ****   {
 604              		.loc 1 132 7 is_stmt 0 view .LVU186
 605 0072 0822     		movs	r2, #8
 606 0074 6946     		mov	r1, sp
 607 0076 1148     		ldr	r0, .L47
 608 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 609              	.LVL27:
 132:Core/Src/tim.c ****   {
 610              		.loc 1 132 6 view .LVU187
 611 007c B8B9     		cbnz	r0, .L45
 612              	.L38:
 136:Core/Src/tim.c ****   {
 613              		.loc 1 136 3 is_stmt 1 view .LVU188
 136:Core/Src/tim.c ****   {
 614              		.loc 1 136 7 is_stmt 0 view .LVU189
 615 007e 0C22     		movs	r2, #12
 616 0080 6946     		mov	r1, sp
 617 0082 0E48     		ldr	r0, .L47
 618 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 619              	.LVL28:
 136:Core/Src/tim.c ****   {
 620              		.loc 1 136 6 view .LVU190
 621 0088 A0B9     		cbnz	r0, .L46
 622              	.L39:
 143:Core/Src/tim.c **** 
 623              		.loc 1 143 3 is_stmt 1 view .LVU191
 624 008a 0C48     		ldr	r0, .L47
 625 008c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 626              	.LVL29:
 145:Core/Src/tim.c **** 
 627              		.loc 1 145 1 is_stmt 0 view .LVU192
 628 0090 0FB0     		add	sp, sp, #60
 629              	.LCFI13:
 630              		.cfi_remember_state
 631              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 19


 632              		@ sp needed
 633 0092 5DF804FB 		ldr	pc, [sp], #4
 634              	.L41:
 635              	.LCFI14:
 636              		.cfi_restore_state
 111:Core/Src/tim.c ****   }
 637              		.loc 1 111 5 is_stmt 1 view .LVU193
 638 0096 FFF7FEFF 		bl	Error_Handler
 639              	.LVL30:
 640 009a CFE7     		b	.L34
 641              	.L42:
 116:Core/Src/tim.c ****   }
 642              		.loc 1 116 5 view .LVU194
 643 009c FFF7FEFF 		bl	Error_Handler
 644              	.LVL31:
 645 00a0 D4E7     		b	.L35
 646              	.L43:
 120:Core/Src/tim.c ****   }
 647              		.loc 1 120 5 view .LVU195
 648 00a2 FFF7FEFF 		bl	Error_Handler
 649              	.LVL32:
 650 00a6 D5E7     		b	.L36
 651              	.L44:
 126:Core/Src/tim.c ****   }
 652              		.loc 1 126 5 view .LVU196
 653 00a8 FFF7FEFF 		bl	Error_Handler
 654              	.LVL33:
 655 00ac DAE7     		b	.L37
 656              	.L45:
 134:Core/Src/tim.c ****   }
 657              		.loc 1 134 5 view .LVU197
 658 00ae FFF7FEFF 		bl	Error_Handler
 659              	.LVL34:
 660 00b2 E4E7     		b	.L38
 661              	.L46:
 138:Core/Src/tim.c ****   }
 662              		.loc 1 138 5 view .LVU198
 663 00b4 FFF7FEFF 		bl	Error_Handler
 664              	.LVL35:
 665 00b8 E7E7     		b	.L39
 666              	.L48:
 667 00ba 00BF     		.align	2
 668              	.L47:
 669 00bc 00000000 		.word	.LANCHOR1
 670 00c0 00080040 		.word	1073743872
 671              		.cfi_endproc
 672              	.LFE142:
 674              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 675              		.align	1
 676              		.global	HAL_TIM_Base_MspDeInit
 677              		.syntax unified
 678              		.thumb
 679              		.thumb_func
 680              		.fpu fpv5-sp-d16
 682              	HAL_TIM_Base_MspDeInit:
 683              	.LVL36:
 684              	.LFB145:
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 20


 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 232:Core/Src/tim.c **** {
 685              		.loc 1 232 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 689              		@ link register save eliminated.
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 690              		.loc 1 234 3 view .LVU200
 691              		.loc 1 234 20 is_stmt 0 view .LVU201
 692 0000 0368     		ldr	r3, [r0]
 693              		.loc 1 234 5 view .LVU202
 694 0002 0A4A     		ldr	r2, .L54
 695 0004 9342     		cmp	r3, r2
 696 0006 03D0     		beq	.L52
 235:Core/Src/tim.c ****   {
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 239:Core/Src/tim.c ****     /* Peripheral clock disable */
 240:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 241:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 242:Core/Src/tim.c **** 
 243:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 244:Core/Src/tim.c ****   }
 245:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 697              		.loc 1 245 8 is_stmt 1 view .LVU203
 698              		.loc 1 245 10 is_stmt 0 view .LVU204
 699 0008 094A     		ldr	r2, .L54+4
 700 000a 9342     		cmp	r3, r2
 701 000c 07D0     		beq	.L53
 702              	.L49:
 246:Core/Src/tim.c ****   {
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 250:Core/Src/tim.c ****     /* Peripheral clock disable */
 251:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 252:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 255:Core/Src/tim.c ****   }
 256:Core/Src/tim.c **** }
 703              		.loc 1 256 1 view .LVU205
 704 000e 7047     		bx	lr
 705              	.L52:
 240:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 706              		.loc 1 240 5 is_stmt 1 view .LVU206
 707 0010 02F50D32 		add	r2, r2, #144384
 708 0014 136C     		ldr	r3, [r2, #64]
 709 0016 23F00203 		bic	r3, r3, #2
 710 001a 1364     		str	r3, [r2, #64]
 711 001c 7047     		bx	lr
 712              	.L53:
 251:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 21


 713              		.loc 1 251 5 view .LVU207
 714 001e 02F50C32 		add	r2, r2, #143360
 715 0022 136C     		ldr	r3, [r2, #64]
 716 0024 23F00403 		bic	r3, r3, #4
 717 0028 1364     		str	r3, [r2, #64]
 718              		.loc 1 256 1 is_stmt 0 view .LVU208
 719 002a F0E7     		b	.L49
 720              	.L55:
 721              		.align	2
 722              	.L54:
 723 002c 00040040 		.word	1073742848
 724 0030 00080040 		.word	1073743872
 725              		.cfi_endproc
 726              	.LFE145:
 728              		.global	htim4
 729              		.global	htim3
 730              		.section	.bss.htim3,"aw",%nobits
 731              		.align	2
 732              		.set	.LANCHOR0,. + 0
 735              	htim3:
 736 0000 00000000 		.space	76
 736      00000000 
 736      00000000 
 736      00000000 
 736      00000000 
 737              		.section	.bss.htim4,"aw",%nobits
 738              		.align	2
 739              		.set	.LANCHOR1,. + 0
 742              	htim4:
 743 0000 00000000 		.space	76
 743      00000000 
 743      00000000 
 743      00000000 
 743      00000000 
 744              		.text
 745              	.Letext0:
 746              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 747              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 748              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 749              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 750              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 751              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 752              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 753              		.file 9 "Core/Inc/tim.h"
 754              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 755              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:18     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:26     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:101    .text.HAL_TIM_Base_MspInit:00000040 $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:108    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:115    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:281    .text.HAL_TIM_MspPostInit:0000009c $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:290    .text.MX_TIM3_Init:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:297    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:476    .text.MX_TIM3_Init:000000b8 $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:482    .text.MX_TIM4_Init:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:489    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:669    .text.MX_TIM4_Init:000000bc $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:675    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:682    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:723    .text.HAL_TIM_Base_MspDeInit:0000002c $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:742    .bss.htim4:00000000 htim4
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:735    .bss.htim3:00000000 htim3
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:731    .bss.htim3:00000000 $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccP3VS5s.s:738    .bss.htim4:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
