Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 23 13:24:00 2023
| Host         : LAPTOP-ETOV1IS0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu28dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'RFSoC_Simple_block_01_AXI2FIFO_0_0'

1. Summary
----------

SUCCESS in the upgrade of RFSoC_Simple_block_01_AXI2FIFO_0_0 (xilinx.com:user:AXI2FIFO:1.01) from (Rev. 11) to (Rev. 12)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 23 11:26:56 2023
| Host         : LAPTOP-ETOV1IS0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu28dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'RFSoC_Simple_block_01_AXI2FIFO_0_0'

1. Summary
----------

SUCCESS in the upgrade of RFSoC_Simple_block_01_AXI2FIFO_0_0 (xilinx.com:user:AXI2FIFO:1.01) from (Rev. 9) to (Rev. 11)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 23 11:04:57 2023
| Host         : LAPTOP-ETOV1IS0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu28dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'RFSoC_Simple_block_01_AXI2FIFO_0_0'

1. Summary
----------

SUCCESS in the upgrade of RFSoC_Simple_block_01_AXI2FIFO_0_0 from xilinx.com:user:AXI2FIFO:1.0 (Rev. 8) to xilinx.com:user:AXI2FIFO:1.01 (Rev. 9)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 23 10:29:00 2023
| Host         : LAPTOP-ETOV1IS0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu28dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'RFSoC_Simple_block_01_AXI2FIFO_0_0'

1. Summary
----------

SUCCESS in the upgrade of RFSoC_Simple_block_01_AXI2FIFO_0_0 (xilinx.com:user:AXI2FIFO:1.0) from (Rev. 6) to (Rev. 8)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 23 09:34:02 2023
| Host         : LAPTOP-ETOV1IS0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu28dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'RFSoC_Simple_block_01_AXI2FIFO_0_0'

1. Summary
----------

SUCCESS in the upgrade of RFSoC_Simple_block_01_AXI2FIFO_0_0 (xilinx.com:user:AXI2FIFO:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 23 09:14:28 2023
| Host         : LAPTOP-ETOV1IS0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu28dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'RFSoC_Simple_block_01_AXI2FIFO_0_0'

1. Summary
----------

SUCCESS in the upgrade of RFSoC_Simple_block_01_AXI2FIFO_0_0 (xilinx.com:user:AXI2FIFO:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 22 17:39:35 2023
| Host         : LAPTOP-ETOV1IS0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu28dr-ffvg1517-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'RFSoC_Simple_block_01_AXI2FIFO_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of RFSoC_Simple_block_01_AXI2FIFO_0_0 (xilinx.com:user:AXI2FIFO:1.0) from (Rev. 2) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'RFSoC_Simple_block_01_AXI2FIFO_0_0'. These changes may impact your design.


-Upgrade has added port 's_axi_arid'

-Upgrade has added port 's_axi_aruser'

-Upgrade has added port 's_axi_awuser'

-Upgrade has added port 's_axi_bid'

-Upgrade has added port 's_axi_rid'


