Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 29 18:13:48 2023
| Host         : INSPIRON-7370 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ascon_top_timing_summary_routed.rpt -pb ascon_top_timing_summary_routed.pb -rpx ascon_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ascon_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1215)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2427)
5. checking no_input_delay (1)
6. checking no_output_delay (127)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1215)
---------------------------
 There are 1215 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2427)
---------------------------------------------------
 There are 2427 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (127)
---------------------------------
 There are 127 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2554          inf        0.000                      0                 2554           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2554 Endpoints
Min Delay          2554 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            final_inst/temp_state_reg[75]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.815ns  (logic 1.025ns (8.674%)  route 10.791ns (91.326%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 r  rst_IBUF_inst/O
                         net (fo=1215, routed)       10.791    11.815    final_inst/rst_IBUF
    SLICE_X111Y39        FDRE                                         r  final_inst/temp_state_reg[75]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            genblk1[10].round_inst/state_out_reg[127]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.677ns  (logic 1.025ns (8.776%)  route 10.652ns (91.224%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 f  rst_IBUF_inst/O
                         net (fo=1215, routed)       10.652    11.677    genblk1[10].round_inst/rst_IBUF
    SLICE_X111Y38        FDCE                                         f  genblk1[10].round_inst/state_out_reg[127]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            genblk1[10].round_inst/state_out_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.677ns  (logic 1.025ns (8.776%)  route 10.652ns (91.224%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 f  rst_IBUF_inst/O
                         net (fo=1215, routed)       10.652    11.677    genblk1[10].round_inst/rst_IBUF
    SLICE_X111Y38        FDCE                                         f  genblk1[10].round_inst/state_out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            genblk1[10].round_inst/state_out_reg[63]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.677ns  (logic 1.025ns (8.776%)  route 10.652ns (91.224%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 f  rst_IBUF_inst/O
                         net (fo=1215, routed)       10.652    11.677    genblk1[10].round_inst/rst_IBUF
    SLICE_X111Y38        FDCE                                         f  genblk1[10].round_inst/state_out_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            genblk1[10].round_inst/state_out_reg[95]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.677ns  (logic 1.025ns (8.776%)  route 10.652ns (91.224%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 f  rst_IBUF_inst/O
                         net (fo=1215, routed)       10.652    11.677    genblk1[10].round_inst/rst_IBUF
    SLICE_X111Y38        FDCE                                         f  genblk1[10].round_inst/state_out_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            final_inst/temp_state_reg[102]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.666ns  (logic 1.025ns (8.785%)  route 10.641ns (91.215%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 r  rst_IBUF_inst/O
                         net (fo=1215, routed)       10.641    11.666    final_inst/rst_IBUF
    SLICE_X111Y47        FDRE                                         r  final_inst/temp_state_reg[102]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            final_inst/temp_state_reg[101]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.541ns  (logic 1.025ns (8.880%)  route 10.516ns (91.120%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 r  rst_IBUF_inst/O
                         net (fo=1215, routed)       10.516    11.541    final_inst/rst_IBUF
    SLICE_X113Y47        FDRE                                         r  final_inst/temp_state_reg[101]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            final_inst/temp_state_reg[105]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.541ns  (logic 1.025ns (8.880%)  route 10.516ns (91.120%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 r  rst_IBUF_inst/O
                         net (fo=1215, routed)       10.516    11.541    final_inst/rst_IBUF
    SLICE_X112Y47        FDRE                                         r  final_inst/temp_state_reg[105]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            genblk1[10].round_inst/state_out_reg[126]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.529ns  (logic 1.025ns (8.889%)  route 10.504ns (91.111%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 f  rst_IBUF_inst/O
                         net (fo=1215, routed)       10.504    11.529    genblk1[10].round_inst/rst_IBUF
    SLICE_X111Y37        FDCE                                         f  genblk1[10].round_inst/state_out_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            genblk1[10].round_inst/state_out_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.529ns  (logic 1.025ns (8.889%)  route 10.504ns (91.111%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y10                  IBUF (Prop_ibuf_I_O)         1.025     1.025 f  rst_IBUF_inst/O
                         net (fo=1215, routed)       10.504    11.529    genblk1[10].round_inst/rst_IBUF
    SLICE_X111Y37        FDCE                                         f  genblk1[10].round_inst/state_out_reg[30]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[11].round_inst/state_out_reg[58]/C
                            (rising edge-triggered cell FDCE)
  Destination:            final_inst/temp_state_reg[58]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y30        FDCE                         0.000     0.000 r  genblk1[11].round_inst/state_out_reg[58]/C
    SLICE_X113Y30        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  genblk1[11].round_inst/state_out_reg[58]/Q
                         net (fo=1, routed)           0.115     0.243    final_inst/D[58]
    SLICE_X113Y29        FDRE                                         r  final_inst/temp_state_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].round_inst/state_out_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[2].round_inst/state_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDCE                         0.000     0.000 r  genblk1[1].round_inst/state_out_reg[28]/C
    SLICE_X93Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  genblk1[1].round_inst/state_out_reg[28]/Q
                         net (fo=2, routed)           0.134     0.262    genblk1[2].round_inst/state_out_reg[25]_2[1]
    SLICE_X93Y26         FDCE                                         r  genblk1[2].round_inst/state_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].round_inst/state_out_reg[39]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            final_inst/temp_state_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y23        FDPE                         0.000     0.000 r  genblk1[11].round_inst/state_out_reg[39]_inv/C
    SLICE_X112Y23        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  genblk1[11].round_inst/state_out_reg[39]_inv/Q
                         net (fo=1, routed)           0.113     0.277    final_inst/D[39]
    SLICE_X113Y23        FDRE                                         r  final_inst/temp_state_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].round_inst/state_out_reg[62]/C
                            (rising edge-triggered cell FDCE)
  Destination:            final_inst/temp_state_reg[62]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y37        FDCE                         0.000     0.000 r  genblk1[11].round_inst/state_out_reg[62]/C
    SLICE_X112Y37        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  genblk1[11].round_inst/state_out_reg[62]/Q
                         net (fo=1, routed)           0.113     0.277    final_inst/D[62]
    SLICE_X113Y37        FDRE                                         r  final_inst/temp_state_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].round_inst/state_out_reg[36]/C
                            (rising edge-triggered cell FDCE)
  Destination:            final_inst/temp_state_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.563%)  route 0.143ns (50.437%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y23        FDCE                         0.000     0.000 r  genblk1[11].round_inst/state_out_reg[36]/C
    SLICE_X111Y23        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  genblk1[11].round_inst/state_out_reg[36]/Q
                         net (fo=1, routed)           0.143     0.284    final_inst/D[36]
    SLICE_X110Y23        FDRE                                         r  final_inst/temp_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].round_inst/state_out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            final_inst/temp_state_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y23        FDCE                         0.000     0.000 r  genblk1[11].round_inst/state_out_reg[35]/C
    SLICE_X111Y23        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  genblk1[11].round_inst/state_out_reg[35]/Q
                         net (fo=1, routed)           0.151     0.292    final_inst/D[35]
    SLICE_X113Y23        FDRE                                         r  final_inst/temp_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].round_inst/state_out_reg[63]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            final_inst/temp_state_reg[63]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y37        FDPE                         0.000     0.000 r  genblk1[11].round_inst/state_out_reg[63]_inv/C
    SLICE_X111Y37        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  genblk1[11].round_inst/state_out_reg[63]_inv/Q
                         net (fo=1, routed)           0.153     0.294    final_inst/D[63]
    SLICE_X113Y37        FDRE                                         r  final_inst/temp_state_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].round_inst/state_out_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[2].round_inst/state_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDCE                         0.000     0.000 r  genblk1[1].round_inst/state_out_reg[28]/C
    SLICE_X93Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  genblk1[1].round_inst/state_out_reg[28]/Q
                         net (fo=2, routed)           0.069     0.197    genblk1[1].round_inst/D[1]
    SLICE_X93Y26         LUT1 (Prop_lut1_I0_O)        0.099     0.296 r  genblk1[1].round_inst/state_out[24]_i_1/O
                         net (fo=1, routed)           0.000     0.296    genblk1[2].round_inst/state_out_reg[25]_2[0]
    SLICE_X93Y26         FDCE                                         r  genblk1[2].round_inst/state_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].round_inst/state_out_reg[87]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[5].round_inst/state_out_reg[119]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y35         FDCE                         0.000     0.000 r  genblk1[4].round_inst/state_out_reg[87]/C
    SLICE_X98Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  genblk1[4].round_inst/state_out_reg[87]/Q
                         net (fo=3, routed)           0.093     0.257    genblk1[4].round_inst/sbox_inst/Q[22]
    SLICE_X99Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.302 r  genblk1[4].round_inst/sbox_inst/state_out[119]_i_1/O
                         net (fo=1, routed)           0.000     0.302    genblk1[5].round_inst/state_out_reg[127]_1[62]
    SLICE_X99Y35         FDCE                                         r  genblk1[5].round_inst/state_out_reg[119]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].round_inst/state_out_reg[87]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[5].round_inst/state_out_reg[87]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y35         FDCE                         0.000     0.000 r  genblk1[4].round_inst/state_out_reg[87]/C
    SLICE_X98Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  genblk1[4].round_inst/state_out_reg[87]/Q
                         net (fo=3, routed)           0.093     0.257    genblk1[4].round_inst/sbox_inst/Q[22]
    SLICE_X99Y35         LUT3 (Prop_lut3_I0_O)        0.048     0.305 r  genblk1[4].round_inst/sbox_inst/state_out[87]_i_1/O
                         net (fo=1, routed)           0.000     0.305    genblk1[5].round_inst/state_out_reg[127]_1[30]
    SLICE_X99Y35         FDCE                                         r  genblk1[5].round_inst/state_out_reg[87]/D
  -------------------------------------------------------------------    -------------------





