// Seed: 3871501836
module module_0 ();
  wire \id_1 ;
endmodule
module module_1 #(
    parameter id_12 = 32'd56,
    parameter id_2  = 32'd89
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  inout tri0 id_3;
  inout wire _id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  wire _id_12;
  wire [id_12 : -1  /  id_12] id_13;
  always @(*);
  assign id_3 = -1;
endmodule
