{"vcs1":{"timestamp_begin":1746716357.298055382, "rt":6.02, "ut":5.74, "st":0.21}}
{"vcselab":{"timestamp_begin":1746716363.404092909, "rt":0.29, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1746716363.750224709, "rt":0.29, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746716356.985104469}
{"VCS_COMP_START_TIME": 1746716356.985104469}
{"VCS_COMP_END_TIME": 1746716364.107958601}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378332}}
{"vcselab": {"peak_mem": 174920}}
