{
  "recentFiles": [
    {
      "basename": "Guidelines to GATE-CS",
      "path": "GATE/Guidelines to GATE-CS.md"
    },
    {
      "basename": "Relations",
      "path": "GATE/DiscreteMathematics/Set-Theory/Relations.md"
    },
    {
      "basename": "Discrete Mathematics",
      "path": "GATE/DiscreteMathematics/Discrete Mathematics.md"
    },
    {
      "basename": "Analysis on Some Relations",
      "path": "GATE/DiscreteMathematics/Set-Theory/Analysis on Some Relations.md"
    },
    {
      "basename": "Set Theory PYQs",
      "path": "GATE/Pyqs/Set Theory PYQs.md"
    },
    {
      "basename": "GATE PYQs Index",
      "path": "GATE/Pyqs/GATE PYQs Index.md"
    },
    {
      "basename": "GATE-CS",
      "path": "GATE/GATE-CS.md"
    },
    {
      "basename": "Temporary Plan",
      "path": "GATE/Temporary Plan.md"
    },
    {
      "basename": "Set Definition",
      "path": "GATE/DiscreteMathematics/Set-Theory/Set Definition.md"
    },
    {
      "basename": "Set Operations",
      "path": "GATE/DiscreteMathematics/Set-Theory/Set Operations.md"
    },
    {
      "basename": "Computer Organization and Architecture",
      "path": "GATE/Computer-Organization-and-Architecture/Computer Organization and Architecture.md"
    },
    {
      "basename": "Associative Cache",
      "path": "GATE/Computer-Organization-and-Architecture/Cache-Memory/Associative Cache.md"
    },
    {
      "basename": "Cache-Memory",
      "path": "GATE/Computer-Organization-and-Architecture/Cache-Memory/Cache-Memory.canvas"
    },
    {
      "basename": "Synchronization in OS",
      "path": "GATE/OperatingSystems/Synchronization in OS.md"
    },
    {
      "basename": "Threads",
      "path": "GATE/OperatingSystems/Threads.md"
    },
    {
      "basename": "Operating Systems",
      "path": "GATE/OperatingSystems/Operating Systems.md"
    },
    {
      "basename": "Process in Operating Systems",
      "path": "GATE/OperatingSystems/Process in Operating Systems.md"
    },
    {
      "basename": "Cache Memory",
      "path": "GATE/Computer-Organization-and-Architecture/Cache-Memory/Cache Memory.md"
    },
    {
      "basename": "Direct Mapped Cache",
      "path": "GATE/Computer-Organization-and-Architecture/Cache-Memory/Direct Mapped Cache.md"
    },
    {
      "basename": "Control Hazards in Pipeline",
      "path": "GATE/Computer-Organization-and-Architecture/Pipeline/Control Hazards in Pipeline.md"
    },
    {
      "basename": "Pending Lectures",
      "path": "GATE/Pending Lectures.md"
    },
    {
      "basename": "Data Hazards in Pipeline",
      "path": "GATE/Computer-Organization-and-Architecture/Pipeline/Data Hazards in Pipeline.md"
    },
    {
      "basename": "System Calls",
      "path": "GATE/OperatingSystems/System Calls.md"
    },
    {
      "basename": "Database Management System",
      "path": "GATE/DatabaseManagementSystem/Database Management System.md"
    },
    {
      "basename": "Pipeline",
      "path": "GATE/Computer-Organization-and-Architecture/Pipeline/Pipeline.md"
    },
    {
      "basename": "Structural Hazards in Pipeline",
      "path": "GATE/Computer-Organization-and-Architecture/Pipeline/Structural Hazards in Pipeline.md"
    },
    {
      "basename": "Introduction to Operating Systems",
      "path": "GATE/OperatingSystems/Introduction to Operating Systems.md"
    },
    {
      "basename": "17-08-2024",
      "path": "Journal/17-08-2024.md"
    },
    {
      "basename": "16-08-2024",
      "path": "Journal/16-08-2024.md"
    },
    {
      "basename": "13-08-2024",
      "path": "Journal/13-08-2024.md"
    },
    {
      "basename": "14-08-2024",
      "path": "Journal/14-08-2024.md"
    },
    {
      "basename": "Problem 1",
      "path": "Project Euler/Problem 1.md"
    },
    {
      "basename": "D Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/D Flip Flop.md"
    },
    {
      "basename": "SR Flip Flop",
      "path": "GATE/Digital-Logic/Sequential Circuits/SR Flip Flop.md"
    },
    {
      "basename": "12-08-2024",
      "path": "Journal/12-08-2024.md"
    },
    {
      "basename": "GATE-LOG",
      "path": "GATE/GATE-LOG.md"
    },
    {
      "basename": "11-08-2024",
      "path": "Journal/11-08-2024.md"
    },
    {
      "basename": "10-08-2024",
      "path": "Journal/10-08-2024.md"
    },
    {
      "basename": "Instruction Execution Cycle",
      "path": "GATE/Computer-Organization-and-Architecture/CPU/Instruction Execution Cycle.md"
    },
    {
      "basename": "09-08-2024",
      "path": "Journal/09-08-2024.md"
    },
    {
      "basename": "Instruction Set Architecture",
      "path": "GATE/Computer-Organization-and-Architecture/CPU/Instruction Set Architecture.md"
    },
    {
      "basename": "08-08-2024",
      "path": "Journal/08-08-2024.md"
    },
    {
      "basename": "2024-W32",
      "path": "Journal/2024-W32.md"
    },
    {
      "basename": "07-08-2024",
      "path": "Journal/07-08-2024.md"
    },
    {
      "basename": "Main Memory and Addressability",
      "path": "GATE/Computer-Organization-and-Architecture/Basic-components-of-computer-and-main-memory/Main Memory and Addressability.md"
    },
    {
      "basename": "06-08-2024",
      "path": "Journal/06-08-2024.md"
    },
    {
      "basename": "05-08-2024",
      "path": "Journal/05-08-2024.md"
    },
    {
      "basename": "04-08-2024",
      "path": "Journal/04-08-2024.md"
    },
    {
      "basename": "Decimal and Binary System",
      "path": "GATE/Digital-Logic/Number Systems/Decimal and Binary System.md"
    },
    {
      "basename": "Addressing Modes",
      "path": "GATE/Computer-Organization-and-Architecture/CPU/Addressing Modes.md"
    }
  ],
  "omittedPaths": [
    ""
  ],
  "maxLength": null,
  "openType": "tab"
}