INFO-FLOW: Workspace C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar opened at Mon Oct 16 18:45:03 +0200 2023
Execute     config_clock -quiet -name default -period 40 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.103 sec.
Command     ap_source done; 0.103 sec.
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.578 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.683 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.84 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 40 -name default 
Execute   source ./conv/W_Row_pipeline_ar/directives.tcl 
Execute     set_directive_pipeline conv_1/W_Row_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_array_partition -type complete -dim 1 conv_1 conv_input 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_input complete=positionBoolean0type dim=1 
Execute     set_directive_array_partition -type complete -dim 2 conv_1 conv_input 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_input complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_input complete=positionBoolean0type dim=2 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'conv/conv_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling conv/conv_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted conv/conv_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "conv/conv_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E conv/conv_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp
Command       clang done; 1.153 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/useless.bc
Command       clang done; 1.143 sec.
INFO-FLOW: Done: GCC PP time: 2.3 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_input complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_input complete=positionBoolean0type dim=2 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_input complete=positionBoolean0type dim=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_input complete=positionBoolean0type dim=2 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.err.log 
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.err.log 
Command       tidy_31 done; 0.139 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.bc
Command       clang done; 1.176 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.g.bc -hls-opt -except-internalize conv_1 -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.g 
Command       llvm-ld done; 0.946 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.375 ; gain = 92.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.375 ; gain = 92.871
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.pp.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.597 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv_1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.g.0.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.375 ; gain = 92.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.g.1.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.g.2.prechk.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.375 ; gain = 92.871
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.g.1.bc to C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.o.1.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Row_Loop' (conv/conv_1.cpp:19) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv/conv_1.cpp:25) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'conv_input' (conv/conv_1.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_input' (conv/conv_1.cpp:5) in dimension 2 completely.
Command         transform done; 1.537 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.o.1.tmp.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 1.904 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 184.375 ; gain = 92.871
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.o.2.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Filter1_Loop' (conv/conv_1.cpp:15:14) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv/conv_1.cpp:12:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv/conv_1.cpp:9:6) in function 'conv_1'.
Command         transform done; 12.843 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 184.375 ; gain = 92.871
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 16.974 sec.
Command     elaborate done; 21.854 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv_1' ...
Execute       ap_set_top_model conv_1 
Execute       get_model_list conv_1 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model conv_1 
Execute       get_model_list conv_1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_1
INFO-FLOW: Configuring Module : conv_1 ...
Execute       set_default_model conv_1 
Execute       apply_spec_resource_limit conv_1 
INFO-FLOW: Model list for preprocess: conv_1
INFO-FLOW: Preprocessing Module: conv_1 ...
Execute       set_default_model conv_1 
Execute       cdfg_preprocess -model conv_1 
Execute       rtl_gen_preprocess conv_1 
INFO-FLOW: Model list for synthesis: conv_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1 
Execute       schedule -model conv_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter1_Loop_W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) and 'fadd' operation ('w_sum_3', conv/conv_1.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) and 'fadd' operation ('w_sum_3', conv/conv_1.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) and 'fadd' operation ('w_sum_3', conv/conv_1.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) and 'fadd' operation ('w_sum_3', conv/conv_1.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) and 'fadd' operation ('w_sum_3', conv/conv_1.cpp:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.337 sec.
INFO: [HLS 200-111]  Elapsed time: 31.698 seconds; current allocated memory: 129.540 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.verbose.sched.rpt 
Command       syn_report done; 1.556 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.sched.adb -f 
Command       db_write done; 1.167 sec.
INFO-FLOW: Finish scheduling conv_1.
Execute       set_default_model conv_1 
Execute       bind -model conv_1 
BIND OPTION: model=conv_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.312 sec.
INFO: [HLS 200-111]  Elapsed time: 3.065 seconds; current allocated memory: 138.595 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.verbose.bind.rpt 
Command       syn_report done; 1.549 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.bind.adb -f 
Command       db_write done; 1.201 sec.
INFO-FLOW: Finish binding conv_1.
Execute       get_model_list conv_1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv_1 
INFO-FLOW: Model list for RTL generation: conv_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_0_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_1_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_2_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_3_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_4_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_5_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_6_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_7_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_8_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_9_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_10_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_11_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_12_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_13_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_14_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_15_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_16_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_17_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_18_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_19_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_20_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_21_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_22_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_23_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_24_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_25_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_26_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input_27_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_fadd_32ns_32ns_32_2_full_dsp_1' to 'conv_1_fadd_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_fmul_32ns_32ns_32_2_max_dsp_1' to 'conv_1_fmul_32ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_fcmp_32ns_32ns_1_1_1' to 'conv_1_fcmp_32ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_mux_78410_32_1_1' to 'conv_1_mux_78410_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_mac_muladd_5ns_6ns_5ns_10_1_1' to 'conv_1_mac_muladdibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_1_fadd_32ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_1_fcmp_32ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_1_fmul_32ns_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_1_mac_muladdibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_1_mux_78410_hbi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
Command       create_rtl_model done; 10.137 sec.
INFO: [HLS 200-111]  Elapsed time: 12.95 seconds; current allocated memory: 155.575 MB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/syn/systemc/conv_1 -synmodules conv_1 
Execute       gen_rtl conv_1 -istop -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/syn/vhdl/conv_1 
Execute       gen_rtl conv_1 -istop -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/syn/verilog/conv_1 
Execute       syn_report -csynth -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/syn/report/conv_1_csynth.rpt 
Execute       syn_report -rtlxml -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/syn/report/conv_1_csynth.xml 
Execute       syn_report -verbosereport -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.verbose.rpt 
Command       syn_report done; 1.685 sec.
Execute       db_write -model conv_1 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.adb 
Command       db_write done; 1.298 sec.
Execute       gen_tb_info conv_1 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1 
Execute       export_constraint_db -f -tool general -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.constraint.tcl 
Execute       syn_report -designview -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks conv_1 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain conv_1 
INFO-FLOW: Model list for RTL component generation: conv_1
INFO-FLOW: Handling components in module [conv_1] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.compgen.tcl 
INFO-FLOW: Found component conv_1_fadd_32ns_eOg.
INFO-FLOW: Append model conv_1_fadd_32ns_eOg
INFO-FLOW: Found component conv_1_fmul_32ns_fYi.
INFO-FLOW: Append model conv_1_fmul_32ns_fYi
INFO-FLOW: Found component conv_1_fcmp_32ns_g8j.
INFO-FLOW: Append model conv_1_fcmp_32ns_g8j
INFO-FLOW: Found component conv_1_mux_78410_hbi.
INFO-FLOW: Append model conv_1_mux_78410_hbi
INFO-FLOW: Found component conv_1_mac_muladdibs.
INFO-FLOW: Append model conv_1_mac_muladdibs
INFO-FLOW: Found component conv_1_conv_1_bias.
INFO-FLOW: Append model conv_1_conv_1_bias
INFO-FLOW: Found component conv_1_conv_1_weibkb.
INFO-FLOW: Append model conv_1_conv_1_weibkb
INFO-FLOW: Found component conv_1_conv_1_weicud.
INFO-FLOW: Append model conv_1_conv_1_weicud
INFO-FLOW: Found component conv_1_conv_1_weidEe.
INFO-FLOW: Append model conv_1_conv_1_weidEe
INFO-FLOW: Append model conv_1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_1_fadd_32ns_eOg conv_1_fmul_32ns_fYi conv_1_fcmp_32ns_g8j conv_1_mux_78410_hbi conv_1_mac_muladdibs conv_1_conv_1_bias conv_1_conv_1_weibkb conv_1_conv_1_weicud conv_1_conv_1_weidEe conv_1
INFO-FLOW: To file: write model conv_1_fadd_32ns_eOg
INFO-FLOW: To file: write model conv_1_fmul_32ns_fYi
INFO-FLOW: To file: write model conv_1_fcmp_32ns_g8j
INFO-FLOW: To file: write model conv_1_mux_78410_hbi
INFO-FLOW: To file: write model conv_1_mac_muladdibs
INFO-FLOW: To file: write model conv_1_conv_1_bias
INFO-FLOW: To file: write model conv_1_conv_1_weibkb
INFO-FLOW: To file: write model conv_1_conv_1_weicud
INFO-FLOW: To file: write model conv_1_conv_1_weidEe
INFO-FLOW: To file: write model conv_1
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.106 sec.
Command       ap_source done; 0.106 sec.
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=40.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.513 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.103 sec.
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv_1 xml_exists=0
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 93.326 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.compgen.tcl 
Command       ap_source done; 0.147 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.constraint.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=1572
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=785
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=10 #gSsdmPorts=1572
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.constraint.tcl 
Execute       sc_get_clocks conv_1 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/impl/misc/conv_1_ap_fadd_0_full_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/impl/misc/conv_1_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/impl/misc/conv_1_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/conv_1.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ar/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:16 ; elapsed = 00:03:49 . Memory (MB): peak = 368.336 ; gain = 276.832
INFO: [VHDL 208-304] Generating VHDL RTL for conv_1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_1.
Command     autosyn done; 205.597 sec.
Command   csynth_design done; 227.464 sec.
Command ap_source done; 228.482 sec.
Execute cleanup_all 
