// Seed: 2152662619
module module_0 (
    output uwire id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    input id_7,
    input id_8,
    output logic id_9
    , id_19,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    input logic id_13,
    output logic id_14,
    input logic id_15,
    input id_16,
    input id_17,
    output id_18
);
  logic id_20;
  assign id_14 = id_19;
  logic id_21, id_22;
  type_39(
      1'b0, id_3, id_7, id_13
  );
  logic id_23 = id_7, id_24;
  assign id_23 = 1;
  assign id_0[1'b0] = id_10;
  logic id_25;
endmodule
