---
outline: 2
---

# ALU Controller <Badge type="info" text="MODULE_ALU_CONTROLLER.vhd"/>

![ALU Controller Module Logic Gate Diagram](../../public/images/referencia/componentes/module_alu_controller.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/MODULE_ALU_CONTROLLER.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

![ALU Controller Module RTL Diagram](../../public/images/referencia/componentes/module_alu_controller_netlist.svg)

## Test Cases

`test_MODULE_ALU_CONTROLLER.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_MODULE_ALU_CONTROLLER.py).

::: danger TO DO

Work in progress.

:::
