// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_V_dout,
        data_V_data_V_empty_n,
        data_V_data_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state10 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_V_dout;
input   data_V_data_V_empty_n;
output   data_V_data_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [15:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [15:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [15:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [15:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [15:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [15:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [15:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [15:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] kernel_data_V_1_22;
reg   [15:0] kernel_data_V_1_23;
reg   [15:0] kernel_data_V_1_24;
reg   [31:0] pX_2;
reg   [31:0] sX_2;
reg   [31:0] pY_2;
reg   [31:0] sY_2;
reg   [15:0] kernel_data_V_1_1;
reg   [15:0] kernel_data_V_1_6;
reg   [15:0] kernel_data_V_1_11;
reg   [15:0] kernel_data_V_1_16;
reg   [15:0] kernel_data_V_1_21;
reg   [15:0] kernel_data_V_1_2;
reg   [15:0] kernel_data_V_1_7;
reg   [15:0] kernel_data_V_1_12;
reg   [15:0] kernel_data_V_1_17;
reg   [15:0] kernel_data_V_1_3;
reg   [15:0] kernel_data_V_1_8;
reg   [15:0] kernel_data_V_1_13;
reg   [15:0] kernel_data_V_1_18;
reg   [15:0] kernel_data_V_1_4;
reg   [15:0] kernel_data_V_1_9;
reg   [15:0] kernel_data_V_1_14;
reg   [15:0] kernel_data_V_1_19;
reg    line_buffer_Array_V_1_0_0_ce0;
reg    line_buffer_Array_V_1_0_0_we0;
wire   [15:0] line_buffer_Array_V_1_0_0_q0;
reg    line_buffer_Array_V_1_1_0_ce0;
reg    line_buffer_Array_V_1_1_0_we0;
wire   [15:0] line_buffer_Array_V_1_1_0_q0;
reg    line_buffer_Array_V_1_2_0_ce0;
reg    line_buffer_Array_V_1_2_0_we0;
wire   [15:0] line_buffer_Array_V_1_2_0_q0;
reg    line_buffer_Array_V_1_3_0_ce0;
reg    line_buffer_Array_V_1_3_0_we0;
wire   [15:0] line_buffer_Array_V_1_3_0_q0;
reg    data_V_data_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln79_reg_5639;
reg    res_V_data_0_V_blk_n;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] and_ln289_2_reg_5648;
reg   [0:0] and_ln289_2_reg_5648_pp0_iter6_reg;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg   [9:0] indvar_flatten_reg_270;
reg  signed [15:0] kernel_data_V_1_22_loc_1_reg_281;
reg  signed [15:0] kernel_data_V_1_23_loc_1_reg_291;
reg  signed [15:0] kernel_data_V_1_23_loc_1_reg_291_pp0_iter2_reg;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    io_acc_block_signal_op993;
reg    ap_block_state9_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg  signed [15:0] kernel_data_V_1_23_loc_1_reg_291_pp0_iter3_reg;
reg  signed [15:0] kernel_data_V_1_24_loc_1_reg_302;
reg  signed [15:0] kernel_data_V_1_24_loc_1_reg_302_pp0_iter2_reg;
reg  signed [15:0] kernel_data_V_1_24_loc_1_reg_302_pp0_iter3_reg;
reg    ap_block_state1;
wire   [0:0] icmp_ln79_fu_336_p2;
reg   [0:0] icmp_ln79_reg_5639_pp0_iter1_reg;
reg   [0:0] icmp_ln79_reg_5639_pp0_iter2_reg;
reg   [0:0] icmp_ln79_reg_5639_pp0_iter3_reg;
wire   [9:0] add_ln79_fu_342_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] and_ln289_2_fu_420_p2;
reg   [0:0] and_ln289_2_reg_5648_pp0_iter1_reg;
reg   [0:0] and_ln289_2_reg_5648_pp0_iter2_reg;
reg   [0:0] and_ln289_2_reg_5648_pp0_iter3_reg;
reg   [0:0] and_ln289_2_reg_5648_pp0_iter4_reg;
reg   [0:0] and_ln289_2_reg_5648_pp0_iter5_reg;
wire   [0:0] icmp_ln313_fu_426_p2;
reg   [0:0] icmp_ln313_reg_5652;
wire   [0:0] icmp_ln317_fu_476_p2;
reg   [0:0] icmp_ln317_reg_5656;
wire   [31:0] select_ln323_fu_500_p3;
reg   [31:0] select_ln323_reg_5660;
reg  signed [15:0] tmp_data_0_V_reg_5665;
reg  signed [15:0] tmp_data_0_V_reg_5665_pp0_iter2_reg;
reg  signed [15:0] tmp_data_0_V_reg_5665_pp0_iter3_reg;
reg   [15:0] DataOut_V_37_reg_5676;
reg  signed [15:0] DataOut_V_37_reg_5676_pp0_iter2_reg;
reg  signed [15:0] DataOut_V_37_reg_5676_pp0_iter3_reg;
reg  signed [15:0] DataOut_V_38_reg_5687;
reg  signed [15:0] DataOut_V_38_reg_5687_pp0_iter3_reg;
reg  signed [15:0] DataOut_V_39_reg_5696;
reg  signed [15:0] DataOut_V_39_reg_5696_pp0_iter3_reg;
reg  signed [15:0] DataOut_V_reg_5706;
reg  signed [15:0] DataOut_V_reg_5706_pp0_iter3_reg;
reg  signed [15:0] kernel_data_V_1_1_load_reg_5718;
reg  signed [15:0] kernel_data_V_1_2_load_reg_5726;
reg  signed [15:0] kernel_data_V_1_3_load_reg_5735;
reg   [10:0] trunc_ln708_s_reg_5744;
wire  signed [9:0] trunc_ln708_407_fu_639_p4;
reg  signed [9:0] trunc_ln708_407_reg_5749;
reg  signed [9:0] trunc_ln708_407_reg_5749_pp0_iter3_reg;
wire  signed [10:0] sext_ln203_260_fu_649_p1;
reg  signed [10:0] sext_ln203_260_reg_5754;
wire  signed [9:0] trunc_ln708_413_fu_663_p4;
reg  signed [9:0] trunc_ln708_413_reg_5760;
reg  signed [9:0] trunc_ln708_413_reg_5760_pp0_iter3_reg;
wire   [10:0] add_ln703_1511_fu_677_p2;
reg   [10:0] add_ln703_1511_reg_5765;
reg  signed [15:0] kernel_data_V_1_11_load_reg_5770;
reg  signed [15:0] kernel_data_V_1_16_load_reg_5776;
reg  signed [15:0] kernel_data_V_1_7_load_reg_5783;
reg  signed [15:0] kernel_data_V_1_12_load_reg_5789;
reg  signed [15:0] kernel_data_V_1_17_load_reg_5796;
reg  signed [15:0] kernel_data_V_1_8_load_reg_5804;
reg  signed [15:0] kernel_data_V_1_13_load_reg_5810;
reg  signed [15:0] kernel_data_V_1_18_load_reg_5816;
reg  signed [15:0] kernel_data_V_1_9_load_reg_5823;
reg  signed [15:0] kernel_data_V_1_14_load_reg_5830;
reg  signed [15:0] kernel_data_V_1_19_load_reg_5837;
wire  signed [8:0] trunc_ln_fu_828_p4;
reg  signed [8:0] trunc_ln_reg_5844;
wire  signed [11:0] mult_2_V_fu_841_p1;
reg  signed [11:0] mult_2_V_reg_5849;
wire  signed [11:0] mult_4_V_fu_873_p1;
reg  signed [11:0] mult_4_V_reg_5854;
reg   [11:0] mult_17_V_reg_5860;
wire  signed [9:0] trunc_ln708_412_fu_1015_p4;
reg  signed [9:0] trunc_ln708_412_reg_5866;
reg   [10:0] trunc_ln708_414_reg_5871;
wire  signed [8:0] trunc_ln708_415_fu_1090_p4;
reg  signed [8:0] trunc_ln708_415_reg_5876;
reg  signed [9:0] trunc_ln708_416_reg_5881;
wire  signed [11:0] mult_53_V_fu_1170_p1;
reg  signed [11:0] mult_53_V_reg_5887;
reg   [9:0] trunc_ln708_418_reg_5892;
reg   [11:0] mult_64_V_reg_5897;
reg   [10:0] trunc_ln708_420_reg_5902;
wire  signed [10:0] sext_ln203_271_fu_1270_p1;
reg  signed [10:0] sext_ln203_271_reg_5907;
reg  signed [8:0] trunc_ln708_423_reg_5914;
wire  signed [11:0] mult_81_V_fu_1339_p1;
reg  signed [11:0] mult_81_V_reg_5920;
reg  signed [9:0] trunc_ln708_426_reg_5926;
reg  signed [9:0] trunc_ln708_426_reg_5926_pp0_iter4_reg;
wire  signed [11:0] mult_97_V_fu_1405_p1;
reg  signed [11:0] mult_97_V_reg_5932;
reg   [11:0] mult_98_V_reg_5939;
reg   [11:0] mult_108_V_reg_5945;
reg   [10:0] trunc_ln708_431_reg_5950;
reg   [9:0] trunc_ln708_433_reg_5955;
reg   [11:0] mult_132_V_reg_5960;
reg   [10:0] trunc_ln708_438_reg_5965;
wire   [11:0] mult_160_V_fu_1708_p4;
reg   [11:0] mult_160_V_reg_5970;
reg   [11:0] mult_164_V_reg_5976;
wire  signed [11:0] mult_178_V_fu_1794_p1;
reg  signed [11:0] mult_178_V_reg_5982;
reg   [10:0] trunc_ln708_448_reg_5988;
reg  signed [9:0] trunc_ln708_449_reg_5993;
reg  signed [9:0] trunc_ln708_449_reg_5993_pp0_iter4_reg;
wire   [11:0] mult_210_V_fu_1896_p4;
reg   [11:0] mult_210_V_reg_5999;
reg   [10:0] trunc_ln708_452_reg_6004;
wire   [11:0] mult_243_V_fu_1972_p4;
reg   [11:0] mult_243_V_reg_6009;
wire   [11:0] mult_248_V_fu_1988_p4;
reg   [11:0] mult_248_V_reg_6014;
wire  signed [11:0] mult_250_V_fu_2026_p1;
reg  signed [11:0] mult_250_V_reg_6019;
wire   [11:0] mult_266_V_fu_2052_p4;
reg   [11:0] mult_266_V_reg_6024;
wire  signed [11:0] mult_277_V_fu_2090_p1;
reg  signed [11:0] mult_277_V_reg_6029;
reg   [10:0] trunc_ln708_472_reg_6034;
wire   [11:0] mult_309_V_fu_2170_p4;
reg   [11:0] mult_309_V_reg_6039;
reg   [11:0] mult_312_V_reg_6044;
reg   [10:0] trunc_ln708_478_reg_6050;
reg   [8:0] trunc_ln708_479_reg_6055;
reg   [11:0] mult_334_V_reg_6060;
reg   [9:0] trunc_ln708_481_reg_6065;
reg   [8:0] trunc_ln708_482_reg_6070;
reg   [11:0] mult_339_V_reg_6075;
reg  signed [9:0] trunc_ln708_483_reg_6080;
reg  signed [9:0] trunc_ln708_483_reg_6080_pp0_iter4_reg;
wire  signed [11:0] mult_343_V_fu_2422_p1;
reg  signed [11:0] mult_343_V_reg_6086;
reg  signed [11:0] mult_343_V_reg_6086_pp0_iter4_reg;
reg   [11:0] mult_347_V_reg_6092;
reg   [11:0] mult_353_V_reg_6098;
wire  signed [9:0] trunc_ln708_485_fu_2478_p4;
reg  signed [9:0] trunc_ln708_485_reg_6104;
reg  signed [9:0] trunc_ln708_485_reg_6104_pp0_iter4_reg;
wire   [11:0] mult_355_V_fu_2498_p4;
reg   [11:0] mult_355_V_reg_6109;
reg   [8:0] trunc_ln708_486_reg_6115;
reg   [11:0] mult_365_V_reg_6120;
wire   [11:0] mult_385_V_fu_2606_p4;
reg   [11:0] mult_385_V_reg_6125;
wire  signed [11:0] sext_ln703_419_fu_2651_p1;
reg  signed [11:0] sext_ln703_419_reg_6130;
wire   [11:0] add_ln703_1512_fu_2654_p2;
reg   [11:0] add_ln703_1512_reg_6135;
wire   [9:0] add_ln703_1513_fu_2660_p2;
reg   [9:0] add_ln703_1513_reg_6140;
wire   [10:0] add_ln703_1514_fu_2666_p2;
reg   [10:0] add_ln703_1514_reg_6145;
wire   [10:0] add_ln703_1516_fu_2682_p2;
reg   [10:0] add_ln703_1516_reg_6150;
wire   [11:0] add_ln703_1518_fu_2688_p2;
reg   [11:0] add_ln703_1518_reg_6155;
wire   [11:0] add_ln703_1519_fu_2694_p2;
reg   [11:0] add_ln703_1519_reg_6160;
wire   [9:0] add_ln703_1527_fu_2700_p2;
reg   [9:0] add_ln703_1527_reg_6165;
reg   [9:0] add_ln703_1527_reg_6165_pp0_iter4_reg;
wire   [11:0] add_ln703_1537_fu_2706_p2;
reg   [11:0] add_ln703_1537_reg_6170;
wire   [10:0] add_ln703_1545_fu_2712_p2;
reg   [10:0] add_ln703_1545_reg_6175;
wire   [11:0] add_ln703_1553_fu_2718_p2;
reg   [11:0] add_ln703_1553_reg_6180;
wire   [11:0] add_ln703_1556_fu_2724_p2;
reg   [11:0] add_ln703_1556_reg_6185;
reg   [11:0] add_ln703_1556_reg_6185_pp0_iter4_reg;
wire   [11:0] add_ln703_1571_fu_2730_p2;
reg   [11:0] add_ln703_1571_reg_6190;
wire   [11:0] add_ln703_1588_fu_2736_p2;
reg   [11:0] add_ln703_1588_reg_6195;
wire   [11:0] add_ln703_1601_fu_2742_p2;
reg   [11:0] add_ln703_1601_reg_6201;
wire   [11:0] add_ln703_1602_fu_2748_p2;
reg   [11:0] add_ln703_1602_reg_6206;
wire   [11:0] add_ln703_1620_fu_2754_p2;
reg   [11:0] add_ln703_1620_reg_6212;
wire   [11:0] add_ln703_1621_fu_2760_p2;
reg   [11:0] add_ln703_1621_reg_6217;
wire   [11:0] add_ln703_1624_fu_2766_p2;
reg   [11:0] add_ln703_1624_reg_6222;
reg   [11:0] add_ln703_1624_reg_6222_pp0_iter4_reg;
wire   [10:0] add_ln703_1625_fu_2772_p2;
reg   [10:0] add_ln703_1625_reg_6228;
wire   [11:0] add_ln703_1640_fu_2777_p2;
reg   [11:0] add_ln703_1640_reg_6233;
wire   [11:0] add_ln703_1641_fu_2783_p2;
reg   [11:0] add_ln703_1641_reg_6238;
wire   [10:0] add_ln703_1668_fu_2789_p2;
reg   [10:0] add_ln703_1668_reg_6243;
reg   [10:0] add_ln703_1668_reg_6243_pp0_iter4_reg;
wire   [11:0] add_ln703_1687_fu_2795_p2;
reg   [11:0] add_ln703_1687_reg_6248;
wire   [11:0] add_ln703_1688_fu_2801_p2;
reg   [11:0] add_ln703_1688_reg_6253;
wire   [11:0] add_ln703_1707_fu_2807_p2;
reg   [11:0] add_ln703_1707_reg_6258;
wire   [11:0] add_ln703_1708_fu_2813_p2;
reg   [11:0] add_ln703_1708_reg_6263;
wire   [11:0] add_ln703_1726_fu_2819_p2;
reg   [11:0] add_ln703_1726_reg_6268;
wire   [11:0] add_ln703_1727_fu_2825_p2;
reg   [11:0] add_ln703_1727_reg_6273;
wire   [11:0] add_ln703_1747_fu_2831_p2;
reg   [11:0] add_ln703_1747_reg_6278;
wire   [11:0] add_ln703_1748_fu_2837_p2;
reg   [11:0] add_ln703_1748_reg_6283;
wire   [11:0] add_ln703_1766_fu_2843_p2;
reg   [11:0] add_ln703_1766_reg_6288;
wire   [10:0] add_ln703_1775_fu_2849_p2;
reg   [10:0] add_ln703_1775_reg_6293;
wire   [11:0] add_ln703_1783_fu_2855_p2;
reg   [11:0] add_ln703_1783_reg_6298;
wire  signed [9:0] trunc_ln708_445_fu_3142_p4;
reg  signed [9:0] trunc_ln708_445_reg_6303;
wire  signed [9:0] trunc_ln708_446_fu_3161_p4;
reg  signed [9:0] trunc_ln708_446_reg_6308;
reg   [9:0] trunc_ln708_454_reg_6313;
wire  signed [9:0] trunc_ln708_463_fu_3409_p4;
reg  signed [9:0] trunc_ln708_463_reg_6318;
wire  signed [9:0] trunc_ln708_466_fu_3467_p4;
reg  signed [9:0] trunc_ln708_466_reg_6323;
reg  signed [9:0] trunc_ln708_467_reg_6328;
wire  signed [10:0] sext_ln203_317_fu_3544_p1;
reg  signed [10:0] sext_ln203_317_reg_6334;
wire  signed [9:0] trunc_ln708_489_fu_3666_p4;
reg  signed [9:0] trunc_ln708_489_reg_6339;
reg   [10:0] trunc_ln708_491_reg_6344;
wire  signed [11:0] mult_389_V_fu_3791_p1;
reg  signed [11:0] mult_389_V_reg_6349;
wire   [11:0] add_ln703_1521_fu_3832_p2;
reg   [11:0] add_ln703_1521_reg_6354;
wire   [10:0] add_ln703_1522_fu_3837_p2;
reg   [10:0] add_ln703_1522_reg_6359;
wire   [11:0] add_ln703_1524_fu_3853_p2;
reg   [11:0] add_ln703_1524_reg_6364;
wire   [10:0] add_ln703_1529_fu_3869_p2;
reg   [10:0] add_ln703_1529_reg_6369;
wire   [9:0] add_ln703_1531_fu_3875_p2;
reg   [9:0] add_ln703_1531_reg_6374;
wire   [10:0] add_ln703_1533_fu_3891_p2;
reg   [10:0] add_ln703_1533_reg_6379;
wire   [11:0] add_ln703_1539_fu_3901_p2;
reg   [11:0] add_ln703_1539_reg_6384;
wire   [11:0] add_ln703_1540_fu_3906_p2;
reg   [11:0] add_ln703_1540_reg_6389;
wire   [11:0] add_ln703_1541_fu_3911_p2;
reg   [11:0] add_ln703_1541_reg_6394;
wire   [11:0] add_ln703_1546_fu_3926_p2;
reg   [11:0] add_ln703_1546_reg_6400;
reg   [11:0] add_ln703_1546_reg_6400_pp0_iter5_reg;
wire   [10:0] add_ln703_1547_fu_3932_p2;
reg   [10:0] add_ln703_1547_reg_6405;
wire   [10:0] add_ln703_1549_fu_3948_p2;
reg   [10:0] add_ln703_1549_reg_6410;
wire   [11:0] add_ln703_1555_fu_3958_p2;
reg   [11:0] add_ln703_1555_reg_6415;
wire   [11:0] add_ln703_1558_fu_3969_p2;
reg   [11:0] add_ln703_1558_reg_6420;
wire   [11:0] add_ln703_1561_fu_3975_p2;
reg   [11:0] add_ln703_1561_reg_6425;
wire   [10:0] add_ln703_1562_fu_3980_p2;
reg   [10:0] add_ln703_1562_reg_6430;
wire   [10:0] add_ln703_1565_fu_3986_p2;
reg   [10:0] add_ln703_1565_reg_6435;
wire   [10:0] add_ln703_1567_fu_4002_p2;
reg   [10:0] add_ln703_1567_reg_6440;
wire   [11:0] add_ln703_1573_fu_4013_p2;
reg   [11:0] add_ln703_1573_reg_6445;
wire   [11:0] add_ln703_1574_fu_4018_p2;
reg   [11:0] add_ln703_1574_reg_6450;
wire   [10:0] add_ln703_1575_fu_4024_p2;
reg   [10:0] add_ln703_1575_reg_6455;
wire   [10:0] add_ln703_1578_fu_4030_p2;
reg   [10:0] add_ln703_1578_reg_6460;
wire   [9:0] add_ln703_1579_fu_4036_p2;
reg   [9:0] add_ln703_1579_reg_6465;
wire   [9:0] add_ln703_1581_fu_4042_p2;
reg   [9:0] add_ln703_1581_reg_6470;
wire   [10:0] add_ln703_1583_fu_4058_p2;
reg   [10:0] add_ln703_1583_reg_6475;
wire   [11:0] add_ln703_1589_fu_4068_p2;
reg   [11:0] add_ln703_1589_reg_6480;
wire   [11:0] add_ln703_1590_fu_4073_p2;
reg   [11:0] add_ln703_1590_reg_6485;
wire   [10:0] add_ln703_1591_fu_4078_p2;
reg   [10:0] add_ln703_1591_reg_6490;
wire   [10:0] add_ln703_1594_fu_4084_p2;
reg   [10:0] add_ln703_1594_reg_6495;
wire   [9:0] add_ln703_1597_fu_4090_p2;
reg   [9:0] add_ln703_1597_reg_6500;
wire   [11:0] add_ln703_1604_fu_4100_p2;
reg   [11:0] add_ln703_1604_reg_6505;
wire   [11:0] add_ln703_1605_fu_4105_p2;
reg   [11:0] add_ln703_1605_reg_6510;
wire   [11:0] add_ln703_1607_fu_4117_p2;
reg   [11:0] add_ln703_1607_reg_6515;
wire   [10:0] add_ln703_1610_fu_4123_p2;
reg   [10:0] add_ln703_1610_reg_6520;
wire   [10:0] add_ln703_1611_fu_4129_p2;
reg   [10:0] add_ln703_1611_reg_6525;
wire   [10:0] add_ln703_1614_fu_4135_p2;
reg   [10:0] add_ln703_1614_reg_6530;
wire   [10:0] add_ln703_1616_fu_4151_p2;
reg   [10:0] add_ln703_1616_reg_6535;
wire   [11:0] add_ln703_1623_fu_4161_p2;
reg   [11:0] add_ln703_1623_reg_6540;
wire   [11:0] add_ln703_1626_fu_4169_p2;
reg   [11:0] add_ln703_1626_reg_6545;
wire   [10:0] add_ln703_1629_fu_4175_p2;
reg   [10:0] add_ln703_1629_reg_6550;
wire   [10:0] add_ln703_1630_fu_4180_p2;
reg   [10:0] add_ln703_1630_reg_6555;
wire   [10:0] add_ln703_1633_fu_4186_p2;
reg   [10:0] add_ln703_1633_reg_6560;
wire   [10:0] add_ln703_1636_fu_4202_p2;
reg   [10:0] add_ln703_1636_reg_6565;
wire   [11:0] add_ln703_1643_fu_4212_p2;
reg   [11:0] add_ln703_1643_reg_6570;
wire   [11:0] add_ln703_1644_fu_4217_p2;
reg   [11:0] add_ln703_1644_reg_6575;
wire   [11:0] add_ln703_1646_fu_4232_p2;
reg   [11:0] add_ln703_1646_reg_6580;
wire   [10:0] add_ln703_1649_fu_4238_p2;
reg   [10:0] add_ln703_1649_reg_6585;
wire   [10:0] add_ln703_1653_fu_4254_p2;
reg   [10:0] add_ln703_1653_reg_6590;
wire   [10:0] add_ln703_1655_fu_4270_p2;
reg   [10:0] add_ln703_1655_reg_6595;
wire   [11:0] add_ln703_1660_fu_4280_p2;
reg   [11:0] add_ln703_1660_reg_6600;
wire   [11:0] add_ln703_1661_fu_4285_p2;
reg   [11:0] add_ln703_1661_reg_6605;
wire   [11:0] add_ln703_1662_fu_4290_p2;
reg   [11:0] add_ln703_1662_reg_6610;
wire   [10:0] add_ln703_1665_fu_4295_p2;
reg   [10:0] add_ln703_1665_reg_6615;
wire   [10:0] add_ln703_1666_fu_4300_p2;
reg   [10:0] add_ln703_1666_reg_6620;
wire   [10:0] add_ln703_1670_fu_4316_p2;
reg   [10:0] add_ln703_1670_reg_6625;
wire   [11:0] add_ln703_1675_fu_4326_p2;
reg   [11:0] add_ln703_1675_reg_6630;
wire   [11:0] add_ln703_1676_fu_4331_p2;
reg   [11:0] add_ln703_1676_reg_6635;
wire   [10:0] add_ln703_1680_fu_4336_p2;
reg   [10:0] add_ln703_1680_reg_6640;
wire   [10:0] add_ln703_1684_fu_4362_p2;
reg   [10:0] add_ln703_1684_reg_6645;
reg   [10:0] add_ln703_1684_reg_6645_pp0_iter5_reg;
wire   [11:0] add_ln703_1690_fu_4372_p2;
reg   [11:0] add_ln703_1690_reg_6650;
wire   [11:0] add_ln703_1691_fu_4377_p2;
reg   [11:0] add_ln703_1691_reg_6655;
wire   [11:0] add_ln703_1693_fu_4390_p2;
reg   [11:0] add_ln703_1693_reg_6660;
wire   [10:0] add_ln703_1696_fu_4396_p2;
reg   [10:0] add_ln703_1696_reg_6665;
wire   [10:0] add_ln703_1697_fu_4402_p2;
reg   [10:0] add_ln703_1697_reg_6670;
wire   [10:0] add_ln703_1700_fu_4408_p2;
reg   [10:0] add_ln703_1700_reg_6675;
wire   [10:0] add_ln703_1703_fu_4424_p2;
reg   [10:0] add_ln703_1703_reg_6680;
wire   [11:0] add_ln703_1710_fu_4434_p2;
reg   [11:0] add_ln703_1710_reg_6685;
wire   [11:0] add_ln703_1711_fu_4439_p2;
reg   [11:0] add_ln703_1711_reg_6690;
wire   [11:0] add_ln703_1713_fu_4449_p2;
reg   [11:0] add_ln703_1713_reg_6695;
wire   [11:0] add_ln703_1716_fu_4454_p2;
reg   [11:0] add_ln703_1716_reg_6700;
wire   [11:0] add_ln703_1717_fu_4459_p2;
reg   [11:0] add_ln703_1717_reg_6705;
wire   [10:0] add_ln703_1720_fu_4465_p2;
reg   [10:0] add_ln703_1720_reg_6710;
wire   [10:0] add_ln703_1722_fu_4481_p2;
reg   [10:0] add_ln703_1722_reg_6715;
wire   [11:0] add_ln703_1729_fu_4491_p2;
reg   [11:0] add_ln703_1729_reg_6720;
wire   [11:0] add_ln703_1731_fu_4501_p2;
reg   [11:0] add_ln703_1731_reg_6725;
wire   [11:0] add_ln703_1733_fu_4516_p2;
reg   [11:0] add_ln703_1733_reg_6730;
wire   [10:0] add_ln703_1736_fu_4522_p2;
reg   [10:0] add_ln703_1736_reg_6735;
wire   [10:0] add_ln703_1737_fu_4528_p2;
reg   [10:0] add_ln703_1737_reg_6740;
wire   [10:0] add_ln703_1740_fu_4534_p2;
reg   [10:0] add_ln703_1740_reg_6745;
wire   [10:0] add_ln703_1743_fu_4550_p2;
reg   [10:0] add_ln703_1743_reg_6750;
wire   [11:0] add_ln703_1750_fu_4560_p2;
reg   [11:0] add_ln703_1750_reg_6755;
wire   [11:0] add_ln703_1751_fu_4565_p2;
reg   [11:0] add_ln703_1751_reg_6760;
wire   [11:0] add_ln703_1753_fu_4574_p2;
reg   [11:0] add_ln703_1753_reg_6765;
wire   [10:0] add_ln703_1756_fu_4580_p2;
reg   [10:0] add_ln703_1756_reg_6770;
wire   [10:0] add_ln703_1757_fu_4586_p2;
reg   [10:0] add_ln703_1757_reg_6775;
wire   [10:0] add_ln703_1760_fu_4592_p2;
reg   [10:0] add_ln703_1760_reg_6780;
wire   [10:0] add_ln703_1762_fu_4608_p2;
reg   [10:0] add_ln703_1762_reg_6785;
wire   [11:0] add_ln703_1768_fu_4618_p2;
reg   [11:0] add_ln703_1768_reg_6790;
wire   [11:0] add_ln703_1769_fu_4623_p2;
reg   [11:0] add_ln703_1769_reg_6795;
wire   [11:0] add_ln703_1771_fu_4632_p2;
reg   [11:0] add_ln703_1771_reg_6800;
wire   [11:0] add_ln703_1776_fu_4645_p2;
reg   [11:0] add_ln703_1776_reg_6805;
reg   [11:0] add_ln703_1776_reg_6805_pp0_iter5_reg;
wire   [10:0] add_ln703_1777_fu_4651_p2;
reg   [10:0] add_ln703_1777_reg_6810;
wire   [10:0] add_ln703_1779_fu_4667_p2;
reg   [10:0] add_ln703_1779_reg_6815;
wire   [11:0] add_ln703_1785_fu_4677_p2;
reg   [11:0] add_ln703_1785_reg_6820;
wire   [11:0] add_ln703_1786_fu_4682_p2;
reg   [11:0] add_ln703_1786_reg_6825;
wire   [11:0] add_ln703_1788_fu_4698_p2;
reg   [11:0] add_ln703_1788_reg_6830;
wire   [10:0] add_ln703_1791_fu_4704_p2;
reg   [10:0] add_ln703_1791_reg_6835;
wire   [10:0] add_ln703_1792_fu_4710_p2;
reg   [10:0] add_ln703_1792_reg_6840;
wire   [10:0] add_ln703_1795_fu_4716_p2;
reg   [10:0] add_ln703_1795_reg_6845;
wire   [10:0] add_ln703_1798_fu_4732_p2;
reg   [10:0] add_ln703_1798_reg_6850;
wire   [11:0] add_ln703_1526_fu_4785_p2;
reg   [11:0] add_ln703_1526_reg_6855;
wire   [11:0] add_ln703_1530_fu_4796_p2;
reg   [11:0] add_ln703_1530_reg_6860;
wire   [11:0] add_ln703_1534_fu_4808_p2;
reg   [11:0] add_ln703_1534_reg_6865;
wire   [11:0] add_ln703_1543_fu_4818_p2;
reg   [11:0] add_ln703_1543_reg_6870;
wire   [11:0] add_ln703_1550_fu_4829_p2;
reg   [11:0] add_ln703_1550_reg_6875;
wire   [11:0] add_ln703_1560_fu_4839_p2;
reg   [11:0] add_ln703_1560_reg_6880;
wire   [11:0] add_ln703_1564_fu_4853_p2;
reg   [11:0] add_ln703_1564_reg_6885;
wire   [11:0] add_ln703_1568_fu_4864_p2;
reg   [11:0] add_ln703_1568_reg_6890;
wire   [11:0] add_ln703_1577_fu_4878_p2;
reg   [11:0] add_ln703_1577_reg_6895;
wire   [11:0] add_ln703_1580_fu_4889_p2;
reg   [11:0] add_ln703_1580_reg_6900;
wire   [11:0] add_ln703_1584_fu_4901_p2;
reg   [11:0] add_ln703_1584_reg_6905;
wire   [11:0] add_ln703_1593_fu_4915_p2;
reg   [11:0] add_ln703_1593_reg_6910;
wire   [11:0] add_ln703_1596_fu_4932_p2;
reg   [11:0] add_ln703_1596_reg_6915;
wire   [11:0] add_ln703_1598_fu_4941_p2;
reg   [11:0] add_ln703_1598_reg_6920;
wire   [11:0] add_ln703_1609_fu_4951_p2;
reg   [11:0] add_ln703_1609_reg_6925;
wire   [11:0] add_ln703_1613_fu_4968_p2;
reg   [11:0] add_ln703_1613_reg_6930;
wire   [11:0] add_ln703_1617_fu_4980_p2;
reg   [11:0] add_ln703_1617_reg_6935;
wire   [11:0] add_ln703_1628_fu_4990_p2;
reg   [11:0] add_ln703_1628_reg_6940;
wire   [11:0] add_ln703_1632_fu_5007_p2;
reg   [11:0] add_ln703_1632_reg_6945;
wire   [11:0] add_ln703_1637_fu_5025_p2;
reg   [11:0] add_ln703_1637_reg_6950;
wire   [11:0] add_ln703_1648_fu_5035_p2;
reg   [11:0] add_ln703_1648_reg_6955;
wire   [11:0] add_ln703_1651_fu_5049_p2;
reg   [11:0] add_ln703_1651_reg_6960;
wire   [11:0] add_ln703_1656_fu_5061_p2;
reg   [11:0] add_ln703_1656_reg_6965;
wire   [11:0] add_ln703_1664_fu_5071_p2;
reg   [11:0] add_ln703_1664_reg_6970;
wire   [11:0] add_ln703_1667_fu_5082_p2;
reg   [11:0] add_ln703_1667_reg_6975;
wire   [11:0] add_ln703_1671_fu_5094_p2;
reg   [11:0] add_ln703_1671_reg_6980;
wire   [11:0] add_ln703_1678_fu_5104_p2;
reg   [11:0] add_ln703_1678_reg_6985;
wire   [11:0] add_ln703_1681_fu_5116_p2;
reg   [11:0] add_ln703_1681_reg_6990;
wire   [11:0] add_ln703_1695_fu_5126_p2;
reg   [11:0] add_ln703_1695_reg_6995;
wire   [11:0] add_ln703_1699_fu_5143_p2;
reg   [11:0] add_ln703_1699_reg_7000;
wire   [11:0] add_ln703_1704_fu_5161_p2;
reg   [11:0] add_ln703_1704_reg_7005;
wire   [11:0] add_ln703_1715_fu_5171_p2;
reg   [11:0] add_ln703_1715_reg_7010;
wire   [11:0] add_ln703_1719_fu_5181_p2;
reg   [11:0] add_ln703_1719_reg_7015;
wire   [11:0] add_ln703_1723_fu_5192_p2;
reg   [11:0] add_ln703_1723_reg_7020;
wire   [11:0] add_ln703_1735_fu_5202_p2;
reg   [11:0] add_ln703_1735_reg_7025;
wire   [11:0] add_ln703_1739_fu_5219_p2;
reg   [11:0] add_ln703_1739_reg_7030;
wire   [11:0] add_ln703_1744_fu_5237_p2;
reg   [11:0] add_ln703_1744_reg_7035;
wire   [11:0] add_ln703_1755_fu_5247_p2;
reg   [11:0] add_ln703_1755_reg_7040;
wire   [11:0] add_ln703_1759_fu_5264_p2;
reg   [11:0] add_ln703_1759_reg_7045;
wire   [11:0] add_ln703_1763_fu_5276_p2;
reg   [11:0] add_ln703_1763_reg_7050;
wire   [11:0] add_ln703_1773_fu_5286_p2;
reg   [11:0] add_ln703_1773_reg_7055;
wire   [11:0] add_ln703_1780_fu_5297_p2;
reg   [11:0] add_ln703_1780_reg_7060;
wire   [11:0] add_ln703_1790_fu_5307_p2;
reg   [11:0] add_ln703_1790_reg_7065;
wire   [11:0] add_ln703_1794_fu_5324_p2;
reg   [11:0] add_ln703_1794_reg_7070;
wire   [11:0] add_ln703_1799_fu_5342_p2;
reg   [11:0] add_ln703_1799_reg_7075;
wire   [11:0] add_ln703_1536_fu_5352_p2;
reg   [11:0] add_ln703_1536_reg_7080;
wire   [11:0] add_ln703_1552_fu_5361_p2;
reg   [11:0] add_ln703_1552_reg_7085;
wire   [11:0] add_ln703_1570_fu_5370_p2;
reg   [11:0] add_ln703_1570_reg_7090;
wire   [11:0] add_ln703_1586_fu_5379_p2;
reg   [11:0] add_ln703_1586_reg_7095;
wire   [11:0] add_ln703_1600_fu_5388_p2;
reg   [11:0] add_ln703_1600_reg_7100;
wire   [11:0] add_ln703_1619_fu_5397_p2;
reg   [11:0] add_ln703_1619_reg_7105;
wire   [11:0] add_ln703_1639_fu_5406_p2;
reg   [11:0] add_ln703_1639_reg_7110;
wire   [11:0] add_ln703_1658_fu_5415_p2;
reg   [11:0] add_ln703_1658_reg_7115;
wire   [11:0] add_ln703_1673_fu_5424_p2;
reg   [11:0] add_ln703_1673_reg_7120;
wire   [11:0] add_ln703_1686_fu_5437_p2;
reg   [11:0] add_ln703_1686_reg_7125;
wire   [11:0] add_ln703_1706_fu_5446_p2;
reg   [11:0] add_ln703_1706_reg_7130;
wire   [11:0] add_ln703_1725_fu_5455_p2;
reg   [11:0] add_ln703_1725_reg_7135;
wire   [11:0] add_ln703_1746_fu_5464_p2;
reg   [11:0] add_ln703_1746_reg_7140;
wire   [11:0] add_ln703_1765_fu_5473_p2;
reg   [11:0] add_ln703_1765_reg_7145;
wire   [11:0] add_ln703_1782_fu_5482_p2;
reg   [11:0] add_ln703_1782_reg_7150;
wire   [11:0] add_ln703_1801_fu_5491_p2;
reg   [11:0] add_ln703_1801_reg_7155;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg  signed [15:0] ap_phi_mux_kernel_data_V_1_22_loc_1_phi_fu_284_p4;
reg  signed [15:0] ap_phi_mux_kernel_data_V_1_23_loc_1_phi_fu_295_p4;
reg  signed [15:0] ap_phi_mux_kernel_data_V_1_24_loc_1_phi_fu_306_p4;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_317_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_i_i_reg_313;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_i_i_reg_313;
wire   [31:0] add_ln326_fu_432_p2;
wire   [31:0] select_ln328_fu_450_p3;
wire   [31:0] add_ln321_fu_482_p2;
reg   [31:0] ap_sig_allocacmp_sY_2_load;
reg   [15:0] ap_sig_allocacmp_kernel_data_V_1_3_load;
reg    ap_block_pp0_stage0_01001;
wire   [29:0] tmp_126_fu_372_p4;
wire   [29:0] tmp_127_fu_392_p4;
wire   [0:0] icmp_ln289_fu_352_p2;
wire   [0:0] icmp_ln289_1_fu_362_p2;
wire   [0:0] icmp_ln289_2_fu_382_p2;
wire   [0:0] icmp_ln289_3_fu_402_p2;
wire   [0:0] and_ln289_1_fu_414_p2;
wire   [0:0] and_ln289_fu_408_p2;
wire   [31:0] add_ln328_fu_444_p2;
wire   [31:0] add_ln323_fu_494_p2;
wire  signed [15:0] shl_ln_fu_601_p1;
wire   [16:0] shl_ln_fu_601_p3;
wire  signed [17:0] sext_ln1118_fu_609_p1;
wire   [17:0] sub_ln1118_fu_613_p2;
wire  signed [15:0] sext_ln1118_291_fu_629_p0;
wire  signed [16:0] sext_ln1118_291_fu_629_p1;
wire   [16:0] sub_ln1118_316_fu_633_p2;
wire  signed [15:0] sext_ln708_258_fu_653_p0;
wire  signed [16:0] sext_ln708_258_fu_653_p1;
wire   [16:0] sub_ln1118_318_fu_657_p2;
wire  signed [10:0] sext_ln203_264_fu_673_p1;
wire   [9:0] trunc_ln708_405_fu_844_p4;
wire  signed [16:0] sext_ln708_fu_825_p1;
wire   [16:0] sub_ln1118_314_fu_857_p2;
wire  signed [9:0] trunc_ln708_406_fu_863_p4;
wire   [17:0] shl_ln1118_s_fu_881_p3;
wire  signed [18:0] sext_ln1118_289_fu_888_p1;
wire   [18:0] sub_ln1118_315_fu_892_p2;
wire   [17:0] tmp_fu_911_p3;
wire  signed [18:0] sext_ln1118_290_fu_908_p1;
wire  signed [18:0] sext_ln1118_312_fu_918_p1;
wire   [18:0] sub_ln1118_379_fu_922_p2;
wire   [16:0] shl_ln1118_145_fu_938_p3;
wire  signed [17:0] sext_ln1118_292_fu_945_p1;
wire   [17:0] sub_ln1118_317_fu_949_p2;
wire   [10:0] trunc_ln708_408_fu_955_p4;
wire  signed [8:0] trunc_ln708_409_fu_969_p4;
wire   [9:0] trunc_ln708_410_fu_986_p4;
wire   [8:0] trunc_ln708_411_fu_1002_p4;
wire   [16:0] shl_ln1118_146_fu_1028_p3;
wire  signed [17:0] sext_ln1118_293_fu_1035_p1;
wire   [17:0] sub_ln1118_319_fu_1039_p2;
wire   [17:0] tmp_62_fu_1055_p3;
wire  signed [18:0] sext_ln708_257_fu_999_p1;
wire  signed [18:0] sext_ln1118_318_fu_1062_p1;
wire   [18:0] sub_ln1118_380_fu_1066_p2;
wire  signed [15:0] sext_ln708_260_fu_1082_p0;
wire  signed [15:0] sext_ln708_261_fu_1086_p0;
wire  signed [15:0] trunc_ln708_415_fu_1090_p1;
wire  signed [15:0] shl_ln1118_147_fu_1104_p1;
wire   [17:0] shl_ln1118_147_fu_1104_p3;
wire  signed [18:0] sext_ln1118_294_fu_1112_p1;
wire  signed [18:0] sext_ln708_261_fu_1086_p1;
wire   [18:0] sub_ln1118_320_fu_1116_p2;
wire  signed [15:0] trunc_ln708_416_fu_1132_p1;
wire  signed [15:0] shl_ln1118_148_fu_1142_p1;
wire   [16:0] shl_ln1118_148_fu_1142_p3;
wire  signed [17:0] sext_ln1118_295_fu_1150_p1;
wire   [17:0] sub_ln1118_321_fu_1154_p2;
wire   [10:0] trunc_ln708_417_fu_1160_p4;
wire  signed [16:0] sext_ln708_260_fu_1082_p1;
wire   [16:0] sub_ln1118_322_fu_1174_p2;
wire   [17:0] tmp_63_fu_1196_p3;
wire  signed [18:0] sext_ln1118_296_fu_1190_p1;
wire  signed [18:0] sext_ln1118_344_fu_1203_p1;
wire   [18:0] sub_ln1118_381_fu_1207_p2;
wire  signed [16:0] shl_ln1118_149_fu_1223_p3;
wire  signed [17:0] sext_ln1118_299_fu_1234_p1;
wire   [17:0] sub_ln1118_323_fu_1238_p2;
wire  signed [16:0] sext_ln1118_297_fu_1193_p1;
wire   [16:0] sub_ln1118_324_fu_1254_p2;
wire   [9:0] trunc_ln708_421_fu_1260_p4;
wire  signed [18:0] sext_ln1118_298_fu_1230_p1;
wire   [18:0] shl_ln1118_150_fu_1274_p3;
wire   [18:0] sub_ln1118_325_fu_1281_p2;
wire  signed [15:0] sext_ln708_266_fu_1297_p0;
wire  signed [15:0] trunc_ln708_423_fu_1301_p1;
wire  signed [15:0] shl_ln1118_151_fu_1311_p1;
wire   [16:0] shl_ln1118_151_fu_1311_p3;
wire  signed [17:0] sext_ln1118_300_fu_1319_p1;
wire   [17:0] sub_ln1118_326_fu_1323_p2;
wire   [10:0] trunc_ln708_424_fu_1329_p4;
wire  signed [15:0] trunc_ln708_425_fu_1343_p1;
wire   [9:0] trunc_ln708_425_fu_1343_p4;
wire  signed [16:0] sext_ln708_266_fu_1297_p1;
wire   [16:0] sub_ln1118_327_fu_1357_p2;
wire  signed [15:0] sext_ln1118_301_fu_1373_p0;
wire  signed [15:0] shl_ln1118_152_fu_1377_p1;
wire   [16:0] shl_ln1118_152_fu_1377_p3;
wire  signed [17:0] sext_ln1118_302_fu_1385_p1;
wire   [17:0] sub_ln1118_328_fu_1389_p2;
wire   [10:0] trunc_ln708_427_fu_1395_p4;
wire  signed [15:0] shl_ln1118_153_fu_1409_p1;
wire   [17:0] shl_ln1118_153_fu_1409_p3;
wire  signed [18:0] sext_ln1118_303_fu_1417_p1;
wire  signed [18:0] sext_ln1118_301_fu_1373_p1;
wire   [18:0] sub_ln1118_329_fu_1421_p2;
wire   [18:0] sub_ln1118_382_fu_1437_p2;
wire   [18:0] sub_ln1118_330_fu_1453_p2;
wire  signed [15:0] sext_ln1118_304_fu_1469_p0;
wire  signed [15:0] sext_ln1118_305_fu_1473_p0;
wire  signed [15:0] tmp_64_fu_1477_p1;
wire   [17:0] tmp_64_fu_1477_p3;
wire  signed [18:0] sext_ln1118_304_fu_1469_p1;
wire  signed [18:0] sext_ln1118_345_fu_1485_p1;
wire   [18:0] sub_ln1118_383_fu_1489_p2;
wire  signed [15:0] shl_ln1118_154_fu_1505_p1;
wire   [16:0] shl_ln1118_154_fu_1505_p3;
wire  signed [17:0] sext_ln1118_306_fu_1513_p1;
wire   [17:0] sub_ln1118_331_fu_1517_p2;
wire  signed [16:0] sext_ln1118_305_fu_1473_p1;
wire   [16:0] sub_ln1118_332_fu_1533_p2;
wire  signed [15:0] sext_ln708_273_fu_1549_p0;
wire  signed [15:0] shl_ln1118_155_fu_1553_p1;
wire   [17:0] shl_ln1118_155_fu_1553_p3;
wire  signed [18:0] sext_ln1118_307_fu_1561_p1;
wire   [18:0] sub_ln1118_333_fu_1565_p2;
wire  signed [18:0] sext_ln708_273_fu_1549_p1;
wire   [18:0] sub_ln1118_335_fu_1581_p2;
wire   [18:0] sub_ln1118_384_fu_1597_p2;
wire   [16:0] shl_ln1118_156_fu_1616_p3;
wire  signed [17:0] sext_ln1118_308_fu_1623_p1;
wire   [17:0] sub_ln1118_336_fu_1627_p2;
wire   [17:0] shl_ln1118_157_fu_1643_p3;
wire  signed [18:0] sext_ln1118_309_fu_1650_p1;
wire  signed [18:0] sext_ln708_277_fu_1613_p1;
wire   [18:0] sub_ln1118_337_fu_1654_p2;
wire   [18:0] sub_ln1118_385_fu_1670_p2;
wire  signed [15:0] sext_ln1118_310_fu_1686_p0;
wire  signed [15:0] tmp_65_fu_1690_p1;
wire   [17:0] tmp_65_fu_1690_p3;
wire  signed [18:0] sext_ln1118_310_fu_1686_p1;
wire  signed [18:0] sext_ln1118_346_fu_1698_p1;
wire   [18:0] sub_ln1118_386_fu_1702_p2;
wire   [18:0] sub_ln1118_339_fu_1718_p2;
wire  signed [15:0] shl_ln1118_158_fu_1734_p1;
wire   [16:0] shl_ln1118_158_fu_1734_p3;
wire  signed [17:0] sext_ln1118_313_fu_1742_p1;
wire   [17:0] sub_ln1118_340_fu_1746_p2;
wire   [10:0] trunc_ln708_442_fu_1752_p4;
wire  signed [15:0] shl_ln1118_159_fu_1766_p1;
wire   [16:0] shl_ln1118_159_fu_1766_p3;
wire  signed [17:0] sext_ln1118_314_fu_1774_p1;
wire   [17:0] sub_ln1118_341_fu_1778_p2;
wire   [10:0] trunc_ln708_444_fu_1784_p4;
wire  signed [15:0] sext_ln708_284_fu_1798_p0;
wire  signed [15:0] shl_ln1118_160_fu_1802_p1;
wire   [16:0] shl_ln1118_160_fu_1802_p3;
wire  signed [17:0] sext_ln1118_315_fu_1810_p1;
wire   [17:0] sub_ln1118_343_fu_1814_p2;
wire  signed [16:0] sext_ln708_284_fu_1798_p1;
wire   [16:0] sub_ln1118_344_fu_1830_p2;
wire  signed [15:0] shl_ln1118_161_fu_1846_p1;
wire   [17:0] shl_ln1118_161_fu_1846_p3;
wire  signed [18:0] sext_ln1118_316_fu_1854_p1;
wire   [18:0] sub_ln1118_345_fu_1858_p2;
wire  signed [15:0] sext_ln708_287_fu_1874_p0;
wire  signed [15:0] tmp_66_fu_1878_p1;
wire   [17:0] tmp_66_fu_1878_p3;
wire  signed [18:0] sext_ln708_287_fu_1874_p1;
wire  signed [18:0] sext_ln1118_347_fu_1886_p1;
wire   [18:0] sub_ln1118_387_fu_1890_p2;
wire  signed [15:0] shl_ln1118_162_fu_1906_p1;
wire   [16:0] shl_ln1118_162_fu_1906_p3;
wire  signed [17:0] sext_ln1118_317_fu_1914_p1;
wire   [17:0] sub_ln1118_346_fu_1918_p2;
wire   [18:0] sub_ln1118_347_fu_1934_p2;
wire  signed [15:0] sext_ln708_294_fu_1950_p0;
wire  signed [15:0] shl_ln1118_164_fu_1954_p1;
wire   [17:0] shl_ln1118_164_fu_1954_p3;
wire  signed [18:0] sext_ln1118_320_fu_1962_p1;
wire   [18:0] sub_ln1118_352_fu_1966_p2;
wire  signed [18:0] sext_ln708_294_fu_1950_p1;
wire   [18:0] sub_ln1118_388_fu_1982_p2;
wire  signed [15:0] shl_ln1118_165_fu_1998_p1;
wire   [16:0] shl_ln1118_165_fu_1998_p3;
wire  signed [17:0] sext_ln1118_321_fu_2006_p1;
wire   [17:0] sub_ln1118_353_fu_2010_p2;
wire   [10:0] trunc_ln708_462_fu_2016_p4;
wire  signed [15:0] sext_ln1118_322_fu_2030_p0;
wire  signed [15:0] tmp_67_fu_2034_p1;
wire   [17:0] tmp_67_fu_2034_p3;
wire  signed [18:0] sext_ln1118_322_fu_2030_p1;
wire  signed [18:0] sext_ln1118_348_fu_2042_p1;
wire   [18:0] sub_ln1118_389_fu_2046_p2;
wire  signed [15:0] shl_ln1118_167_fu_2062_p1;
wire   [16:0] shl_ln1118_167_fu_2062_p3;
wire  signed [17:0] sext_ln1118_325_fu_2070_p1;
wire   [17:0] sub_ln1118_356_fu_2074_p2;
wire   [10:0] trunc_ln708_469_fu_2080_p4;
wire  signed [15:0] shl_ln1118_168_fu_2094_p1;
wire   [16:0] shl_ln1118_168_fu_2094_p3;
wire  signed [17:0] sext_ln1118_327_fu_2102_p1;
wire   [17:0] sub_ln1118_359_fu_2106_p2;
wire  signed [15:0] shl_ln1118_169_fu_2122_p1;
wire   [17:0] shl_ln1118_169_fu_2122_p3;
wire  signed [18:0] sext_ln1118_328_fu_2130_p1;
wire   [18:0] sub_ln1118_360_fu_2134_p2;
wire   [17:0] shl_ln1118_170_fu_2153_p3;
wire  signed [18:0] sext_ln1118_331_fu_2160_p1;
wire  signed [18:0] sext_ln1118_329_fu_2150_p1;
wire   [18:0] sub_ln1118_362_fu_2164_p2;
wire   [18:0] sub_ln1118_390_fu_2180_p2;
wire  signed [15:0] sext_ln1118_332_fu_2196_p0;
wire  signed [15:0] sext_ln1118_333_fu_2200_p0;
wire  signed [15:0] shl_ln1118_171_fu_2204_p1;
wire   [16:0] shl_ln1118_171_fu_2204_p3;
wire  signed [17:0] sext_ln1118_334_fu_2212_p1;
wire   [17:0] sub_ln1118_363_fu_2216_p2;
wire  signed [15:0] shl_ln1118_172_fu_2232_p1;
wire   [17:0] shl_ln1118_172_fu_2232_p3;
wire  signed [18:0] sext_ln1118_335_fu_2240_p1;
wire  signed [18:0] sext_ln1118_332_fu_2196_p1;
wire   [18:0] sub_ln1118_364_fu_2244_p2;
wire  signed [15:0] trunc_ln708_479_fu_2260_p1;
wire  signed [16:0] sext_ln1118_333_fu_2200_p1;
wire   [16:0] sub_ln1118_365_fu_2270_p2;
wire   [9:0] trunc_ln708_480_fu_2276_p4;
wire   [18:0] sub_ln1118_366_fu_2290_p2;
wire   [18:0] sub_ln1118_367_fu_2296_p2;
wire   [17:0] shl_ln1118_173_fu_2350_p3;
wire  signed [18:0] sext_ln1118_336_fu_2358_p1;
wire   [18:0] sub_ln1118_368_fu_2362_p2;
wire  signed [16:0] sext_ln708_309_fu_2326_p1;
wire   [16:0] sub_ln1118_369_fu_2378_p2;
wire   [16:0] shl_ln1118_174_fu_2394_p3;
wire  signed [17:0] sext_ln1118_337_fu_2402_p1;
wire   [17:0] sub_ln1118_370_fu_2406_p2;
wire   [10:0] trunc_ln708_484_fu_2412_p4;
wire  signed [18:0] sext_ln708_308_fu_2322_p1;
wire   [18:0] sub_ln1118_391_fu_2426_p2;
wire   [17:0] shl_ln1118_175_fu_2450_p3;
wire  signed [18:0] sext_ln1118_340_fu_2458_p1;
wire  signed [18:0] sext_ln1118_339_fu_2446_p1;
wire   [18:0] sub_ln1118_371_fu_2462_p2;
wire   [18:0] sub_ln1118_392_fu_2492_p2;
wire  signed [16:0] sext_ln1118_338_fu_2442_p1;
wire   [16:0] sub_ln1118_372_fu_2518_p2;
wire   [9:0] trunc_ln708_487_fu_2524_p4;
wire   [18:0] sub_ln1118_373_fu_2538_p2;
wire   [17:0] tmp_68_fu_2558_p3;
wire  signed [18:0] sext_ln708_314_fu_2554_p1;
wire  signed [18:0] sext_ln1118_349_fu_2566_p1;
wire   [18:0] sub_ln1118_393_fu_2570_p2;
wire   [17:0] shl_ln1118_177_fu_2589_p3;
wire  signed [18:0] sext_ln1118_342_fu_2596_p1;
wire  signed [18:0] sext_ln708_319_fu_2586_p1;
wire   [18:0] sub_ln1118_376_fu_2600_p2;
wire   [18:0] sub_ln1118_394_fu_2616_p2;
wire  signed [9:0] sext_ln203_fu_837_p1;
wire   [9:0] add_ln703_fu_2632_p2;
wire  signed [10:0] sext_ln203_258_fu_853_p1;
wire   [10:0] add_ln703_1510_fu_2642_p2;
wire  signed [9:0] sext_ln203_263_fu_1011_p1;
wire  signed [9:0] sext_ln203_261_fu_978_p1;
wire  signed [10:0] sext_ln203_8_fu_982_p1;
wire  signed [10:0] sext_ln203_11_fu_1024_p1;
wire  signed [9:0] sext_ln203_266_fu_1100_p1;
wire   [9:0] add_ln703_1515_fu_2672_p2;
wire  signed [10:0] sext_ln703_fu_2638_p1;
wire  signed [10:0] sext_ln703_420_fu_2678_p1;
wire   [11:0] mult_50_V_fu_1122_p4;
wire  signed [10:0] sext_ln203_329_fu_2488_p1;
wire  signed [10:0] sext_ln203_275_fu_1353_p1;
wire   [11:0] mult_112_V_fu_1495_p4;
wire   [11:0] mult_100_V_fu_1443_p4;
wire  signed [11:0] mult_20_V_fu_965_p1;
wire   [11:0] mult_324_V_fu_2250_p4;
wire  signed [11:0] sext_ln703_418_fu_2647_p1;
wire   [11:0] mult_371_V_fu_2576_p4;
wire   [11:0] mult_213_V_fu_1940_p4;
wire  signed [11:0] mult_165_V_fu_1762_p1;
wire  signed [10:0] sext_ln203_259_fu_877_p1;
wire   [11:0] mult_390_V_fu_2622_p4;
wire  signed [10:0] sext_ln203_331_fu_2534_p1;
wire  signed [10:0] sext_ln203_325_fu_2286_p1;
wire   [11:0] mult_155_V_fu_1660_p4;
wire   [11:0] mult_139_V_fu_1587_p4;
wire   [11:0] mult_44_V_fu_1072_p4;
wire   [11:0] mult_12_V_fu_898_p4;
wire   [11:0] mult_156_V_fu_1676_p4;
wire   [11:0] mult_77_V_fu_1287_p4;
wire   [11:0] mult_301_V_fu_2140_p4;
wire   [11:0] mult_206_V_fu_1864_p4;
wire   [11:0] mult_142_V_fu_1603_p4;
wire  signed [10:0] sext_ln203_262_fu_995_p1;
wire   [11:0] mult_335_V_fu_2312_p4;
wire  signed [8:0] trunc_ln708_419_fu_2888_p4;
wire   [9:0] trunc_ln708_422_fu_2908_p4;
wire  signed [8:0] trunc_ln708_428_fu_2930_p4;
wire   [9:0] trunc_ln708_429_fu_2947_p4;
wire  signed [8:0] trunc_ln708_430_fu_2960_p4;
wire  signed [9:0] trunc_ln708_432_fu_2980_p4;
wire   [8:0] trunc_ln708_434_fu_3003_p4;
wire   [9:0] trunc_ln708_435_fu_3016_p4;
wire  signed [16:0] sext_ln708_274_fu_3000_p1;
wire   [16:0] sub_ln1118_334_fu_3029_p2;
wire   [9:0] trunc_ln708_436_fu_3035_p4;
wire   [9:0] trunc_ln708_437_fu_3049_p4;
wire  signed [8:0] trunc_ln708_439_fu_3065_p4;
wire  signed [16:0] sext_ln1118_311_fu_3082_p1;
wire   [16:0] sub_ln1118_338_fu_3085_p2;
wire   [9:0] trunc_ln708_440_fu_3091_p4;
wire  signed [8:0] trunc_ln708_441_fu_3105_p4;
wire  signed [8:0] trunc_ln708_443_fu_3125_p4;
wire  signed [16:0] sext_ln708_281_fu_3122_p1;
wire   [16:0] sub_ln1118_342_fu_3155_p2;
wire  signed [9:0] trunc_ln708_447_fu_3175_p4;
wire  signed [8:0] trunc_ln708_450_fu_3198_p4;
wire   [9:0] trunc_ln708_451_fu_3218_p4;
wire   [8:0] trunc_ln708_453_fu_3234_p4;
wire  signed [16:0] sext_ln708_288_fu_3215_p1;
wire   [16:0] sub_ln1118_348_fu_3247_p2;
wire  signed [8:0] trunc_ln708_455_fu_3266_p4;
wire   [16:0] shl_ln1118_163_fu_3283_p3;
wire  signed [17:0] sext_ln1118_319_fu_3290_p1;
wire   [17:0] sub_ln1118_349_fu_3294_p2;
wire   [10:0] trunc_ln708_456_fu_3300_p4;
wire   [9:0] trunc_ln708_457_fu_3314_p4;
wire  signed [16:0] sext_ln708_291_fu_3263_p1;
wire   [16:0] sub_ln1118_350_fu_3327_p2;
wire   [9:0] trunc_ln708_458_fu_3333_p4;
wire  signed [8:0] trunc_ln708_459_fu_3350_p4;
wire  signed [16:0] sext_ln708_295_fu_3347_p1;
wire   [16:0] sub_ln1118_351_fu_3367_p2;
wire   [9:0] trunc_ln708_460_fu_3373_p4;
wire   [9:0] trunc_ln708_461_fu_3387_p4;
wire  signed [16:0] sext_ln1118_323_fu_3400_p1;
wire   [16:0] sub_ln1118_354_fu_3403_p2;
wire   [8:0] trunc_ln708_464_fu_3423_p4;
wire   [16:0] shl_ln1118_166_fu_3436_p3;
wire  signed [17:0] sext_ln1118_324_fu_3443_p1;
wire   [17:0] sub_ln1118_355_fu_3447_p2;
wire   [10:0] trunc_ln708_465_fu_3453_p4;
wire   [8:0] trunc_ln708_468_fu_3492_p4;
wire  signed [16:0] sext_ln708_300_fu_3480_p1;
wire   [16:0] sub_ln1118_357_fu_3505_p2;
wire   [9:0] trunc_ln708_470_fu_3511_p4;
wire  signed [16:0] sext_ln1118_326_fu_3525_p1;
wire   [16:0] sub_ln1118_358_fu_3528_p2;
wire   [9:0] trunc_ln708_471_fu_3534_p4;
wire   [8:0] trunc_ln708_473_fu_3551_p4;
wire   [9:0] trunc_ln708_474_fu_3564_p4;
wire  signed [16:0] sext_ln1118_330_fu_3577_p1;
wire   [16:0] sub_ln1118_361_fu_3580_p2;
wire   [9:0] trunc_ln708_475_fu_3586_p4;
wire   [9:0] trunc_ln708_476_fu_3600_p4;
wire  signed [8:0] trunc_ln708_477_fu_3613_p4;
wire   [8:0] trunc_ln708_488_fu_3652_p4;
wire  signed [16:0] sext_ln708_315_fu_3648_p1;
wire   [16:0] sub_ln1118_374_fu_3680_p2;
wire   [9:0] trunc_ln708_490_fu_3686_p4;
wire   [16:0] shl_ln1118_176_fu_3700_p3;
wire  signed [17:0] sext_ln1118_341_fu_3708_p1;
wire   [17:0] sub_ln1118_375_fu_3712_p2;
wire   [8:0] trunc_ln708_492_fu_3731_p4;
wire  signed [16:0] sext_ln708_318_fu_3728_p1;
wire   [16:0] sub_ln1118_377_fu_3744_p2;
wire   [9:0] trunc_ln708_493_fu_3750_p4;
wire   [16:0] shl_ln1118_178_fu_3764_p3;
wire  signed [17:0] sext_ln1118_343_fu_3771_p1;
wire   [17:0] sub_ln1118_378_fu_3775_p2;
wire   [10:0] trunc_ln708_494_fu_3781_p4;
wire   [9:0] trunc_ln708_495_fu_3795_p4;
wire  signed [10:0] sext_ln203_272_fu_2917_p1;
wire  signed [10:0] sext_ln703_17_fu_3808_p1;
wire   [10:0] add_ln703_1517_fu_3817_p2;
wire  signed [11:0] mult_320_V_fu_3630_p1;
wire   [11:0] add_ln703_1520_fu_3827_p2;
wire  signed [10:0] sext_ln203_290_fu_3101_p1;
wire  signed [10:0] sext_ln203_319_fu_3573_p1;
wire  signed [10:0] sext_ln203_313_fu_3476_p1;
wire   [10:0] add_ln703_1523_fu_3843_p2;
wire  signed [11:0] mult_192_V_fu_3184_p1;
wire  signed [11:0] sext_ln703_422_fu_3849_p1;
wire  signed [9:0] sext_ln203_281_fu_2973_p1;
wire  signed [9:0] sext_ln203_278_fu_2943_p1;
wire   [9:0] add_ln703_1528_fu_3859_p2;
wire  signed [10:0] sext_ln203_274_fu_2924_p1;
wire  signed [10:0] sext_ln703_424_fu_3865_p1;
wire  signed [9:0] sext_ln203_304_fu_3279_p1;
wire  signed [9:0] sext_ln203_289_fu_3078_p1;
wire  signed [9:0] sext_ln203_330_fu_3645_p1;
wire   [9:0] add_ln703_1532_fu_3881_p2;
wire  signed [10:0] sext_ln203_323_fu_3626_p1;
wire  signed [10:0] sext_ln703_427_fu_3887_p1;
wire   [11:0] add_ln703_1538_fu_3897_p2;
wire  signed [11:0] mult_194_V_fu_3192_p1;
wire  signed [11:0] mult_258_V_fu_3463_p1;
wire  signed [11:0] mult_226_V_fu_3310_p1;
wire  signed [11:0] mult_290_V_fu_3548_p1;
wire   [11:0] add_ln703_1544_fu_3917_p2;
wire  signed [11:0] sext_ln703_429_fu_3923_p1;
wire  signed [10:0] sext_ln203_270_fu_2901_p1;
wire  signed [10:0] sext_ln203_333_fu_3676_p1;
wire  signed [9:0] sext_ln203_327_fu_3639_p1;
wire  signed [9:0] sext_ln203_308_fu_3363_p1;
wire   [9:0] add_ln703_1548_fu_3938_p2;
wire  signed [10:0] sext_ln203_280_fu_2969_p1;
wire  signed [10:0] sext_ln703_431_fu_3944_p1;
wire   [11:0] add_ln703_1554_fu_3954_p2;
wire  signed [11:0] mult_212_V_fu_3231_p1;
wire  signed [11:0] mult_148_V_fu_3062_p1;
wire  signed [11:0] mult_36_V_fu_2873_p1;
wire   [11:0] add_ln703_1557_fu_3963_p2;
wire  signed [10:0] sext_ln203_298_fu_3195_p1;
wire  signed [10:0] sext_ln203_296_fu_3171_p1;
wire  signed [10:0] sext_ln203_320_fu_3596_p1;
wire  signed [10:0] sext_ln203_310_fu_3396_p1;
wire  signed [9:0] sext_ln203_332_fu_3662_p1;
wire   [9:0] add_ln703_1566_fu_3992_p2;
wire  signed [10:0] sext_ln203_326_fu_3636_p1;
wire  signed [10:0] sext_ln703_435_fu_3998_p1;
wire  signed [11:0] sext_ln703_19_fu_3814_p1;
wire   [11:0] add_ln703_1572_fu_4008_p2;
wire  signed [10:0] sext_ln203_311_fu_3419_p1;
wire  signed [10:0] sext_ln203_301_fu_3227_p1;
wire  signed [9:0] sext_ln203_284_fu_3012_p1;
wire  signed [9:0] sext_ln203_273_fu_2921_p1;
wire  signed [9:0] sext_ln203_294_fu_3138_p1;
wire  signed [9:0] sext_ln203_335_fu_3740_p1;
wire   [9:0] add_ln703_1582_fu_4048_p2;
wire  signed [10:0] sext_ln203_307_fu_3359_p1;
wire  signed [10:0] sext_ln703_441_fu_4054_p1;
wire   [11:0] add_ln703_1587_fu_4064_p2;
wire  signed [11:0] mult_33_V_fu_2867_p1;
wire  signed [10:0] sext_ln203_285_fu_3025_p1;
wire  signed [10:0] sext_ln203_309_fu_3383_p1;
wire  signed [9:0] sext_ln203_312_fu_3432_p1;
wire   [11:0] add_ln703_1603_fu_4096_p2;
wire  signed [11:0] mult_115_V_fu_2977_p1;
wire  signed [11:0] mult_67_V_fu_2905_p1;
wire   [11:0] add_ln703_1606_fu_4111_p2;
wire  signed [10:0] sext_ln203_287_fu_3058_p1;
wire  signed [10:0] sext_ln203_267_fu_2882_p1;
wire  signed [10:0] sext_ln203_292_fu_3118_p1;
wire  signed [10:0] sext_ln203_336_fu_3760_p1;
wire  signed [9:0] sext_ln203_318_fu_3560_p1;
wire  signed [9:0] sext_ln203_315_fu_3501_p1;
wire   [9:0] add_ln703_1615_fu_4141_p2;
wire  signed [10:0] sext_ln203_303_fu_3275_p1;
wire  signed [10:0] sext_ln703_450_fu_4147_p1;
wire   [11:0] add_ln703_1622_fu_4157_p2;
wire  signed [11:0] sext_ln703_452_fu_4166_p1;
wire  signed [10:0] sext_ln203_286_fu_3045_p1;
wire  signed [10:0] sext_ln203_297_fu_3188_p1;
wire  signed [10:0] sext_ln203_328_fu_3642_p1;
wire  signed [9:0] sext_ln203_324_fu_3633_p1;
wire   [9:0] add_ln703_1635_fu_4192_p2;
wire  signed [10:0] sext_ln703_456_fu_4198_p1;
wire   [11:0] add_ln703_1642_fu_4208_p2;
wire   [10:0] add_ln703_1645_fu_4222_p2;
wire  signed [11:0] mult_118_V_fu_2989_p1;
wire  signed [11:0] sext_ln703_458_fu_4228_p1;
wire  signed [9:0] sext_ln203_269_fu_2897_p1;
wire   [9:0] add_ln703_1652_fu_4244_p2;
wire  signed [10:0] sext_ln203_265_fu_2876_p1;
wire  signed [10:0] sext_ln703_460_fu_4250_p1;
wire   [9:0] add_ln703_1654_fu_4260_p2;
wire  signed [10:0] sext_ln203_293_fu_3134_p1;
wire  signed [10:0] sext_ln703_462_fu_4266_p1;
wire   [11:0] add_ln703_1659_fu_4276_p2;
wire  signed [11:0] mult_51_V_fu_2879_p1;
wire  signed [10:0] sext_ln203_321_fu_3609_p1;
wire  signed [10:0] sext_ln203_316_fu_3521_p1;
wire   [9:0] add_ln703_1669_fu_4306_p2;
wire  signed [10:0] sext_ln203_334_fu_3696_p1;
wire  signed [10:0] sext_ln703_467_fu_4312_p1;
wire   [11:0] add_ln703_1674_fu_4322_p2;
wire  signed [11:0] sext_ln703_20_fu_3823_p1;
wire  signed [10:0] sext_ln203_295_fu_3151_p1;
wire   [9:0] add_ln703_1682_fu_4342_p2;
wire  signed [9:0] sext_ln203_302_fu_3243_p1;
wire  signed [9:0] sext_ln203_291_fu_3114_p1;
wire   [9:0] add_ln703_1683_fu_4352_p2;
wire  signed [10:0] sext_ln703_470_fu_4348_p1;
wire  signed [10:0] sext_ln703_471_fu_4358_p1;
wire   [11:0] add_ln703_1689_fu_4368_p2;
wire  signed [10:0] sext_ln203_276_fu_2927_p1;
wire   [10:0] add_ln703_1692_fu_4381_p2;
wire  signed [11:0] mult_18_V_fu_2864_p1;
wire  signed [11:0] sext_ln703_473_fu_4386_p1;
wire  signed [10:0] sext_ln203_282_fu_2993_p1;
wire  signed [9:0] sext_ln203_300_fu_3211_p1;
wire   [9:0] add_ln703_1702_fu_4414_p2;
wire  signed [10:0] sext_ln203_288_fu_3074_p1;
wire  signed [10:0] sext_ln703_477_fu_4420_p1;
wire   [11:0] add_ln703_1709_fu_4430_p2;
wire  signed [11:0] sext_ln703_18_fu_3811_p1;
wire   [11:0] add_ln703_1712_fu_4443_p2;
wire  signed [10:0] sext_ln203_283_fu_2997_p1;
wire  signed [10:0] sext_ln203_279_fu_2956_p1;
wire   [9:0] add_ln703_1721_fu_4471_p2;
wire  signed [10:0] sext_ln203_305_fu_3323_p1;
wire  signed [10:0] sext_ln703_480_fu_4477_p1;
wire   [11:0] add_ln703_1728_fu_4487_p2;
wire   [11:0] add_ln703_1730_fu_4496_p2;
wire  signed [10:0] sext_ln203_268_fu_2885_p1;
wire   [10:0] add_ln703_1732_fu_4506_p2;
wire  signed [11:0] sext_ln703_482_fu_4512_p1;
wire  signed [10:0] sext_ln203_337_fu_3804_p1;
wire  signed [9:0] sext_ln203_322_fu_3622_p1;
wire   [9:0] add_ln703_1742_fu_4540_p2;
wire  signed [10:0] sext_ln703_486_fu_4546_p1;
wire   [11:0] add_ln703_1749_fu_4556_p2;
wire   [11:0] add_ln703_1752_fu_4569_p2;
wire  signed [10:0] sext_ln203_306_fu_3343_p1;
wire   [9:0] add_ln703_1761_fu_4598_p2;
wire  signed [10:0] sext_ln203_277_fu_2939_p1;
wire  signed [10:0] sext_ln703_491_fu_4604_p1;
wire   [11:0] add_ln703_1767_fu_4614_p2;
wire   [11:0] add_ln703_1770_fu_4627_p2;
wire   [11:0] add_ln703_1774_fu_4637_p2;
wire  signed [11:0] sext_ln703_493_fu_4642_p1;
wire   [9:0] add_ln703_1778_fu_4657_p2;
wire  signed [10:0] sext_ln703_495_fu_4663_p1;
wire   [11:0] add_ln703_1784_fu_4673_p2;
wire  signed [11:0] mult_34_V_fu_2870_p1;
wire   [10:0] add_ln703_1787_fu_4688_p2;
wire  signed [11:0] sext_ln703_497_fu_4694_p1;
wire  signed [10:0] sext_ln203_257_fu_2861_p1;
wire   [9:0] add_ln703_1797_fu_4722_p2;
wire  signed [10:0] sext_ln203_299_fu_3207_p1;
wire  signed [10:0] sext_ln703_501_fu_4728_p1;
wire  signed [11:0] sext_ln703_421_fu_4777_p1;
wire   [11:0] add_ln703_1525_fu_4780_p2;
wire  signed [11:0] sext_ln703_423_fu_4790_p1;
wire  signed [11:0] sext_ln703_425_fu_4793_p1;
wire  signed [11:0] sext_ln703_426_fu_4802_p1;
wire  signed [11:0] sext_ln703_428_fu_4805_p1;
wire   [11:0] add_ln703_1542_fu_4814_p2;
wire  signed [11:0] sext_ln703_430_fu_4823_p1;
wire  signed [11:0] sext_ln703_432_fu_4826_p1;
wire   [11:0] add_ln703_1559_fu_4835_p2;
wire  signed [11:0] mult_84_V_fu_4738_p1;
wire  signed [11:0] sext_ln703_433_fu_4844_p1;
wire   [11:0] add_ln703_1563_fu_4847_p2;
wire  signed [11:0] sext_ln703_434_fu_4858_p1;
wire  signed [11:0] sext_ln703_436_fu_4861_p1;
wire  signed [11:0] sext_ln703_437_fu_4870_p1;
wire   [11:0] add_ln703_1576_fu_4873_p2;
wire  signed [11:0] sext_ln703_438_fu_4883_p1;
wire  signed [11:0] sext_ln703_439_fu_4886_p1;
wire  signed [11:0] sext_ln703_440_fu_4895_p1;
wire  signed [11:0] sext_ln703_442_fu_4898_p1;
wire  signed [11:0] sext_ln703_443_fu_4907_p1;
wire   [11:0] add_ln703_1592_fu_4910_p2;
wire  signed [10:0] sext_ln203_314_fu_4762_p1;
wire   [10:0] add_ln703_1595_fu_4923_p2;
wire  signed [11:0] sext_ln703_444_fu_4920_p1;
wire  signed [11:0] sext_ln703_445_fu_4928_p1;
wire  signed [11:0] sext_ln703_446_fu_4938_p1;
wire   [11:0] add_ln703_1608_fu_4947_p2;
wire  signed [11:0] mult_179_V_fu_4741_p1;
wire  signed [11:0] sext_ln703_448_fu_4959_p1;
wire  signed [11:0] sext_ln703_447_fu_4956_p1;
wire   [11:0] add_ln703_1612_fu_4962_p2;
wire  signed [11:0] sext_ln703_449_fu_4974_p1;
wire  signed [11:0] sext_ln703_451_fu_4977_p1;
wire   [11:0] add_ln703_1627_fu_4986_p2;
wire  signed [11:0] sext_ln703_454_fu_4998_p1;
wire  signed [11:0] sext_ln703_453_fu_4995_p1;
wire   [11:0] add_ln703_1631_fu_5001_p2;
wire  signed [11:0] mult_259_V_fu_4756_p1;
wire  signed [11:0] sext_ln703_455_fu_5013_p1;
wire   [11:0] add_ln703_1634_fu_5016_p2;
wire  signed [11:0] sext_ln703_457_fu_5022_p1;
wire   [11:0] add_ln703_1647_fu_5031_p2;
wire  signed [11:0] mult_273_V_fu_4759_p1;
wire  signed [11:0] sext_ln703_459_fu_5040_p1;
wire   [11:0] add_ln703_1650_fu_5043_p2;
wire  signed [11:0] sext_ln703_461_fu_5055_p1;
wire  signed [11:0] sext_ln703_463_fu_5058_p1;
wire   [11:0] add_ln703_1663_fu_5067_p2;
wire  signed [11:0] sext_ln703_464_fu_5076_p1;
wire  signed [11:0] sext_ln703_465_fu_5079_p1;
wire  signed [11:0] sext_ln703_466_fu_5088_p1;
wire  signed [11:0] sext_ln703_468_fu_5091_p1;
wire   [11:0] add_ln703_1677_fu_5100_p2;
wire   [11:0] add_ln703_1679_fu_5109_p2;
wire  signed [11:0] sext_ln703_469_fu_5113_p1;
wire   [11:0] add_ln703_1694_fu_5122_p2;
wire  signed [11:0] mult_180_V_fu_4744_p1;
wire  signed [11:0] sext_ln703_475_fu_5134_p1;
wire  signed [11:0] sext_ln703_474_fu_5131_p1;
wire   [11:0] add_ln703_1698_fu_5137_p2;
wire  signed [11:0] mult_354_V_fu_4768_p1;
wire  signed [11:0] sext_ln703_476_fu_5149_p1;
wire   [11:0] add_ln703_1701_fu_5152_p2;
wire  signed [11:0] sext_ln703_478_fu_5158_p1;
wire   [11:0] add_ln703_1714_fu_5167_p2;
wire  signed [11:0] mult_379_V_fu_4774_p1;
wire   [11:0] add_ln703_1718_fu_5176_p2;
wire  signed [11:0] sext_ln703_479_fu_5186_p1;
wire  signed [11:0] sext_ln703_481_fu_5189_p1;
wire   [11:0] add_ln703_1734_fu_5198_p2;
wire  signed [11:0] mult_220_V_fu_4750_p1;
wire  signed [11:0] sext_ln703_484_fu_5210_p1;
wire  signed [11:0] sext_ln703_483_fu_5207_p1;
wire   [11:0] add_ln703_1738_fu_5213_p2;
wire  signed [11:0] mult_369_V_fu_4771_p1;
wire  signed [11:0] sext_ln703_485_fu_5225_p1;
wire   [11:0] add_ln703_1741_fu_5228_p2;
wire  signed [11:0] sext_ln703_487_fu_5234_p1;
wire   [11:0] add_ln703_1754_fu_5243_p2;
wire  signed [11:0] mult_196_V_fu_4747_p1;
wire  signed [11:0] sext_ln703_489_fu_5255_p1;
wire  signed [11:0] sext_ln703_488_fu_5252_p1;
wire   [11:0] add_ln703_1758_fu_5258_p2;
wire  signed [11:0] sext_ln703_490_fu_5270_p1;
wire  signed [11:0] sext_ln703_492_fu_5273_p1;
wire   [11:0] add_ln703_1772_fu_5282_p2;
wire  signed [11:0] sext_ln703_494_fu_5291_p1;
wire  signed [11:0] sext_ln703_496_fu_5294_p1;
wire   [11:0] add_ln703_1789_fu_5303_p2;
wire  signed [11:0] mult_256_V_fu_4753_p1;
wire  signed [11:0] sext_ln703_499_fu_5315_p1;
wire  signed [11:0] sext_ln703_498_fu_5312_p1;
wire   [11:0] add_ln703_1793_fu_5318_p2;
wire  signed [11:0] mult_341_V_fu_4765_p1;
wire  signed [11:0] sext_ln703_500_fu_5330_p1;
wire   [11:0] add_ln703_1796_fu_5333_p2;
wire  signed [11:0] sext_ln703_502_fu_5339_p1;
wire   [11:0] add_ln703_1535_fu_5348_p2;
wire   [11:0] add_ln703_1551_fu_5357_p2;
wire   [11:0] add_ln703_1569_fu_5366_p2;
wire   [11:0] add_ln703_1585_fu_5375_p2;
wire   [11:0] add_ln703_1599_fu_5384_p2;
wire   [11:0] add_ln703_1618_fu_5393_p2;
wire   [11:0] add_ln703_1638_fu_5402_p2;
wire   [11:0] add_ln703_1657_fu_5411_p2;
wire   [11:0] add_ln703_1672_fu_5420_p2;
wire  signed [11:0] sext_ln703_472_fu_5429_p1;
wire   [11:0] add_ln703_1685_fu_5432_p2;
wire   [11:0] add_ln703_1705_fu_5442_p2;
wire   [11:0] add_ln703_1724_fu_5451_p2;
wire   [11:0] add_ln703_1745_fu_5460_p2;
wire   [11:0] add_ln703_1764_fu_5469_p2;
wire   [11:0] add_ln703_1781_fu_5478_p2;
wire   [11:0] add_ln703_1800_fu_5487_p2;
wire    ap_CS_fsm_state10;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_966;
reg    ap_condition_266;
reg    ap_condition_942;
reg    ap_condition_975;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 kernel_data_V_1_22 = 16'd0;
#0 kernel_data_V_1_23 = 16'd0;
#0 kernel_data_V_1_24 = 16'd0;
#0 pX_2 = 32'd0;
#0 sX_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 sY_2 = 32'd0;
#0 kernel_data_V_1_1 = 16'd0;
#0 kernel_data_V_1_6 = 16'd0;
#0 kernel_data_V_1_11 = 16'd0;
#0 kernel_data_V_1_16 = 16'd0;
#0 kernel_data_V_1_21 = 16'd0;
#0 kernel_data_V_1_2 = 16'd0;
#0 kernel_data_V_1_7 = 16'd0;
#0 kernel_data_V_1_12 = 16'd0;
#0 kernel_data_V_1_17 = 16'd0;
#0 kernel_data_V_1_3 = 16'd0;
#0 kernel_data_V_1_8 = 16'd0;
#0 kernel_data_V_1_13 = 16'd0;
#0 kernel_data_V_1_18 = 16'd0;
#0 kernel_data_V_1_4 = 16'd0;
#0 kernel_data_V_1_9 = 16'd0;
#0 kernel_data_V_1_14 = 16'd0;
#0 kernel_data_V_1_19 = 16'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb #(
    .DataWidth( 16 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd27),
    .ce0(line_buffer_Array_V_1_0_0_ce0),
    .we0(line_buffer_Array_V_1_0_0_we0),
    .d0(data_V_data_V_dout),
    .q0(line_buffer_Array_V_1_0_0_q0)
);

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb #(
    .DataWidth( 16 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd27),
    .ce0(line_buffer_Array_V_1_1_0_ce0),
    .we0(line_buffer_Array_V_1_1_0_we0),
    .d0(DataOut_V_37_reg_5676),
    .q0(line_buffer_Array_V_1_1_0_q0)
);

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb #(
    .DataWidth( 16 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_1_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd27),
    .ce0(line_buffer_Array_V_1_2_0_ce0),
    .we0(line_buffer_Array_V_1_2_0_we0),
    .d0(line_buffer_Array_V_1_1_0_q0),
    .q0(line_buffer_Array_V_1_2_0_q0)
);

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb #(
    .DataWidth( 16 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_1_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd27),
    .ce0(line_buffer_Array_V_1_3_0_ce0),
    .we0(line_buffer_Array_V_1_3_0_we0),
    .d0(line_buffer_Array_V_1_2_0_q0),
    .q0(line_buffer_Array_V_1_3_0_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln79_fu_336_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state3)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_266)) begin
        if ((1'b1 == ap_condition_966)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_i_reg_313 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_i_reg_313 <= ap_phi_reg_pp0_iter0_storemerge_i_i_reg_313;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln79_fu_336_p2 == 1'd0))) begin
        indvar_flatten_reg_270 <= add_ln79_fu_342_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_270 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter3_reg == 1'd0))) begin
        kernel_data_V_1_22_loc_1_reg_281 <= kernel_data_V_1_23_loc_1_reg_291_pp0_iter3_reg;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_1_22_loc_1_reg_281 <= kernel_data_V_1_22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_1_23_loc_1_reg_291 <= kernel_data_V_1_24_loc_1_reg_302;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_1_23_loc_1_reg_291 <= kernel_data_V_1_23;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_1_24_loc_1_reg_302 <= tmp_data_0_V_reg_5665;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_data_V_1_24_loc_1_reg_302 <= kernel_data_V_1_24;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_942)) begin
        if ((icmp_ln313_fu_426_p2 == 1'd1)) begin
            pX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_426_p2 == 1'd0)) begin
            pX_2 <= add_ln326_fu_432_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_975)) begin
        if ((icmp_ln317_fu_476_p2 == 1'd1)) begin
            pY_2 <= 32'd0;
        end else if ((icmp_ln317_fu_476_p2 == 1'd0)) begin
            pY_2 <= add_ln321_fu_482_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_942)) begin
        if ((icmp_ln313_fu_426_p2 == 1'd1)) begin
            sX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_426_p2 == 1'd0)) begin
            sX_2 <= select_ln328_fu_450_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln79_reg_5639 == 1'd0))) begin
        DataOut_V_37_reg_5676 <= line_buffer_Array_V_1_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        DataOut_V_37_reg_5676_pp0_iter2_reg <= DataOut_V_37_reg_5676;
        DataOut_V_37_reg_5676_pp0_iter3_reg <= DataOut_V_37_reg_5676_pp0_iter2_reg;
        DataOut_V_38_reg_5687_pp0_iter3_reg <= DataOut_V_38_reg_5687;
        DataOut_V_39_reg_5696_pp0_iter3_reg <= DataOut_V_39_reg_5696;
        DataOut_V_reg_5706_pp0_iter3_reg <= DataOut_V_reg_5706;
        add_ln703_1527_reg_6165_pp0_iter4_reg <= add_ln703_1527_reg_6165;
        add_ln703_1546_reg_6400_pp0_iter5_reg <= add_ln703_1546_reg_6400;
        add_ln703_1556_reg_6185_pp0_iter4_reg <= add_ln703_1556_reg_6185;
        add_ln703_1624_reg_6222_pp0_iter4_reg <= add_ln703_1624_reg_6222;
        add_ln703_1668_reg_6243_pp0_iter4_reg <= add_ln703_1668_reg_6243;
        add_ln703_1684_reg_6645_pp0_iter5_reg <= add_ln703_1684_reg_6645;
        add_ln703_1776_reg_6805_pp0_iter5_reg <= add_ln703_1776_reg_6805;
        and_ln289_2_reg_5648_pp0_iter2_reg <= and_ln289_2_reg_5648_pp0_iter1_reg;
        and_ln289_2_reg_5648_pp0_iter3_reg <= and_ln289_2_reg_5648_pp0_iter2_reg;
        and_ln289_2_reg_5648_pp0_iter4_reg <= and_ln289_2_reg_5648_pp0_iter3_reg;
        and_ln289_2_reg_5648_pp0_iter5_reg <= and_ln289_2_reg_5648_pp0_iter4_reg;
        and_ln289_2_reg_5648_pp0_iter6_reg <= and_ln289_2_reg_5648_pp0_iter5_reg;
        icmp_ln79_reg_5639_pp0_iter2_reg <= icmp_ln79_reg_5639_pp0_iter1_reg;
        icmp_ln79_reg_5639_pp0_iter3_reg <= icmp_ln79_reg_5639_pp0_iter2_reg;
        kernel_data_V_1_23_loc_1_reg_291_pp0_iter2_reg <= kernel_data_V_1_23_loc_1_reg_291;
        kernel_data_V_1_23_loc_1_reg_291_pp0_iter3_reg <= kernel_data_V_1_23_loc_1_reg_291_pp0_iter2_reg;
        kernel_data_V_1_24_loc_1_reg_302_pp0_iter2_reg <= kernel_data_V_1_24_loc_1_reg_302;
        kernel_data_V_1_24_loc_1_reg_302_pp0_iter3_reg <= kernel_data_V_1_24_loc_1_reg_302_pp0_iter2_reg;
        mult_343_V_reg_6086_pp0_iter4_reg <= mult_343_V_reg_6086;
        tmp_data_0_V_reg_5665_pp0_iter2_reg <= tmp_data_0_V_reg_5665;
        tmp_data_0_V_reg_5665_pp0_iter3_reg <= tmp_data_0_V_reg_5665_pp0_iter2_reg;
        trunc_ln708_407_reg_5749_pp0_iter3_reg <= trunc_ln708_407_reg_5749;
        trunc_ln708_413_reg_5760_pp0_iter3_reg <= trunc_ln708_413_reg_5760;
        trunc_ln708_426_reg_5926_pp0_iter4_reg <= trunc_ln708_426_reg_5926;
        trunc_ln708_449_reg_5993_pp0_iter4_reg <= trunc_ln708_449_reg_5993;
        trunc_ln708_483_reg_6080_pp0_iter4_reg <= trunc_ln708_483_reg_6080;
        trunc_ln708_485_reg_6104_pp0_iter4_reg <= trunc_ln708_485_reg_6104;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0))) begin
        DataOut_V_38_reg_5687 <= line_buffer_Array_V_1_1_0_q0;
        DataOut_V_39_reg_5696 <= line_buffer_Array_V_1_2_0_q0;
        DataOut_V_reg_5706 <= line_buffer_Array_V_1_3_0_q0;
        kernel_data_V_1_1_load_reg_5718 <= kernel_data_V_1_1;
        kernel_data_V_1_2_load_reg_5726 <= kernel_data_V_1_2;
        kernel_data_V_1_3_load_reg_5735 <= ap_sig_allocacmp_kernel_data_V_1_3_load;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_5648_pp0_iter1_reg))) begin
        add_ln703_1511_reg_5765 <= add_ln703_1511_fu_677_p2;
        sext_ln203_260_reg_5754 <= sext_ln203_260_fu_649_p1;
        trunc_ln708_407_reg_5749 <= {{sub_ln1118_316_fu_633_p2[16:7]}};
        trunc_ln708_413_reg_5760 <= {{sub_ln1118_318_fu_657_p2[16:7]}};
        trunc_ln708_s_reg_5744 <= {{sub_ln1118_fu_613_p2[17:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_5648_pp0_iter2_reg))) begin
        add_ln703_1512_reg_6135 <= add_ln703_1512_fu_2654_p2;
        add_ln703_1513_reg_6140 <= add_ln703_1513_fu_2660_p2;
        add_ln703_1514_reg_6145 <= add_ln703_1514_fu_2666_p2;
        add_ln703_1516_reg_6150 <= add_ln703_1516_fu_2682_p2;
        add_ln703_1518_reg_6155 <= add_ln703_1518_fu_2688_p2;
        add_ln703_1519_reg_6160 <= add_ln703_1519_fu_2694_p2;
        add_ln703_1527_reg_6165 <= add_ln703_1527_fu_2700_p2;
        add_ln703_1537_reg_6170 <= add_ln703_1537_fu_2706_p2;
        add_ln703_1545_reg_6175 <= add_ln703_1545_fu_2712_p2;
        add_ln703_1553_reg_6180 <= add_ln703_1553_fu_2718_p2;
        add_ln703_1556_reg_6185 <= add_ln703_1556_fu_2724_p2;
        add_ln703_1571_reg_6190 <= add_ln703_1571_fu_2730_p2;
        add_ln703_1588_reg_6195 <= add_ln703_1588_fu_2736_p2;
        add_ln703_1601_reg_6201 <= add_ln703_1601_fu_2742_p2;
        add_ln703_1602_reg_6206 <= add_ln703_1602_fu_2748_p2;
        add_ln703_1620_reg_6212 <= add_ln703_1620_fu_2754_p2;
        add_ln703_1621_reg_6217 <= add_ln703_1621_fu_2760_p2;
        add_ln703_1624_reg_6222 <= add_ln703_1624_fu_2766_p2;
        add_ln703_1625_reg_6228 <= add_ln703_1625_fu_2772_p2;
        add_ln703_1640_reg_6233 <= add_ln703_1640_fu_2777_p2;
        add_ln703_1641_reg_6238 <= add_ln703_1641_fu_2783_p2;
        add_ln703_1668_reg_6243 <= add_ln703_1668_fu_2789_p2;
        add_ln703_1687_reg_6248 <= add_ln703_1687_fu_2795_p2;
        add_ln703_1688_reg_6253 <= add_ln703_1688_fu_2801_p2;
        add_ln703_1707_reg_6258 <= add_ln703_1707_fu_2807_p2;
        add_ln703_1708_reg_6263 <= add_ln703_1708_fu_2813_p2;
        add_ln703_1726_reg_6268 <= add_ln703_1726_fu_2819_p2;
        add_ln703_1727_reg_6273 <= add_ln703_1727_fu_2825_p2;
        add_ln703_1747_reg_6278 <= add_ln703_1747_fu_2831_p2;
        add_ln703_1748_reg_6283 <= add_ln703_1748_fu_2837_p2;
        add_ln703_1766_reg_6288 <= add_ln703_1766_fu_2843_p2;
        add_ln703_1775_reg_6293 <= add_ln703_1775_fu_2849_p2;
        add_ln703_1783_reg_6298 <= add_ln703_1783_fu_2855_p2;
        mult_108_V_reg_5945 <= {{sub_ln1118_330_fu_1453_p2[18:7]}};
        mult_132_V_reg_5960 <= {{sub_ln1118_333_fu_1565_p2[18:7]}};
        mult_160_V_reg_5970 <= {{sub_ln1118_386_fu_1702_p2[18:7]}};
        mult_164_V_reg_5976 <= {{sub_ln1118_339_fu_1718_p2[18:7]}};
        mult_178_V_reg_5982 <= mult_178_V_fu_1794_p1;
        mult_17_V_reg_5860 <= {{sub_ln1118_379_fu_922_p2[18:7]}};
        mult_210_V_reg_5999 <= {{sub_ln1118_387_fu_1890_p2[18:7]}};
        mult_243_V_reg_6009 <= {{sub_ln1118_352_fu_1966_p2[18:7]}};
        mult_248_V_reg_6014 <= {{sub_ln1118_388_fu_1982_p2[18:7]}};
        mult_250_V_reg_6019 <= mult_250_V_fu_2026_p1;
        mult_266_V_reg_6024 <= {{sub_ln1118_389_fu_2046_p2[18:7]}};
        mult_277_V_reg_6029 <= mult_277_V_fu_2090_p1;
        mult_2_V_reg_5849 <= mult_2_V_fu_841_p1;
        mult_309_V_reg_6039 <= {{sub_ln1118_362_fu_2164_p2[18:7]}};
        mult_312_V_reg_6044 <= {{sub_ln1118_390_fu_2180_p2[18:7]}};
        mult_334_V_reg_6060 <= {{sub_ln1118_367_fu_2296_p2[18:7]}};
        mult_339_V_reg_6075 <= {{sub_ln1118_368_fu_2362_p2[18:7]}};
        mult_343_V_reg_6086 <= mult_343_V_fu_2422_p1;
        mult_347_V_reg_6092 <= {{sub_ln1118_391_fu_2426_p2[18:7]}};
        mult_353_V_reg_6098 <= {{sub_ln1118_371_fu_2462_p2[18:7]}};
        mult_355_V_reg_6109 <= {{sub_ln1118_392_fu_2492_p2[18:7]}};
        mult_365_V_reg_6120 <= {{sub_ln1118_373_fu_2538_p2[18:7]}};
        mult_385_V_reg_6125 <= {{sub_ln1118_376_fu_2600_p2[18:7]}};
        mult_4_V_reg_5854 <= mult_4_V_fu_873_p1;
        mult_53_V_reg_5887 <= mult_53_V_fu_1170_p1;
        mult_64_V_reg_5897 <= {{sub_ln1118_381_fu_1207_p2[18:7]}};
        mult_81_V_reg_5920 <= mult_81_V_fu_1339_p1;
        mult_97_V_reg_5932 <= mult_97_V_fu_1405_p1;
        mult_98_V_reg_5939 <= {{sub_ln1118_329_fu_1421_p2[18:7]}};
        sext_ln203_271_reg_5907 <= sext_ln203_271_fu_1270_p1;
        sext_ln703_419_reg_6130 <= sext_ln703_419_fu_2651_p1;
        trunc_ln708_412_reg_5866 <= {{kernel_data_V_1_3_load_reg_5735[15:6]}};
        trunc_ln708_414_reg_5871 <= {{sub_ln1118_319_fu_1039_p2[17:7]}};
        trunc_ln708_415_reg_5876 <= {{trunc_ln708_415_fu_1090_p1[15:7]}};
        trunc_ln708_416_reg_5881 <= {{trunc_ln708_416_fu_1132_p1[15:6]}};
        trunc_ln708_418_reg_5892 <= {{sub_ln1118_322_fu_1174_p2[16:7]}};
        trunc_ln708_420_reg_5902 <= {{sub_ln1118_323_fu_1238_p2[17:7]}};
        trunc_ln708_423_reg_5914 <= {{trunc_ln708_423_fu_1301_p1[15:7]}};
        trunc_ln708_426_reg_5926 <= {{sub_ln1118_327_fu_1357_p2[16:7]}};
        trunc_ln708_431_reg_5950 <= {{sub_ln1118_331_fu_1517_p2[17:7]}};
        trunc_ln708_433_reg_5955 <= {{sub_ln1118_332_fu_1533_p2[16:7]}};
        trunc_ln708_438_reg_5965 <= {{sub_ln1118_336_fu_1627_p2[17:7]}};
        trunc_ln708_448_reg_5988 <= {{sub_ln1118_343_fu_1814_p2[17:7]}};
        trunc_ln708_449_reg_5993 <= {{sub_ln1118_344_fu_1830_p2[16:7]}};
        trunc_ln708_452_reg_6004 <= {{sub_ln1118_346_fu_1918_p2[17:7]}};
        trunc_ln708_472_reg_6034 <= {{sub_ln1118_359_fu_2106_p2[17:7]}};
        trunc_ln708_478_reg_6050 <= {{sub_ln1118_363_fu_2216_p2[17:7]}};
        trunc_ln708_479_reg_6055 <= {{trunc_ln708_479_fu_2260_p1[15:7]}};
        trunc_ln708_481_reg_6065 <= {{ap_phi_mux_kernel_data_V_1_22_loc_1_phi_fu_284_p4[15:6]}};
        trunc_ln708_482_reg_6070 <= {{ap_phi_mux_kernel_data_V_1_22_loc_1_phi_fu_284_p4[15:7]}};
        trunc_ln708_483_reg_6080 <= {{sub_ln1118_369_fu_2378_p2[16:7]}};
        trunc_ln708_485_reg_6104 <= {{kernel_data_V_1_23_loc_1_reg_291_pp0_iter2_reg[15:6]}};
        trunc_ln708_486_reg_6115 <= {{kernel_data_V_1_23_loc_1_reg_291_pp0_iter2_reg[15:7]}};
        trunc_ln_reg_5844 <= {{kernel_data_V_1_1_load_reg_5718[15:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_5648_pp0_iter3_reg))) begin
        add_ln703_1521_reg_6354 <= add_ln703_1521_fu_3832_p2;
        add_ln703_1522_reg_6359 <= add_ln703_1522_fu_3837_p2;
        add_ln703_1524_reg_6364 <= add_ln703_1524_fu_3853_p2;
        add_ln703_1529_reg_6369 <= add_ln703_1529_fu_3869_p2;
        add_ln703_1531_reg_6374 <= add_ln703_1531_fu_3875_p2;
        add_ln703_1533_reg_6379 <= add_ln703_1533_fu_3891_p2;
        add_ln703_1539_reg_6384 <= add_ln703_1539_fu_3901_p2;
        add_ln703_1540_reg_6389 <= add_ln703_1540_fu_3906_p2;
        add_ln703_1541_reg_6394 <= add_ln703_1541_fu_3911_p2;
        add_ln703_1546_reg_6400 <= add_ln703_1546_fu_3926_p2;
        add_ln703_1547_reg_6405 <= add_ln703_1547_fu_3932_p2;
        add_ln703_1549_reg_6410 <= add_ln703_1549_fu_3948_p2;
        add_ln703_1555_reg_6415 <= add_ln703_1555_fu_3958_p2;
        add_ln703_1558_reg_6420 <= add_ln703_1558_fu_3969_p2;
        add_ln703_1561_reg_6425 <= add_ln703_1561_fu_3975_p2;
        add_ln703_1562_reg_6430 <= add_ln703_1562_fu_3980_p2;
        add_ln703_1565_reg_6435 <= add_ln703_1565_fu_3986_p2;
        add_ln703_1567_reg_6440 <= add_ln703_1567_fu_4002_p2;
        add_ln703_1573_reg_6445 <= add_ln703_1573_fu_4013_p2;
        add_ln703_1574_reg_6450 <= add_ln703_1574_fu_4018_p2;
        add_ln703_1575_reg_6455 <= add_ln703_1575_fu_4024_p2;
        add_ln703_1578_reg_6460 <= add_ln703_1578_fu_4030_p2;
        add_ln703_1579_reg_6465 <= add_ln703_1579_fu_4036_p2;
        add_ln703_1581_reg_6470 <= add_ln703_1581_fu_4042_p2;
        add_ln703_1583_reg_6475 <= add_ln703_1583_fu_4058_p2;
        add_ln703_1589_reg_6480 <= add_ln703_1589_fu_4068_p2;
        add_ln703_1590_reg_6485 <= add_ln703_1590_fu_4073_p2;
        add_ln703_1591_reg_6490 <= add_ln703_1591_fu_4078_p2;
        add_ln703_1594_reg_6495 <= add_ln703_1594_fu_4084_p2;
        add_ln703_1597_reg_6500 <= add_ln703_1597_fu_4090_p2;
        add_ln703_1604_reg_6505 <= add_ln703_1604_fu_4100_p2;
        add_ln703_1605_reg_6510 <= add_ln703_1605_fu_4105_p2;
        add_ln703_1607_reg_6515 <= add_ln703_1607_fu_4117_p2;
        add_ln703_1610_reg_6520 <= add_ln703_1610_fu_4123_p2;
        add_ln703_1611_reg_6525 <= add_ln703_1611_fu_4129_p2;
        add_ln703_1614_reg_6530 <= add_ln703_1614_fu_4135_p2;
        add_ln703_1616_reg_6535 <= add_ln703_1616_fu_4151_p2;
        add_ln703_1623_reg_6540 <= add_ln703_1623_fu_4161_p2;
        add_ln703_1626_reg_6545 <= add_ln703_1626_fu_4169_p2;
        add_ln703_1629_reg_6550 <= add_ln703_1629_fu_4175_p2;
        add_ln703_1630_reg_6555 <= add_ln703_1630_fu_4180_p2;
        add_ln703_1633_reg_6560 <= add_ln703_1633_fu_4186_p2;
        add_ln703_1636_reg_6565 <= add_ln703_1636_fu_4202_p2;
        add_ln703_1643_reg_6570 <= add_ln703_1643_fu_4212_p2;
        add_ln703_1644_reg_6575 <= add_ln703_1644_fu_4217_p2;
        add_ln703_1646_reg_6580 <= add_ln703_1646_fu_4232_p2;
        add_ln703_1649_reg_6585 <= add_ln703_1649_fu_4238_p2;
        add_ln703_1653_reg_6590 <= add_ln703_1653_fu_4254_p2;
        add_ln703_1655_reg_6595 <= add_ln703_1655_fu_4270_p2;
        add_ln703_1660_reg_6600 <= add_ln703_1660_fu_4280_p2;
        add_ln703_1661_reg_6605 <= add_ln703_1661_fu_4285_p2;
        add_ln703_1662_reg_6610 <= add_ln703_1662_fu_4290_p2;
        add_ln703_1665_reg_6615 <= add_ln703_1665_fu_4295_p2;
        add_ln703_1666_reg_6620 <= add_ln703_1666_fu_4300_p2;
        add_ln703_1670_reg_6625 <= add_ln703_1670_fu_4316_p2;
        add_ln703_1675_reg_6630 <= add_ln703_1675_fu_4326_p2;
        add_ln703_1676_reg_6635 <= add_ln703_1676_fu_4331_p2;
        add_ln703_1680_reg_6640 <= add_ln703_1680_fu_4336_p2;
        add_ln703_1684_reg_6645 <= add_ln703_1684_fu_4362_p2;
        add_ln703_1690_reg_6650 <= add_ln703_1690_fu_4372_p2;
        add_ln703_1691_reg_6655 <= add_ln703_1691_fu_4377_p2;
        add_ln703_1693_reg_6660 <= add_ln703_1693_fu_4390_p2;
        add_ln703_1696_reg_6665 <= add_ln703_1696_fu_4396_p2;
        add_ln703_1697_reg_6670 <= add_ln703_1697_fu_4402_p2;
        add_ln703_1700_reg_6675 <= add_ln703_1700_fu_4408_p2;
        add_ln703_1703_reg_6680 <= add_ln703_1703_fu_4424_p2;
        add_ln703_1710_reg_6685 <= add_ln703_1710_fu_4434_p2;
        add_ln703_1711_reg_6690 <= add_ln703_1711_fu_4439_p2;
        add_ln703_1713_reg_6695 <= add_ln703_1713_fu_4449_p2;
        add_ln703_1716_reg_6700 <= add_ln703_1716_fu_4454_p2;
        add_ln703_1717_reg_6705 <= add_ln703_1717_fu_4459_p2;
        add_ln703_1720_reg_6710 <= add_ln703_1720_fu_4465_p2;
        add_ln703_1722_reg_6715 <= add_ln703_1722_fu_4481_p2;
        add_ln703_1729_reg_6720 <= add_ln703_1729_fu_4491_p2;
        add_ln703_1731_reg_6725 <= add_ln703_1731_fu_4501_p2;
        add_ln703_1733_reg_6730 <= add_ln703_1733_fu_4516_p2;
        add_ln703_1736_reg_6735 <= add_ln703_1736_fu_4522_p2;
        add_ln703_1737_reg_6740 <= add_ln703_1737_fu_4528_p2;
        add_ln703_1740_reg_6745 <= add_ln703_1740_fu_4534_p2;
        add_ln703_1743_reg_6750 <= add_ln703_1743_fu_4550_p2;
        add_ln703_1750_reg_6755 <= add_ln703_1750_fu_4560_p2;
        add_ln703_1751_reg_6760 <= add_ln703_1751_fu_4565_p2;
        add_ln703_1753_reg_6765 <= add_ln703_1753_fu_4574_p2;
        add_ln703_1756_reg_6770 <= add_ln703_1756_fu_4580_p2;
        add_ln703_1757_reg_6775 <= add_ln703_1757_fu_4586_p2;
        add_ln703_1760_reg_6780 <= add_ln703_1760_fu_4592_p2;
        add_ln703_1762_reg_6785 <= add_ln703_1762_fu_4608_p2;
        add_ln703_1768_reg_6790 <= add_ln703_1768_fu_4618_p2;
        add_ln703_1769_reg_6795 <= add_ln703_1769_fu_4623_p2;
        add_ln703_1771_reg_6800 <= add_ln703_1771_fu_4632_p2;
        add_ln703_1776_reg_6805 <= add_ln703_1776_fu_4645_p2;
        add_ln703_1777_reg_6810 <= add_ln703_1777_fu_4651_p2;
        add_ln703_1779_reg_6815 <= add_ln703_1779_fu_4667_p2;
        add_ln703_1785_reg_6820 <= add_ln703_1785_fu_4677_p2;
        add_ln703_1786_reg_6825 <= add_ln703_1786_fu_4682_p2;
        add_ln703_1788_reg_6830 <= add_ln703_1788_fu_4698_p2;
        add_ln703_1791_reg_6835 <= add_ln703_1791_fu_4704_p2;
        add_ln703_1792_reg_6840 <= add_ln703_1792_fu_4710_p2;
        add_ln703_1795_reg_6845 <= add_ln703_1795_fu_4716_p2;
        add_ln703_1798_reg_6850 <= add_ln703_1798_fu_4732_p2;
        mult_389_V_reg_6349 <= mult_389_V_fu_3791_p1;
        sext_ln203_317_reg_6334 <= sext_ln203_317_fu_3544_p1;
        trunc_ln708_445_reg_6303 <= {{kernel_data_V_1_12_load_reg_5789[15:6]}};
        trunc_ln708_446_reg_6308 <= {{sub_ln1118_342_fu_3155_p2[16:7]}};
        trunc_ln708_454_reg_6313 <= {{sub_ln1118_348_fu_3247_p2[16:7]}};
        trunc_ln708_463_reg_6318 <= {{sub_ln1118_354_fu_3403_p2[16:7]}};
        trunc_ln708_466_reg_6323 <= {{kernel_data_V_1_17_load_reg_5796[15:6]}};
        trunc_ln708_467_reg_6328 <= {{kernel_data_V_1_18_load_reg_5816[15:6]}};
        trunc_ln708_489_reg_6339 <= {{kernel_data_V_1_24_loc_1_reg_302_pp0_iter3_reg[15:6]}};
        trunc_ln708_491_reg_6344 <= {{sub_ln1118_375_fu_3712_p2[17:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_5648_pp0_iter4_reg))) begin
        add_ln703_1526_reg_6855 <= add_ln703_1526_fu_4785_p2;
        add_ln703_1530_reg_6860 <= add_ln703_1530_fu_4796_p2;
        add_ln703_1534_reg_6865 <= add_ln703_1534_fu_4808_p2;
        add_ln703_1543_reg_6870 <= add_ln703_1543_fu_4818_p2;
        add_ln703_1550_reg_6875 <= add_ln703_1550_fu_4829_p2;
        add_ln703_1560_reg_6880 <= add_ln703_1560_fu_4839_p2;
        add_ln703_1564_reg_6885 <= add_ln703_1564_fu_4853_p2;
        add_ln703_1568_reg_6890 <= add_ln703_1568_fu_4864_p2;
        add_ln703_1577_reg_6895 <= add_ln703_1577_fu_4878_p2;
        add_ln703_1580_reg_6900 <= add_ln703_1580_fu_4889_p2;
        add_ln703_1584_reg_6905 <= add_ln703_1584_fu_4901_p2;
        add_ln703_1593_reg_6910 <= add_ln703_1593_fu_4915_p2;
        add_ln703_1596_reg_6915 <= add_ln703_1596_fu_4932_p2;
        add_ln703_1598_reg_6920 <= add_ln703_1598_fu_4941_p2;
        add_ln703_1609_reg_6925 <= add_ln703_1609_fu_4951_p2;
        add_ln703_1613_reg_6930 <= add_ln703_1613_fu_4968_p2;
        add_ln703_1617_reg_6935 <= add_ln703_1617_fu_4980_p2;
        add_ln703_1628_reg_6940 <= add_ln703_1628_fu_4990_p2;
        add_ln703_1632_reg_6945 <= add_ln703_1632_fu_5007_p2;
        add_ln703_1637_reg_6950 <= add_ln703_1637_fu_5025_p2;
        add_ln703_1648_reg_6955 <= add_ln703_1648_fu_5035_p2;
        add_ln703_1651_reg_6960 <= add_ln703_1651_fu_5049_p2;
        add_ln703_1656_reg_6965 <= add_ln703_1656_fu_5061_p2;
        add_ln703_1664_reg_6970 <= add_ln703_1664_fu_5071_p2;
        add_ln703_1667_reg_6975 <= add_ln703_1667_fu_5082_p2;
        add_ln703_1671_reg_6980 <= add_ln703_1671_fu_5094_p2;
        add_ln703_1678_reg_6985 <= add_ln703_1678_fu_5104_p2;
        add_ln703_1681_reg_6990 <= add_ln703_1681_fu_5116_p2;
        add_ln703_1695_reg_6995 <= add_ln703_1695_fu_5126_p2;
        add_ln703_1699_reg_7000 <= add_ln703_1699_fu_5143_p2;
        add_ln703_1704_reg_7005 <= add_ln703_1704_fu_5161_p2;
        add_ln703_1715_reg_7010 <= add_ln703_1715_fu_5171_p2;
        add_ln703_1719_reg_7015 <= add_ln703_1719_fu_5181_p2;
        add_ln703_1723_reg_7020 <= add_ln703_1723_fu_5192_p2;
        add_ln703_1735_reg_7025 <= add_ln703_1735_fu_5202_p2;
        add_ln703_1739_reg_7030 <= add_ln703_1739_fu_5219_p2;
        add_ln703_1744_reg_7035 <= add_ln703_1744_fu_5237_p2;
        add_ln703_1755_reg_7040 <= add_ln703_1755_fu_5247_p2;
        add_ln703_1759_reg_7045 <= add_ln703_1759_fu_5264_p2;
        add_ln703_1763_reg_7050 <= add_ln703_1763_fu_5276_p2;
        add_ln703_1773_reg_7055 <= add_ln703_1773_fu_5286_p2;
        add_ln703_1780_reg_7060 <= add_ln703_1780_fu_5297_p2;
        add_ln703_1790_reg_7065 <= add_ln703_1790_fu_5307_p2;
        add_ln703_1794_reg_7070 <= add_ln703_1794_fu_5324_p2;
        add_ln703_1799_reg_7075 <= add_ln703_1799_fu_5342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_5648_pp0_iter5_reg))) begin
        add_ln703_1536_reg_7080 <= add_ln703_1536_fu_5352_p2;
        add_ln703_1552_reg_7085 <= add_ln703_1552_fu_5361_p2;
        add_ln703_1570_reg_7090 <= add_ln703_1570_fu_5370_p2;
        add_ln703_1586_reg_7095 <= add_ln703_1586_fu_5379_p2;
        add_ln703_1600_reg_7100 <= add_ln703_1600_fu_5388_p2;
        add_ln703_1619_reg_7105 <= add_ln703_1619_fu_5397_p2;
        add_ln703_1639_reg_7110 <= add_ln703_1639_fu_5406_p2;
        add_ln703_1658_reg_7115 <= add_ln703_1658_fu_5415_p2;
        add_ln703_1673_reg_7120 <= add_ln703_1673_fu_5424_p2;
        add_ln703_1686_reg_7125 <= add_ln703_1686_fu_5437_p2;
        add_ln703_1706_reg_7130 <= add_ln703_1706_fu_5446_p2;
        add_ln703_1725_reg_7135 <= add_ln703_1725_fu_5455_p2;
        add_ln703_1746_reg_7140 <= add_ln703_1746_fu_5464_p2;
        add_ln703_1765_reg_7145 <= add_ln703_1765_fu_5473_p2;
        add_ln703_1782_reg_7150 <= add_ln703_1782_fu_5482_p2;
        add_ln703_1801_reg_7155 <= add_ln703_1801_fu_5491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln79_fu_336_p2 == 1'd0))) begin
        and_ln289_2_reg_5648 <= and_ln289_2_fu_420_p2;
        icmp_ln313_reg_5652 <= icmp_ln313_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln289_2_reg_5648_pp0_iter1_reg <= and_ln289_2_reg_5648;
        icmp_ln79_reg_5639 <= icmp_ln79_fu_336_p2;
        icmp_ln79_reg_5639_pp0_iter1_reg <= icmp_ln79_reg_5639;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln313_fu_426_p2 == 1'd1) & (icmp_ln79_fu_336_p2 == 1'd0))) begin
        icmp_ln317_reg_5656 <= icmp_ln317_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0))) begin
        kernel_data_V_1_1 <= kernel_data_V_1_2;
        kernel_data_V_1_2 <= ap_sig_allocacmp_kernel_data_V_1_3_load;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter2_reg == 1'd0))) begin
        kernel_data_V_1_11 <= kernel_data_V_1_12;
        kernel_data_V_1_12 <= kernel_data_V_1_13;
        kernel_data_V_1_13 <= kernel_data_V_1_14;
        kernel_data_V_1_14 <= DataOut_V_38_reg_5687;
        kernel_data_V_1_16 <= kernel_data_V_1_17;
        kernel_data_V_1_17 <= kernel_data_V_1_18;
        kernel_data_V_1_18 <= kernel_data_V_1_19;
        kernel_data_V_1_19 <= DataOut_V_37_reg_5676_pp0_iter2_reg;
        kernel_data_V_1_21 <= ap_phi_mux_kernel_data_V_1_22_loc_1_phi_fu_284_p4;
        kernel_data_V_1_3 <= kernel_data_V_1_4;
        kernel_data_V_1_4 <= DataOut_V_reg_5706;
        kernel_data_V_1_6 <= kernel_data_V_1_7;
        kernel_data_V_1_7 <= kernel_data_V_1_8;
        kernel_data_V_1_8 <= kernel_data_V_1_9;
        kernel_data_V_1_9 <= DataOut_V_39_reg_5696;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln79_reg_5639_pp0_iter2_reg == 1'd0))) begin
        kernel_data_V_1_11_load_reg_5770 <= kernel_data_V_1_11;
        kernel_data_V_1_12_load_reg_5789 <= kernel_data_V_1_12;
        kernel_data_V_1_13_load_reg_5810 <= kernel_data_V_1_13;
        kernel_data_V_1_14_load_reg_5830 <= kernel_data_V_1_14;
        kernel_data_V_1_16_load_reg_5776 <= kernel_data_V_1_16;
        kernel_data_V_1_17_load_reg_5796 <= kernel_data_V_1_17;
        kernel_data_V_1_18_load_reg_5816 <= kernel_data_V_1_18;
        kernel_data_V_1_19_load_reg_5837 <= kernel_data_V_1_19;
        kernel_data_V_1_7_load_reg_5783 <= kernel_data_V_1_7;
        kernel_data_V_1_8_load_reg_5804 <= kernel_data_V_1_8;
        kernel_data_V_1_9_load_reg_5823 <= kernel_data_V_1_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln79_reg_5639 == 1'd0))) begin
        kernel_data_V_1_22 <= ap_phi_mux_kernel_data_V_1_23_loc_1_phi_fu_295_p4;
        kernel_data_V_1_23 <= ap_phi_mux_kernel_data_V_1_24_loc_1_phi_fu_306_p4;
        kernel_data_V_1_24 <= data_V_data_V_dout;
        tmp_data_0_V_reg_5665 <= data_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln313_reg_5652 == 1'd1) & (icmp_ln79_reg_5639 == 1'd0))) begin
        sY_2 <= ap_phi_mux_storemerge_i_i_phi_fu_317_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln313_fu_426_p2 == 1'd1) & (icmp_ln317_fu_476_p2 == 1'd0) & (icmp_ln79_fu_336_p2 == 1'd0))) begin
        select_ln323_reg_5660 <= select_ln323_fu_500_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_condition_pp0_exit_iter1_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_1_22_loc_1_phi_fu_284_p4 = kernel_data_V_1_23_loc_1_reg_291_pp0_iter3_reg;
    end else begin
        ap_phi_mux_kernel_data_V_1_22_loc_1_phi_fu_284_p4 = kernel_data_V_1_22_loc_1_reg_281;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_1_23_loc_1_phi_fu_295_p4 = kernel_data_V_1_24_loc_1_reg_302;
    end else begin
        ap_phi_mux_kernel_data_V_1_23_loc_1_phi_fu_295_p4 = kernel_data_V_1_23_loc_1_reg_291;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_kernel_data_V_1_24_loc_1_phi_fu_306_p4 = tmp_data_0_V_reg_5665;
    end else begin
        ap_phi_mux_kernel_data_V_1_24_loc_1_phi_fu_306_p4 = kernel_data_V_1_24_loc_1_reg_302;
    end
end

always @ (*) begin
    if (((icmp_ln313_reg_5652 == 1'd1) & (icmp_ln317_reg_5656 == 1'd0) & (icmp_ln79_reg_5639 == 1'd0))) begin
        ap_phi_mux_storemerge_i_i_phi_fu_317_p4 = select_ln323_reg_5660;
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_317_p4 = ap_phi_reg_pp0_iter1_storemerge_i_i_reg_313;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_kernel_data_V_1_3_load = kernel_data_V_1_4;
    end else begin
        ap_sig_allocacmp_kernel_data_V_1_3_load = kernel_data_V_1_3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln313_reg_5652 == 1'd1) & (icmp_ln79_reg_5639 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_sY_2_load = ap_phi_mux_storemerge_i_i_phi_fu_317_p4;
    end else begin
        ap_sig_allocacmp_sY_2_load = sY_2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln79_reg_5639 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_V_blk_n = data_V_data_V_empty_n;
    end else begin
        data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln79_reg_5639 == 1'd0))) begin
        data_V_data_V_read = 1'b1;
    end else begin
        data_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln79_reg_5639 == 1'd0))) begin
        line_buffer_Array_V_1_0_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln79_reg_5639 == 1'd0))) begin
        line_buffer_Array_V_1_0_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0))) begin
        line_buffer_Array_V_1_1_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0))) begin
        line_buffer_Array_V_1_1_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0))) begin
        line_buffer_Array_V_1_2_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0))) begin
        line_buffer_Array_V_1_2_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0))) begin
        line_buffer_Array_V_1_3_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln79_reg_5639_pp0_iter1_reg == 1'd0))) begin
        line_buffer_Array_V_1_3_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & ~((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter6 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln321_fu_482_p2 = (pY_2 + 32'd1);

assign add_ln323_fu_494_p2 = (ap_sig_allocacmp_sY_2_load + 32'd1);

assign add_ln326_fu_432_p2 = (pX_2 + 32'd1);

assign add_ln328_fu_444_p2 = (sX_2 + 32'd1);

assign add_ln703_1510_fu_2642_p2 = ($signed(sext_ln203_260_reg_5754) + $signed(sext_ln203_258_fu_853_p1));

assign add_ln703_1511_fu_677_p2 = ($signed(sext_ln203_264_fu_673_p1) + $signed(sext_ln203_260_fu_649_p1));

assign add_ln703_1512_fu_2654_p2 = ($signed(mult_2_V_fu_841_p1) + $signed(sext_ln703_419_fu_2651_p1));

assign add_ln703_1513_fu_2660_p2 = ($signed(sext_ln203_263_fu_1011_p1) + $signed(sext_ln203_261_fu_978_p1));

assign add_ln703_1514_fu_2666_p2 = ($signed(sext_ln203_8_fu_982_p1) + $signed(sext_ln203_11_fu_1024_p1));

assign add_ln703_1515_fu_2672_p2 = ($signed(sext_ln203_266_fu_1100_p1) + $signed(sext_ln203_263_fu_1011_p1));

assign add_ln703_1516_fu_2682_p2 = ($signed(sext_ln703_fu_2638_p1) + $signed(sext_ln703_420_fu_2678_p1));

assign add_ln703_1517_fu_3817_p2 = ($signed(sext_ln203_272_fu_2917_p1) + $signed(sext_ln703_17_fu_3808_p1));

assign add_ln703_1518_fu_2688_p2 = ($signed(mult_277_V_fu_2090_p1) + $signed(mult_178_V_fu_1794_p1));

assign add_ln703_1519_fu_2694_p2 = ($signed(mult_4_V_fu_873_p1) + $signed(mult_343_V_fu_2422_p1));

assign add_ln703_1520_fu_3827_p2 = ($signed(mult_320_V_fu_3630_p1) + $signed(add_ln703_1519_reg_6160));

assign add_ln703_1521_fu_3832_p2 = (add_ln703_1518_reg_6155 + add_ln703_1520_fu_3827_p2);

assign add_ln703_1522_fu_3837_p2 = ($signed(sext_ln203_290_fu_3101_p1) + $signed(sext_ln203_272_fu_2917_p1));

assign add_ln703_1523_fu_3843_p2 = ($signed(sext_ln203_319_fu_3573_p1) + $signed(sext_ln203_313_fu_3476_p1));

assign add_ln703_1524_fu_3853_p2 = ($signed(mult_192_V_fu_3184_p1) + $signed(sext_ln703_422_fu_3849_p1));

assign add_ln703_1525_fu_4780_p2 = ($signed(sext_ln703_421_fu_4777_p1) + $signed(add_ln703_1524_reg_6364));

assign add_ln703_1526_fu_4785_p2 = (add_ln703_1521_reg_6354 + add_ln703_1525_fu_4780_p2);

assign add_ln703_1527_fu_2700_p2 = ($signed(sext_ln203_266_fu_1100_p1) + $signed(sext_ln203_261_fu_978_p1));

assign add_ln703_1528_fu_3859_p2 = ($signed(sext_ln203_281_fu_2973_p1) + $signed(sext_ln203_278_fu_2943_p1));

assign add_ln703_1529_fu_3869_p2 = ($signed(sext_ln203_274_fu_2924_p1) + $signed(sext_ln703_424_fu_3865_p1));

assign add_ln703_1530_fu_4796_p2 = ($signed(sext_ln703_423_fu_4790_p1) + $signed(sext_ln703_425_fu_4793_p1));

assign add_ln703_1531_fu_3875_p2 = ($signed(sext_ln203_304_fu_3279_p1) + $signed(sext_ln203_289_fu_3078_p1));

assign add_ln703_1532_fu_3881_p2 = ($signed(sext_ln203_330_fu_3645_p1) + $signed(10'd1008));

assign add_ln703_1533_fu_3891_p2 = ($signed(sext_ln203_323_fu_3626_p1) + $signed(sext_ln703_427_fu_3887_p1));

assign add_ln703_1534_fu_4808_p2 = ($signed(sext_ln703_426_fu_4802_p1) + $signed(sext_ln703_428_fu_4805_p1));

assign add_ln703_1535_fu_5348_p2 = (add_ln703_1530_reg_6860 + add_ln703_1534_reg_6865);

assign add_ln703_1536_fu_5352_p2 = (add_ln703_1526_reg_6855 + add_ln703_1535_fu_5348_p2);

assign add_ln703_1537_fu_2706_p2 = (mult_50_V_fu_1122_p4 + add_ln703_1512_fu_2654_p2);

assign add_ln703_1538_fu_3897_p2 = (mult_210_V_reg_5999 + mult_98_V_reg_5939);

assign add_ln703_1539_fu_3901_p2 = (add_ln703_1537_reg_6170 + add_ln703_1538_fu_3897_p2);

assign add_ln703_1540_fu_3906_p2 = ($signed(mult_194_V_fu_3192_p1) + $signed(mult_178_V_reg_5982));

assign add_ln703_1541_fu_3911_p2 = ($signed(mult_258_V_fu_3463_p1) + $signed(mult_226_V_fu_3310_p1));

assign add_ln703_1542_fu_4814_p2 = (add_ln703_1540_reg_6389 + add_ln703_1541_reg_6394);

assign add_ln703_1543_fu_4818_p2 = (add_ln703_1539_reg_6384 + add_ln703_1542_fu_4814_p2);

assign add_ln703_1544_fu_3917_p2 = ($signed(mult_320_V_fu_3630_p1) + $signed(mult_290_V_fu_3548_p1));

assign add_ln703_1545_fu_2712_p2 = ($signed(sext_ln203_329_fu_2488_p1) + $signed(sext_ln203_275_fu_1353_p1));

assign add_ln703_1546_fu_3926_p2 = ($signed(add_ln703_1544_fu_3917_p2) + $signed(sext_ln703_429_fu_3923_p1));

assign add_ln703_1547_fu_3932_p2 = ($signed(sext_ln203_270_fu_2901_p1) + $signed(sext_ln203_333_fu_3676_p1));

assign add_ln703_1548_fu_3938_p2 = ($signed(sext_ln203_327_fu_3639_p1) + $signed(sext_ln203_308_fu_3363_p1));

assign add_ln703_1549_fu_3948_p2 = ($signed(sext_ln203_280_fu_2969_p1) + $signed(sext_ln703_431_fu_3944_p1));

assign add_ln703_1550_fu_4829_p2 = ($signed(sext_ln703_430_fu_4823_p1) + $signed(sext_ln703_432_fu_4826_p1));

assign add_ln703_1551_fu_5357_p2 = (add_ln703_1546_reg_6400_pp0_iter5_reg + add_ln703_1550_reg_6875);

assign add_ln703_1552_fu_5361_p2 = (add_ln703_1543_reg_6870 + add_ln703_1551_fu_5357_p2);

assign add_ln703_1553_fu_2718_p2 = (mult_112_V_fu_1495_p4 + mult_100_V_fu_1443_p4);

assign add_ln703_1554_fu_3954_p2 = (mult_164_V_reg_5976 + mult_132_V_reg_5960);

assign add_ln703_1555_fu_3958_p2 = (add_ln703_1553_reg_6180 + add_ln703_1554_fu_3954_p2);

assign add_ln703_1556_fu_2724_p2 = ($signed(mult_20_V_fu_965_p1) + $signed(mult_324_V_fu_2250_p4));

assign add_ln703_1557_fu_3963_p2 = ($signed(mult_212_V_fu_3231_p1) + $signed(mult_148_V_fu_3062_p1));

assign add_ln703_1558_fu_3969_p2 = ($signed(mult_36_V_fu_2873_p1) + $signed(add_ln703_1557_fu_3963_p2));

assign add_ln703_1559_fu_4835_p2 = (add_ln703_1556_reg_6185_pp0_iter4_reg + add_ln703_1558_reg_6420);

assign add_ln703_1560_fu_4839_p2 = (add_ln703_1555_reg_6415 + add_ln703_1559_fu_4835_p2);

assign add_ln703_1561_fu_3975_p2 = ($signed(mult_4_V_reg_5854) + $signed(mult_226_V_fu_3310_p1));

assign add_ln703_1562_fu_3980_p2 = ($signed(sext_ln203_298_fu_3195_p1) + $signed(sext_ln203_296_fu_3171_p1));

assign add_ln703_1563_fu_4847_p2 = ($signed(mult_84_V_fu_4738_p1) + $signed(sext_ln703_433_fu_4844_p1));

assign add_ln703_1564_fu_4853_p2 = (add_ln703_1561_reg_6425 + add_ln703_1563_fu_4847_p2);

assign add_ln703_1565_fu_3986_p2 = ($signed(sext_ln203_320_fu_3596_p1) + $signed(sext_ln203_310_fu_3396_p1));

assign add_ln703_1566_fu_3992_p2 = ($signed(sext_ln203_332_fu_3662_p1) + $signed(sext_ln203_330_fu_3645_p1));

assign add_ln703_1567_fu_4002_p2 = ($signed(sext_ln203_326_fu_3636_p1) + $signed(sext_ln703_435_fu_3998_p1));

assign add_ln703_1568_fu_4864_p2 = ($signed(sext_ln703_434_fu_4858_p1) + $signed(sext_ln703_436_fu_4861_p1));

assign add_ln703_1569_fu_5366_p2 = (add_ln703_1564_reg_6885 + add_ln703_1568_reg_6890);

assign add_ln703_1570_fu_5370_p2 = (add_ln703_1560_reg_6880 + add_ln703_1569_fu_5366_p2);

assign add_ln703_1571_fu_2730_p2 = (mult_160_V_fu_1708_p4 + mult_112_V_fu_1495_p4);

assign add_ln703_1572_fu_4008_p2 = ($signed(sext_ln703_19_fu_3814_p1) + $signed(mult_64_V_reg_5897));

assign add_ln703_1573_fu_4013_p2 = (add_ln703_1571_reg_6190 + add_ln703_1572_fu_4008_p2);

assign add_ln703_1574_fu_4018_p2 = ($signed(mult_192_V_fu_3184_p1) + $signed(mult_320_V_fu_3630_p1));

assign add_ln703_1575_fu_4024_p2 = ($signed(sext_ln203_311_fu_3419_p1) + $signed(sext_ln203_301_fu_3227_p1));

assign add_ln703_1576_fu_4873_p2 = ($signed(add_ln703_1574_reg_6450) + $signed(sext_ln703_437_fu_4870_p1));

assign add_ln703_1577_fu_4878_p2 = (add_ln703_1573_reg_6445 + add_ln703_1576_fu_4873_p2);

assign add_ln703_1578_fu_4030_p2 = ($signed(sext_ln203_326_fu_3636_p1) + $signed(sext_ln203_320_fu_3596_p1));

assign add_ln703_1579_fu_4036_p2 = ($signed(sext_ln203_284_fu_3012_p1) + $signed(sext_ln203_273_fu_2921_p1));

assign add_ln703_1580_fu_4889_p2 = ($signed(sext_ln703_438_fu_4883_p1) + $signed(sext_ln703_439_fu_4886_p1));

assign add_ln703_1581_fu_4042_p2 = ($signed(sext_ln203_304_fu_3279_p1) + $signed(sext_ln203_294_fu_3138_p1));

assign add_ln703_1582_fu_4048_p2 = ($signed(sext_ln203_335_fu_3740_p1) + $signed(sext_ln203_332_fu_3662_p1));

assign add_ln703_1583_fu_4058_p2 = ($signed(sext_ln203_307_fu_3359_p1) + $signed(sext_ln703_441_fu_4054_p1));

assign add_ln703_1584_fu_4901_p2 = ($signed(sext_ln703_440_fu_4895_p1) + $signed(sext_ln703_442_fu_4898_p1));

assign add_ln703_1585_fu_5375_p2 = (add_ln703_1580_reg_6900 + add_ln703_1584_reg_6905);

assign add_ln703_1586_fu_5379_p2 = (add_ln703_1577_reg_6895 + add_ln703_1585_fu_5375_p2);

assign add_ln703_1587_fu_4064_p2 = (mult_353_V_reg_6098 + mult_17_V_reg_5860);

assign add_ln703_1588_fu_2736_p2 = ($signed(mult_81_V_fu_1339_p1) + $signed(mult_385_V_fu_2606_p4));

assign add_ln703_1589_fu_4068_p2 = (add_ln703_1587_fu_4064_p2 + add_ln703_1588_reg_6195);

assign add_ln703_1590_fu_4073_p2 = ($signed(mult_33_V_fu_2867_p1) + $signed(mult_97_V_reg_5932));

assign add_ln703_1591_fu_4078_p2 = ($signed(sext_ln203_290_fu_3101_p1) + $signed(sext_ln203_285_fu_3025_p1));

assign add_ln703_1592_fu_4910_p2 = ($signed(add_ln703_1590_reg_6485) + $signed(sext_ln703_443_fu_4907_p1));

assign add_ln703_1593_fu_4915_p2 = (add_ln703_1589_reg_6480 + add_ln703_1592_fu_4910_p2);

assign add_ln703_1594_fu_4084_p2 = ($signed(sext_ln203_309_fu_3383_p1) + $signed(sext_ln203_301_fu_3227_p1));

assign add_ln703_1595_fu_4923_p2 = ($signed(sext_ln203_317_reg_6334) + $signed(sext_ln203_314_fu_4762_p1));

assign add_ln703_1596_fu_4932_p2 = ($signed(sext_ln703_444_fu_4920_p1) + $signed(sext_ln703_445_fu_4928_p1));

assign add_ln703_1597_fu_4090_p2 = ($signed(sext_ln203_327_fu_3639_p1) + $signed(sext_ln203_312_fu_3432_p1));

assign add_ln703_1598_fu_4941_p2 = ($signed(sext_ln703_430_fu_4823_p1) + $signed(sext_ln703_446_fu_4938_p1));

assign add_ln703_1599_fu_5384_p2 = (add_ln703_1596_reg_6915 + add_ln703_1598_reg_6920);

assign add_ln703_1600_fu_5388_p2 = (add_ln703_1593_reg_6910 + add_ln703_1599_fu_5384_p2);

assign add_ln703_1601_fu_2742_p2 = ($signed(mult_243_V_fu_1972_p4) + $signed(sext_ln703_418_fu_2647_p1));

assign add_ln703_1602_fu_2748_p2 = (mult_371_V_fu_2576_p4 + mult_355_V_fu_2498_p4);

assign add_ln703_1603_fu_4096_p2 = (mult_339_V_reg_6075 + add_ln703_1602_reg_6206);

assign add_ln703_1604_fu_4100_p2 = (add_ln703_1601_reg_6201 + add_ln703_1603_fu_4096_p2);

assign add_ln703_1605_fu_4105_p2 = ($signed(mult_115_V_fu_2977_p1) + $signed(mult_67_V_fu_2905_p1));

assign add_ln703_1606_fu_4111_p2 = ($signed(mult_33_V_fu_2867_p1) + $signed(mult_320_V_fu_3630_p1));

assign add_ln703_1607_fu_4117_p2 = ($signed(mult_194_V_fu_3192_p1) + $signed(add_ln703_1606_fu_4111_p2));

assign add_ln703_1608_fu_4947_p2 = (add_ln703_1605_reg_6510 + add_ln703_1607_reg_6515);

assign add_ln703_1609_fu_4951_p2 = (add_ln703_1604_reg_6505 + add_ln703_1608_fu_4947_p2);

assign add_ln703_1610_fu_4123_p2 = ($signed(sext_ln203_287_fu_3058_p1) + $signed(sext_ln203_267_fu_2882_p1));

assign add_ln703_1611_fu_4129_p2 = ($signed(sext_ln203_313_fu_3476_p1) + $signed(sext_ln203_301_fu_3227_p1));

assign add_ln703_1612_fu_4962_p2 = ($signed(mult_179_V_fu_4741_p1) + $signed(sext_ln703_448_fu_4959_p1));

assign add_ln703_1613_fu_4968_p2 = ($signed(sext_ln703_447_fu_4956_p1) + $signed(add_ln703_1612_fu_4962_p2));

assign add_ln703_1614_fu_4135_p2 = ($signed(sext_ln203_292_fu_3118_p1) + $signed(sext_ln203_336_fu_3760_p1));

assign add_ln703_1615_fu_4141_p2 = ($signed(sext_ln203_318_fu_3560_p1) + $signed(sext_ln203_315_fu_3501_p1));

assign add_ln703_1616_fu_4151_p2 = ($signed(sext_ln203_303_fu_3275_p1) + $signed(sext_ln703_450_fu_4147_p1));

assign add_ln703_1617_fu_4980_p2 = ($signed(sext_ln703_449_fu_4974_p1) + $signed(sext_ln703_451_fu_4977_p1));

assign add_ln703_1618_fu_5393_p2 = (add_ln703_1613_reg_6930 + add_ln703_1617_reg_6935);

assign add_ln703_1619_fu_5397_p2 = (add_ln703_1609_reg_6925 + add_ln703_1618_fu_5393_p2);

assign add_ln703_1620_fu_2754_p2 = (mult_309_V_fu_2170_p4 + mult_213_V_fu_1940_p4);

assign add_ln703_1621_fu_2760_p2 = ($signed(mult_53_V_fu_1170_p1) + $signed(mult_371_V_fu_2576_p4));

assign add_ln703_1622_fu_4157_p2 = (mult_355_V_reg_6109 + add_ln703_1621_reg_6217);

assign add_ln703_1623_fu_4161_p2 = (add_ln703_1620_reg_6212 + add_ln703_1622_fu_4157_p2);

assign add_ln703_1624_fu_2766_p2 = ($signed(mult_277_V_fu_2090_p1) + $signed(mult_165_V_fu_1762_p1));

assign add_ln703_1625_fu_2772_p2 = ($signed(sext_ln203_260_reg_5754) + $signed(sext_ln203_259_fu_877_p1));

assign add_ln703_1626_fu_4169_p2 = ($signed(mult_389_V_fu_3791_p1) + $signed(sext_ln703_452_fu_4166_p1));

assign add_ln703_1627_fu_4986_p2 = (add_ln703_1624_reg_6222_pp0_iter4_reg + add_ln703_1626_reg_6545);

assign add_ln703_1628_fu_4990_p2 = (add_ln703_1623_reg_6540 + add_ln703_1627_fu_4986_p2);

assign add_ln703_1629_fu_4175_p2 = ($signed(sext_ln203_286_fu_3045_p1) + $signed(sext_ln203_271_reg_5907));

assign add_ln703_1630_fu_4180_p2 = ($signed(sext_ln203_309_fu_3383_p1) + $signed(sext_ln203_297_fu_3188_p1));

assign add_ln703_1631_fu_5001_p2 = ($signed(mult_179_V_fu_4741_p1) + $signed(sext_ln703_454_fu_4998_p1));

assign add_ln703_1632_fu_5007_p2 = ($signed(sext_ln703_453_fu_4995_p1) + $signed(add_ln703_1631_fu_5001_p2));

assign add_ln703_1633_fu_4186_p2 = ($signed(sext_ln203_274_fu_2924_p1) + $signed(sext_ln203_328_fu_3642_p1));

assign add_ln703_1634_fu_5016_p2 = ($signed(mult_259_V_fu_4756_p1) + $signed(sext_ln703_455_fu_5013_p1));

assign add_ln703_1635_fu_4192_p2 = ($signed(sext_ln203_324_fu_3633_p1) + $signed(sext_ln203_318_fu_3560_p1));

assign add_ln703_1636_fu_4202_p2 = ($signed(sext_ln203_280_fu_2969_p1) + $signed(sext_ln703_456_fu_4198_p1));

assign add_ln703_1637_fu_5025_p2 = ($signed(add_ln703_1634_fu_5016_p2) + $signed(sext_ln703_457_fu_5022_p1));

assign add_ln703_1638_fu_5402_p2 = (add_ln703_1632_reg_6945 + add_ln703_1637_reg_6950);

assign add_ln703_1639_fu_5406_p2 = (add_ln703_1628_reg_6940 + add_ln703_1638_fu_5402_p2);

assign add_ln703_1640_fu_2777_p2 = (mult_390_V_fu_2622_p4 + mult_213_V_fu_1940_p4);

assign add_ln703_1641_fu_2783_p2 = ($signed(mult_97_V_fu_1405_p1) + $signed(mult_81_V_fu_1339_p1));

assign add_ln703_1642_fu_4208_p2 = ($signed(mult_2_V_reg_5849) + $signed(add_ln703_1641_reg_6238));

assign add_ln703_1643_fu_4212_p2 = (add_ln703_1640_reg_6233 + add_ln703_1642_fu_4208_p2);

assign add_ln703_1644_fu_4217_p2 = ($signed(mult_226_V_fu_3310_p1) + $signed(sext_ln703_419_reg_6130));

assign add_ln703_1645_fu_4222_p2 = ($signed(sext_ln203_298_fu_3195_p1) + $signed(sext_ln203_287_fu_3058_p1));

assign add_ln703_1646_fu_4232_p2 = ($signed(mult_118_V_fu_2989_p1) + $signed(sext_ln703_458_fu_4228_p1));

assign add_ln703_1647_fu_5031_p2 = (add_ln703_1644_reg_6575 + add_ln703_1646_reg_6580);

assign add_ln703_1648_fu_5035_p2 = (add_ln703_1643_reg_6570 + add_ln703_1647_fu_5031_p2);

assign add_ln703_1649_fu_4238_p2 = ($signed(sext_ln203_311_fu_3419_p1) + $signed(sext_ln203_310_fu_3396_p1));

assign add_ln703_1650_fu_5043_p2 = ($signed(mult_273_V_fu_4759_p1) + $signed(sext_ln703_438_fu_4883_p1));

assign add_ln703_1651_fu_5049_p2 = ($signed(sext_ln703_459_fu_5040_p1) + $signed(add_ln703_1650_fu_5043_p2));

assign add_ln703_1652_fu_4244_p2 = ($signed(sext_ln203_284_fu_3012_p1) + $signed(sext_ln203_269_fu_2897_p1));

assign add_ln703_1653_fu_4254_p2 = ($signed(sext_ln203_265_fu_2876_p1) + $signed(sext_ln703_460_fu_4250_p1));

assign add_ln703_1654_fu_4260_p2 = ($signed(sext_ln203_332_fu_3662_p1) + $signed(10'd1008));

assign add_ln703_1655_fu_4270_p2 = ($signed(sext_ln203_293_fu_3134_p1) + $signed(sext_ln703_462_fu_4266_p1));

assign add_ln703_1656_fu_5061_p2 = ($signed(sext_ln703_461_fu_5055_p1) + $signed(sext_ln703_463_fu_5058_p1));

assign add_ln703_1657_fu_5411_p2 = (add_ln703_1651_reg_6960 + add_ln703_1656_reg_6965);

assign add_ln703_1658_fu_5415_p2 = (add_ln703_1648_reg_6955 + add_ln703_1657_fu_5411_p2);

assign add_ln703_1659_fu_4276_p2 = (mult_160_V_reg_5970 + add_ln703_1512_reg_6135);

assign add_ln703_1660_fu_4280_p2 = (add_ln703_1659_fu_4276_p2 + add_ln703_1588_reg_6195);

assign add_ln703_1661_fu_4285_p2 = ($signed(mult_258_V_fu_3463_p1) + $signed(mult_97_V_reg_5932));

assign add_ln703_1662_fu_4290_p2 = ($signed(mult_51_V_fu_2879_p1) + $signed(mult_343_V_reg_6086));

assign add_ln703_1663_fu_5067_p2 = (add_ln703_1661_reg_6605 + add_ln703_1662_reg_6610);

assign add_ln703_1664_fu_5071_p2 = (add_ln703_1660_reg_6600 + add_ln703_1663_fu_5067_p2);

assign add_ln703_1665_fu_4295_p2 = ($signed(sext_ln203_296_fu_3171_p1) + $signed(sext_ln203_271_reg_5907));

assign add_ln703_1666_fu_4300_p2 = ($signed(sext_ln203_321_fu_3609_p1) + $signed(sext_ln203_316_fu_3521_p1));

assign add_ln703_1667_fu_5082_p2 = ($signed(sext_ln703_464_fu_5076_p1) + $signed(sext_ln703_465_fu_5079_p1));

assign add_ln703_1668_fu_2789_p2 = ($signed(sext_ln203_331_fu_2534_p1) + $signed(sext_ln203_325_fu_2286_p1));

assign add_ln703_1669_fu_4306_p2 = ($signed(sext_ln203_304_fu_3279_p1) + $signed(sext_ln203_281_fu_2973_p1));

assign add_ln703_1670_fu_4316_p2 = ($signed(sext_ln203_334_fu_3696_p1) + $signed(sext_ln703_467_fu_4312_p1));

assign add_ln703_1671_fu_5094_p2 = ($signed(sext_ln703_466_fu_5088_p1) + $signed(sext_ln703_468_fu_5091_p1));

assign add_ln703_1672_fu_5420_p2 = (add_ln703_1667_reg_6975 + add_ln703_1671_reg_6980);

assign add_ln703_1673_fu_5424_p2 = (add_ln703_1664_reg_6970 + add_ln703_1672_fu_5420_p2);

assign add_ln703_1674_fu_4322_p2 = (mult_312_V_reg_6044 + mult_248_V_reg_6014);

assign add_ln703_1675_fu_4326_p2 = (add_ln703_1674_fu_4322_p2 + add_ln703_1602_reg_6206);

assign add_ln703_1676_fu_4331_p2 = ($signed(sext_ln703_20_fu_3823_p1) + $signed(mult_98_V_reg_5939));

assign add_ln703_1677_fu_5100_p2 = (add_ln703_1676_reg_6635 + add_ln703_1541_reg_6394);

assign add_ln703_1678_fu_5104_p2 = (add_ln703_1675_reg_6630 + add_ln703_1677_fu_5100_p2);

assign add_ln703_1679_fu_5109_p2 = ($signed(mult_389_V_reg_6349) + $signed(mult_343_V_reg_6086_pp0_iter4_reg));

assign add_ln703_1680_fu_4336_p2 = ($signed(sext_ln203_317_fu_3544_p1) + $signed(sext_ln203_295_fu_3151_p1));

assign add_ln703_1681_fu_5116_p2 = ($signed(add_ln703_1679_fu_5109_p2) + $signed(sext_ln703_469_fu_5113_p1));

assign add_ln703_1682_fu_4342_p2 = ($signed(sext_ln203_289_fu_3078_p1) + $signed(sext_ln203_284_fu_3012_p1));

assign add_ln703_1683_fu_4352_p2 = ($signed(sext_ln203_302_fu_3243_p1) + $signed(sext_ln203_291_fu_3114_p1));

assign add_ln703_1684_fu_4362_p2 = ($signed(sext_ln703_470_fu_4348_p1) + $signed(sext_ln703_471_fu_4358_p1));

assign add_ln703_1685_fu_5432_p2 = ($signed(add_ln703_1681_reg_6990) + $signed(sext_ln703_472_fu_5429_p1));

assign add_ln703_1686_fu_5437_p2 = (add_ln703_1678_reg_6985 + add_ln703_1685_fu_5432_p2);

assign add_ln703_1687_fu_2795_p2 = (mult_266_V_fu_2052_p4 + mult_50_V_fu_1122_p4);

assign add_ln703_1688_fu_2801_p2 = ($signed(mult_250_V_fu_2026_p1) + $signed(mult_165_V_fu_1762_p1));

assign add_ln703_1689_fu_4368_p2 = ($signed(mult_97_V_reg_5932) + $signed(add_ln703_1688_reg_6253));

assign add_ln703_1690_fu_4372_p2 = (add_ln703_1687_reg_6248 + add_ln703_1689_fu_4368_p2);

assign add_ln703_1691_fu_4377_p2 = ($signed(mult_4_V_reg_5854) + $signed(mult_277_V_reg_6029));

assign add_ln703_1692_fu_4381_p2 = ($signed(sext_ln203_276_fu_2927_p1) + $signed(sext_ln203_271_reg_5907));

assign add_ln703_1693_fu_4390_p2 = ($signed(mult_18_V_fu_2864_p1) + $signed(sext_ln703_473_fu_4386_p1));

assign add_ln703_1694_fu_5122_p2 = (add_ln703_1691_reg_6655 + add_ln703_1693_reg_6660);

assign add_ln703_1695_fu_5126_p2 = (add_ln703_1690_reg_6650 + add_ln703_1694_fu_5122_p2);

assign add_ln703_1696_fu_4396_p2 = ($signed(sext_ln203_285_fu_3025_p1) + $signed(sext_ln203_282_fu_2993_p1));

assign add_ln703_1697_fu_4402_p2 = ($signed(sext_ln203_321_fu_3609_p1) + $signed(sext_ln203_317_fu_3544_p1));

assign add_ln703_1698_fu_5137_p2 = ($signed(mult_180_V_fu_4744_p1) + $signed(sext_ln703_475_fu_5134_p1));

assign add_ln703_1699_fu_5143_p2 = ($signed(sext_ln703_474_fu_5131_p1) + $signed(add_ln703_1698_fu_5137_p2));

assign add_ln703_1700_fu_4408_p2 = ($signed(sext_ln203_336_fu_3760_p1) + $signed(sext_ln203_333_fu_3676_p1));

assign add_ln703_1701_fu_5152_p2 = ($signed(mult_354_V_fu_4768_p1) + $signed(sext_ln703_476_fu_5149_p1));

assign add_ln703_1702_fu_4414_p2 = ($signed(sext_ln203_300_fu_3211_p1) + $signed(10'd1016));

assign add_ln703_1703_fu_4424_p2 = ($signed(sext_ln203_288_fu_3074_p1) + $signed(sext_ln703_477_fu_4420_p1));

assign add_ln703_1704_fu_5161_p2 = ($signed(add_ln703_1701_fu_5152_p2) + $signed(sext_ln703_478_fu_5158_p1));

assign add_ln703_1705_fu_5442_p2 = (add_ln703_1699_reg_7000 + add_ln703_1704_reg_7005);

assign add_ln703_1706_fu_5446_p2 = (add_ln703_1695_reg_6995 + add_ln703_1705_fu_5442_p2);

assign add_ln703_1707_fu_2807_p2 = (mult_155_V_fu_1660_p4 + mult_139_V_fu_1587_p4);

assign add_ln703_1708_fu_2813_p2 = (mult_266_V_fu_2052_p4 + mult_248_V_fu_1988_p4);

assign add_ln703_1709_fu_4430_p2 = (mult_160_V_reg_5970 + add_ln703_1708_reg_6263);

assign add_ln703_1710_fu_4434_p2 = (add_ln703_1707_reg_6258 + add_ln703_1709_fu_4430_p2);

assign add_ln703_1711_fu_4439_p2 = (mult_347_V_reg_6092 + mult_312_V_reg_6044);

assign add_ln703_1712_fu_4443_p2 = ($signed(mult_67_V_fu_2905_p1) + $signed(sext_ln703_18_fu_3811_p1));

assign add_ln703_1713_fu_4449_p2 = (mult_355_V_reg_6109 + add_ln703_1712_fu_4443_p2);

assign add_ln703_1714_fu_5167_p2 = (add_ln703_1711_reg_6690 + add_ln703_1713_reg_6695);

assign add_ln703_1715_fu_5171_p2 = (add_ln703_1710_reg_6685 + add_ln703_1714_fu_5167_p2);

assign add_ln703_1716_fu_4454_p2 = ($signed(mult_290_V_fu_3548_p1) + $signed(mult_81_V_reg_5920));

assign add_ln703_1717_fu_4459_p2 = ($signed(mult_51_V_fu_2879_p1) + $signed(mult_389_V_fu_3791_p1));

assign add_ln703_1718_fu_5176_p2 = ($signed(mult_379_V_fu_4774_p1) + $signed(add_ln703_1717_reg_6705));

assign add_ln703_1719_fu_5181_p2 = (add_ln703_1716_reg_6700 + add_ln703_1718_fu_5176_p2);

assign add_ln703_1720_fu_4465_p2 = ($signed(sext_ln203_283_fu_2997_p1) + $signed(sext_ln203_279_fu_2956_p1));

assign add_ln703_1721_fu_4471_p2 = ($signed(sext_ln203_324_fu_3633_p1) + $signed(sext_ln203_300_fu_3211_p1));

assign add_ln703_1722_fu_4481_p2 = ($signed(sext_ln203_305_fu_3323_p1) + $signed(sext_ln703_480_fu_4477_p1));

assign add_ln703_1723_fu_5192_p2 = ($signed(sext_ln703_479_fu_5186_p1) + $signed(sext_ln703_481_fu_5189_p1));

assign add_ln703_1724_fu_5451_p2 = (add_ln703_1719_reg_7015 + add_ln703_1723_reg_7020);

assign add_ln703_1725_fu_5455_p2 = (add_ln703_1715_reg_7010 + add_ln703_1724_fu_5451_p2);

assign add_ln703_1726_fu_2819_p2 = (mult_44_V_fu_1072_p4 + mult_12_V_fu_898_p4);

assign add_ln703_1727_fu_2825_p2 = (mult_160_V_fu_1708_p4 + mult_156_V_fu_1676_p4);

assign add_ln703_1728_fu_4487_p2 = (mult_108_V_reg_5945 + add_ln703_1727_reg_6273);

assign add_ln703_1729_fu_4491_p2 = (add_ln703_1726_reg_6268 + add_ln703_1728_fu_4487_p2);

assign add_ln703_1730_fu_4496_p2 = ($signed(mult_250_V_reg_6019) + $signed(mult_67_V_fu_2905_p1));

assign add_ln703_1731_fu_4501_p2 = (mult_353_V_reg_6098 + add_ln703_1730_fu_4496_p2);

assign add_ln703_1732_fu_4506_p2 = ($signed(sext_ln203_276_fu_2927_p1) + $signed(sext_ln203_268_fu_2885_p1));

assign add_ln703_1733_fu_4516_p2 = ($signed(mult_320_V_fu_3630_p1) + $signed(sext_ln703_482_fu_4512_p1));

assign add_ln703_1734_fu_5198_p2 = (add_ln703_1731_reg_6725 + add_ln703_1733_reg_6730);

assign add_ln703_1735_fu_5202_p2 = (add_ln703_1729_reg_6720 + add_ln703_1734_fu_5198_p2);

assign add_ln703_1736_fu_4522_p2 = ($signed(sext_ln203_298_fu_3195_p1) + $signed(sext_ln203_286_fu_3045_p1));

assign add_ln703_1737_fu_4528_p2 = ($signed(sext_ln203_326_fu_3636_p1) + $signed(sext_ln203_316_fu_3521_p1));

assign add_ln703_1738_fu_5213_p2 = ($signed(mult_220_V_fu_4750_p1) + $signed(sext_ln703_484_fu_5210_p1));

assign add_ln703_1739_fu_5219_p2 = ($signed(sext_ln703_483_fu_5207_p1) + $signed(add_ln703_1738_fu_5213_p2));

assign add_ln703_1740_fu_4534_p2 = ($signed(sext_ln203_293_fu_3134_p1) + $signed(sext_ln203_337_fu_3804_p1));

assign add_ln703_1741_fu_5228_p2 = ($signed(mult_369_V_fu_4771_p1) + $signed(sext_ln703_485_fu_5225_p1));

assign add_ln703_1742_fu_4540_p2 = ($signed(sext_ln203_322_fu_3622_p1) + $signed(sext_ln203_318_fu_3560_p1));

assign add_ln703_1743_fu_4550_p2 = ($signed(sext_ln203_303_fu_3275_p1) + $signed(sext_ln703_486_fu_4546_p1));

assign add_ln703_1744_fu_5237_p2 = ($signed(add_ln703_1741_fu_5228_p2) + $signed(sext_ln703_487_fu_5234_p1));

assign add_ln703_1745_fu_5460_p2 = (add_ln703_1739_reg_7030 + add_ln703_1744_reg_7035);

assign add_ln703_1746_fu_5464_p2 = (add_ln703_1735_reg_7025 + add_ln703_1745_fu_5460_p2);

assign add_ln703_1747_fu_2831_p2 = ($signed(mult_77_V_fu_1287_p4) + $signed(sext_ln703_418_fu_2647_p1));

assign add_ln703_1748_fu_2837_p2 = (mult_301_V_fu_2140_p4 + mult_210_V_fu_1896_p4);

assign add_ln703_1749_fu_4556_p2 = (mult_164_V_reg_5976 + add_ln703_1748_reg_6283);

assign add_ln703_1750_fu_4560_p2 = (add_ln703_1747_reg_6278 + add_ln703_1749_fu_4556_p2);

assign add_ln703_1751_fu_4565_p2 = (mult_365_V_reg_6120 + mult_347_V_reg_6092);

assign add_ln703_1752_fu_4569_p2 = ($signed(mult_148_V_fu_3062_p1) + $signed(mult_53_V_reg_5887));

assign add_ln703_1753_fu_4574_p2 = ($signed(mult_36_V_fu_2873_p1) + $signed(add_ln703_1752_fu_4569_p2));

assign add_ln703_1754_fu_5243_p2 = (add_ln703_1751_reg_6760 + add_ln703_1753_reg_6765);

assign add_ln703_1755_fu_5247_p2 = (add_ln703_1750_reg_6755 + add_ln703_1754_fu_5243_p2);

assign add_ln703_1756_fu_4580_p2 = ($signed(sext_ln203_296_fu_3171_p1) + $signed(sext_ln203_286_fu_3045_p1));

assign add_ln703_1757_fu_4586_p2 = ($signed(sext_ln203_310_fu_3396_p1) + $signed(sext_ln203_306_fu_3343_p1));

assign add_ln703_1758_fu_5258_p2 = ($signed(mult_196_V_fu_4747_p1) + $signed(sext_ln703_489_fu_5255_p1));

assign add_ln703_1759_fu_5264_p2 = ($signed(sext_ln703_488_fu_5252_p1) + $signed(add_ln703_1758_fu_5258_p2));

assign add_ln703_1760_fu_4592_p2 = ($signed(sext_ln203_274_fu_2924_p1) + $signed(sext_ln203_337_fu_3804_p1));

assign add_ln703_1761_fu_4598_p2 = ($signed(sext_ln203_332_fu_3662_p1) + $signed(sext_ln203_281_fu_2973_p1));

assign add_ln703_1762_fu_4608_p2 = ($signed(sext_ln203_277_fu_2939_p1) + $signed(sext_ln703_491_fu_4604_p1));

assign add_ln703_1763_fu_5276_p2 = ($signed(sext_ln703_490_fu_5270_p1) + $signed(sext_ln703_492_fu_5273_p1));

assign add_ln703_1764_fu_5469_p2 = (add_ln703_1759_reg_7045 + add_ln703_1763_reg_7050);

assign add_ln703_1765_fu_5473_p2 = (add_ln703_1755_reg_7040 + add_ln703_1764_fu_5469_p2);

assign add_ln703_1766_fu_2843_p2 = (mult_206_V_fu_1864_p4 + mult_142_V_fu_1603_p4);

assign add_ln703_1767_fu_4614_p2 = (mult_266_V_reg_6024 + mult_243_V_reg_6009);

assign add_ln703_1768_fu_4618_p2 = (add_ln703_1766_reg_6288 + add_ln703_1767_fu_4614_p2);

assign add_ln703_1769_fu_4623_p2 = (mult_334_V_reg_6060 + mult_309_V_reg_6039);

assign add_ln703_1770_fu_4627_p2 = ($signed(mult_115_V_fu_2977_p1) + $signed(mult_81_V_reg_5920));

assign add_ln703_1771_fu_4632_p2 = (mult_385_V_reg_6125 + add_ln703_1770_fu_4627_p2);

assign add_ln703_1772_fu_5282_p2 = (add_ln703_1769_reg_6795 + add_ln703_1771_reg_6800);

assign add_ln703_1773_fu_5286_p2 = (add_ln703_1768_reg_6790 + add_ln703_1772_fu_5282_p2);

assign add_ln703_1774_fu_4637_p2 = ($signed(mult_212_V_fu_3231_p1) + $signed(mult_178_V_reg_5982));

assign add_ln703_1775_fu_2849_p2 = ($signed(sext_ln203_271_fu_1270_p1) + $signed(sext_ln203_262_fu_995_p1));

assign add_ln703_1776_fu_4645_p2 = ($signed(add_ln703_1774_fu_4637_p2) + $signed(sext_ln703_493_fu_4642_p1));

assign add_ln703_1777_fu_4651_p2 = ($signed(sext_ln203_316_fu_3521_p1) + $signed(sext_ln203_279_fu_2956_p1));

assign add_ln703_1778_fu_4657_p2 = ($signed(sext_ln203_318_fu_3560_p1) + $signed(sext_ln203_304_fu_3279_p1));

assign add_ln703_1779_fu_4667_p2 = ($signed(sext_ln203_292_fu_3118_p1) + $signed(sext_ln703_495_fu_4663_p1));

assign add_ln703_1780_fu_5297_p2 = ($signed(sext_ln703_494_fu_5291_p1) + $signed(sext_ln703_496_fu_5294_p1));

assign add_ln703_1781_fu_5478_p2 = (add_ln703_1776_reg_6805_pp0_iter5_reg + add_ln703_1780_reg_7060);

assign add_ln703_1782_fu_5482_p2 = (add_ln703_1773_reg_7055 + add_ln703_1781_fu_5478_p2);

assign add_ln703_1783_fu_2855_p2 = (mult_355_V_fu_2498_p4 + mult_335_V_fu_2312_p4);

assign add_ln703_1784_fu_4673_p2 = (mult_17_V_reg_5860 + add_ln703_1624_reg_6222);

assign add_ln703_1785_fu_4677_p2 = (add_ln703_1783_reg_6298 + add_ln703_1784_fu_4673_p2);

assign add_ln703_1786_fu_4682_p2 = ($signed(mult_34_V_fu_2870_p1) + $signed(mult_389_V_fu_3791_p1));

assign add_ln703_1787_fu_4688_p2 = ($signed(sext_ln203_285_fu_3025_p1) + $signed(sext_ln203_283_fu_2997_p1));

assign add_ln703_1788_fu_4698_p2 = ($signed(mult_51_V_fu_2879_p1) + $signed(sext_ln703_497_fu_4694_p1));

assign add_ln703_1789_fu_5303_p2 = (add_ln703_1786_reg_6825 + add_ln703_1788_reg_6830);

assign add_ln703_1790_fu_5307_p2 = (add_ln703_1785_reg_6820 + add_ln703_1789_fu_5303_p2);

assign add_ln703_1791_fu_4704_p2 = ($signed(sext_ln203_305_fu_3323_p1) + $signed(sext_ln203_287_fu_3058_p1));

assign add_ln703_1792_fu_4710_p2 = ($signed(sext_ln203_320_fu_3596_p1) + $signed(sext_ln203_317_fu_3544_p1));

assign add_ln703_1793_fu_5318_p2 = ($signed(mult_256_V_fu_4753_p1) + $signed(sext_ln703_499_fu_5315_p1));

assign add_ln703_1794_fu_5324_p2 = ($signed(sext_ln703_498_fu_5312_p1) + $signed(add_ln703_1793_fu_5318_p2));

assign add_ln703_1795_fu_4716_p2 = ($signed(sext_ln203_257_fu_2861_p1) + $signed(sext_ln203_334_fu_3696_p1));

assign add_ln703_1796_fu_5333_p2 = ($signed(mult_341_V_fu_4765_p1) + $signed(sext_ln703_500_fu_5330_p1));

assign add_ln703_1797_fu_4722_p2 = ($signed(sext_ln203_308_fu_3363_p1) + $signed(sext_ln203_302_fu_3243_p1));

assign add_ln703_1798_fu_4732_p2 = ($signed(sext_ln203_299_fu_3207_p1) + $signed(sext_ln703_501_fu_4728_p1));

assign add_ln703_1799_fu_5342_p2 = ($signed(add_ln703_1796_fu_5333_p2) + $signed(sext_ln703_502_fu_5339_p1));

assign add_ln703_1800_fu_5487_p2 = (add_ln703_1794_reg_7070 + add_ln703_1799_reg_7075);

assign add_ln703_1801_fu_5491_p2 = (add_ln703_1790_reg_7065 + add_ln703_1800_fu_5487_p2);

assign add_ln703_fu_2632_p2 = ($signed(sext_ln203_fu_837_p1) + $signed(10'd1016));

assign add_ln79_fu_342_p2 = (indvar_flatten_reg_270 + 10'd1);

assign and_ln289_1_fu_414_p2 = (icmp_ln289_3_fu_402_p2 & icmp_ln289_2_fu_382_p2);

assign and_ln289_2_fu_420_p2 = (and_ln289_fu_408_p2 & and_ln289_1_fu_414_p2);

assign and_ln289_fu_408_p2 = (icmp_ln289_fu_352_p2 & icmp_ln289_1_fu_362_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((io_acc_block_signal_op993 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg)) | ((data_V_data_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln79_reg_5639 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((io_acc_block_signal_op993 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg)) | ((data_V_data_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln79_reg_5639 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((io_acc_block_signal_op993 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg)) | ((data_V_data_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln79_reg_5639 == 1'd0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((data_V_data_V_empty_n == 1'b0) & (icmp_ln79_reg_5639 == 1'd0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter7 = ((io_acc_block_signal_op993 == 1'b0) & (1'd1 == and_ln289_2_reg_5648_pp0_iter6_reg));
end

always @ (*) begin
    ap_condition_266 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_942 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln79_fu_336_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_966 = ((icmp_ln317_fu_476_p2 == 1'd1) & (icmp_ln313_fu_426_p2 == 1'd1) & (icmp_ln79_fu_336_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_975 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln313_fu_426_p2 == 1'd1) & (icmp_ln79_fu_336_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge_i_i_reg_313 = 'bx;

assign ap_ready = internal_ap_ready;

assign icmp_ln289_1_fu_362_p2 = ((ap_sig_allocacmp_sY_2_load == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln289_2_fu_382_p2 = (($signed(tmp_126_fu_372_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_3_fu_402_p2 = (($signed(tmp_127_fu_392_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_352_p2 = ((sX_2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_426_p2 = ((pX_2 == 32'd27) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_476_p2 = ((pY_2 == 32'd27) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_336_p2 = ((indvar_flatten_reg_270 == 10'd784) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op993 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign mult_100_V_fu_1443_p4 = {{sub_ln1118_382_fu_1437_p2[18:7]}};

assign mult_112_V_fu_1495_p4 = {{sub_ln1118_383_fu_1489_p2[18:7]}};

assign mult_115_V_fu_2977_p1 = $signed(trunc_ln708_431_reg_5950);

assign mult_118_V_fu_2989_p1 = trunc_ln708_432_fu_2980_p4;

assign mult_12_V_fu_898_p4 = {{sub_ln1118_315_fu_892_p2[18:7]}};

assign mult_139_V_fu_1587_p4 = {{sub_ln1118_335_fu_1581_p2[18:7]}};

assign mult_142_V_fu_1603_p4 = {{sub_ln1118_384_fu_1597_p2[18:7]}};

assign mult_148_V_fu_3062_p1 = $signed(trunc_ln708_438_reg_5965);

assign mult_155_V_fu_1660_p4 = {{sub_ln1118_337_fu_1654_p2[18:7]}};

assign mult_156_V_fu_1676_p4 = {{sub_ln1118_385_fu_1670_p2[18:7]}};

assign mult_160_V_fu_1708_p4 = {{sub_ln1118_386_fu_1702_p2[18:7]}};

assign mult_165_V_fu_1762_p1 = $signed(trunc_ln708_442_fu_1752_p4);

assign mult_178_V_fu_1794_p1 = $signed(trunc_ln708_444_fu_1784_p4);

assign mult_179_V_fu_4741_p1 = trunc_ln708_445_reg_6303;

assign mult_180_V_fu_4744_p1 = trunc_ln708_446_reg_6308;

assign mult_18_V_fu_2864_p1 = trunc_ln708_407_reg_5749_pp0_iter3_reg;

assign mult_192_V_fu_3184_p1 = trunc_ln708_447_fu_3175_p4;

assign mult_194_V_fu_3192_p1 = $signed(trunc_ln708_448_reg_5988);

assign mult_196_V_fu_4747_p1 = trunc_ln708_449_reg_5993_pp0_iter4_reg;

assign mult_206_V_fu_1864_p4 = {{sub_ln1118_345_fu_1858_p2[18:7]}};

assign mult_20_V_fu_965_p1 = $signed(trunc_ln708_408_fu_955_p4);

assign mult_210_V_fu_1896_p4 = {{sub_ln1118_387_fu_1890_p2[18:7]}};

assign mult_212_V_fu_3231_p1 = $signed(trunc_ln708_452_reg_6004);

assign mult_213_V_fu_1940_p4 = {{sub_ln1118_347_fu_1934_p2[18:7]}};

assign mult_220_V_fu_4750_p1 = $signed(trunc_ln708_454_reg_6313);

assign mult_226_V_fu_3310_p1 = $signed(trunc_ln708_456_fu_3300_p4);

assign mult_243_V_fu_1972_p4 = {{sub_ln1118_352_fu_1966_p2[18:7]}};

assign mult_248_V_fu_1988_p4 = {{sub_ln1118_388_fu_1982_p2[18:7]}};

assign mult_250_V_fu_2026_p1 = $signed(trunc_ln708_462_fu_2016_p4);

assign mult_256_V_fu_4753_p1 = trunc_ln708_463_reg_6318;

assign mult_258_V_fu_3463_p1 = $signed(trunc_ln708_465_fu_3453_p4);

assign mult_259_V_fu_4756_p1 = trunc_ln708_466_reg_6323;

assign mult_266_V_fu_2052_p4 = {{sub_ln1118_389_fu_2046_p2[18:7]}};

assign mult_273_V_fu_4759_p1 = trunc_ln708_467_reg_6328;

assign mult_277_V_fu_2090_p1 = $signed(trunc_ln708_469_fu_2080_p4);

assign mult_290_V_fu_3548_p1 = $signed(trunc_ln708_472_reg_6034);

assign mult_2_V_fu_841_p1 = $signed(trunc_ln708_s_reg_5744);

assign mult_301_V_fu_2140_p4 = {{sub_ln1118_360_fu_2134_p2[18:7]}};

assign mult_309_V_fu_2170_p4 = {{sub_ln1118_362_fu_2164_p2[18:7]}};

assign mult_320_V_fu_3630_p1 = $signed(trunc_ln708_478_reg_6050);

assign mult_324_V_fu_2250_p4 = {{sub_ln1118_364_fu_2244_p2[18:7]}};

assign mult_335_V_fu_2312_p4 = {{sub_ln1118_366_fu_2290_p2[18:7]}};

assign mult_33_V_fu_2867_p1 = trunc_ln708_412_reg_5866;

assign mult_341_V_fu_4765_p1 = trunc_ln708_483_reg_6080_pp0_iter4_reg;

assign mult_343_V_fu_2422_p1 = $signed(trunc_ln708_484_fu_2412_p4);

assign mult_34_V_fu_2870_p1 = trunc_ln708_413_reg_5760_pp0_iter3_reg;

assign mult_354_V_fu_4768_p1 = trunc_ln708_485_reg_6104_pp0_iter4_reg;

assign mult_355_V_fu_2498_p4 = {{sub_ln1118_392_fu_2492_p2[18:7]}};

assign mult_369_V_fu_4771_p1 = trunc_ln708_489_reg_6339;

assign mult_36_V_fu_2873_p1 = $signed(trunc_ln708_414_reg_5871);

assign mult_371_V_fu_2576_p4 = {{sub_ln1118_393_fu_2570_p2[18:7]}};

assign mult_379_V_fu_4774_p1 = $signed(trunc_ln708_491_reg_6344);

assign mult_385_V_fu_2606_p4 = {{sub_ln1118_376_fu_2600_p2[18:7]}};

assign mult_389_V_fu_3791_p1 = $signed(trunc_ln708_494_fu_3781_p4);

assign mult_390_V_fu_2622_p4 = {{sub_ln1118_394_fu_2616_p2[18:7]}};

assign mult_44_V_fu_1072_p4 = {{sub_ln1118_380_fu_1066_p2[18:7]}};

assign mult_4_V_fu_873_p1 = trunc_ln708_406_fu_863_p4;

assign mult_50_V_fu_1122_p4 = {{sub_ln1118_320_fu_1116_p2[18:7]}};

assign mult_51_V_fu_2879_p1 = trunc_ln708_416_reg_5881;

assign mult_53_V_fu_1170_p1 = $signed(trunc_ln708_417_fu_1160_p4);

assign mult_67_V_fu_2905_p1 = $signed(trunc_ln708_420_reg_5902);

assign mult_77_V_fu_1287_p4 = {{sub_ln1118_325_fu_1281_p2[18:7]}};

assign mult_81_V_fu_1339_p1 = $signed(trunc_ln708_424_fu_1329_p4);

assign mult_84_V_fu_4738_p1 = trunc_ln708_426_reg_5926_pp0_iter4_reg;

assign mult_97_V_fu_1405_p1 = $signed(trunc_ln708_427_fu_1395_p4);

assign res_V_data_0_V_din = {{add_ln703_1586_reg_7095}, {4'd0}};

assign res_V_data_10_V_din = {{add_ln703_1706_reg_7130}, {4'd0}};

assign res_V_data_11_V_din = {{add_ln703_1725_reg_7135}, {4'd0}};

assign res_V_data_12_V_din = {{add_ln703_1746_reg_7140}, {4'd0}};

assign res_V_data_13_V_din = {{add_ln703_1765_reg_7145}, {4'd0}};

assign res_V_data_14_V_din = {{add_ln703_1782_reg_7150}, {4'd0}};

assign res_V_data_15_V_din = {{add_ln703_1801_reg_7155}, {4'd0}};

assign res_V_data_1_V_din = {{add_ln703_1600_reg_7100}, {4'd0}};

assign res_V_data_2_V_din = {{add_ln703_1552_reg_7085}, {4'd0}};

assign res_V_data_3_V_din = {{add_ln703_1619_reg_7105}, {4'd0}};

assign res_V_data_4_V_din = {{add_ln703_1570_reg_7090}, {4'd0}};

assign res_V_data_5_V_din = {{add_ln703_1639_reg_7110}, {4'd0}};

assign res_V_data_6_V_din = {{add_ln703_1658_reg_7115}, {4'd0}};

assign res_V_data_7_V_din = {{add_ln703_1673_reg_7120}, {4'd0}};

assign res_V_data_8_V_din = {{add_ln703_1686_reg_7125}, {4'd0}};

assign res_V_data_9_V_din = {{add_ln703_1536_reg_7080}, {4'd0}};

assign select_ln323_fu_500_p3 = ((icmp_ln289_1_fu_362_p2[0:0] === 1'b1) ? 32'd4 : add_ln323_fu_494_p2);

assign select_ln328_fu_450_p3 = ((icmp_ln289_fu_352_p2[0:0] === 1'b1) ? 32'd4 : add_ln328_fu_444_p2);

assign sext_ln1118_289_fu_888_p1 = $signed(shl_ln1118_s_fu_881_p3);

assign sext_ln1118_290_fu_908_p1 = kernel_data_V_1_2_load_reg_5726;

assign sext_ln1118_291_fu_629_p0 = kernel_data_V_1_2;

assign sext_ln1118_291_fu_629_p1 = sext_ln1118_291_fu_629_p0;

assign sext_ln1118_292_fu_945_p1 = $signed(shl_ln1118_145_fu_938_p3);

assign sext_ln1118_293_fu_1035_p1 = $signed(shl_ln1118_146_fu_1028_p3);

assign sext_ln1118_294_fu_1112_p1 = $signed(shl_ln1118_147_fu_1104_p3);

assign sext_ln1118_295_fu_1150_p1 = $signed(shl_ln1118_148_fu_1142_p3);

assign sext_ln1118_296_fu_1190_p1 = DataOut_V_reg_5706;

assign sext_ln1118_297_fu_1193_p1 = DataOut_V_reg_5706;

assign sext_ln1118_298_fu_1230_p1 = shl_ln1118_149_fu_1223_p3;

assign sext_ln1118_299_fu_1234_p1 = shl_ln1118_149_fu_1223_p3;

assign sext_ln1118_300_fu_1319_p1 = $signed(shl_ln1118_151_fu_1311_p3);

assign sext_ln1118_301_fu_1373_p0 = kernel_data_V_1_7;

assign sext_ln1118_301_fu_1373_p1 = sext_ln1118_301_fu_1373_p0;

assign sext_ln1118_302_fu_1385_p1 = $signed(shl_ln1118_152_fu_1377_p3);

assign sext_ln1118_303_fu_1417_p1 = $signed(shl_ln1118_153_fu_1409_p3);

assign sext_ln1118_304_fu_1469_p0 = kernel_data_V_1_8;

assign sext_ln1118_304_fu_1469_p1 = sext_ln1118_304_fu_1469_p0;

assign sext_ln1118_305_fu_1473_p0 = kernel_data_V_1_8;

assign sext_ln1118_305_fu_1473_p1 = sext_ln1118_305_fu_1473_p0;

assign sext_ln1118_306_fu_1513_p1 = $signed(shl_ln1118_154_fu_1505_p3);

assign sext_ln1118_307_fu_1561_p1 = $signed(shl_ln1118_155_fu_1553_p3);

assign sext_ln1118_308_fu_1623_p1 = $signed(shl_ln1118_156_fu_1616_p3);

assign sext_ln1118_309_fu_1650_p1 = $signed(shl_ln1118_157_fu_1643_p3);

assign sext_ln1118_310_fu_1686_p0 = kernel_data_V_1_11;

assign sext_ln1118_310_fu_1686_p1 = sext_ln1118_310_fu_1686_p0;

assign sext_ln1118_311_fu_3082_p1 = kernel_data_V_1_11_load_reg_5770;

assign sext_ln1118_312_fu_918_p1 = $signed(tmp_fu_911_p3);

assign sext_ln1118_313_fu_1742_p1 = $signed(shl_ln1118_158_fu_1734_p3);

assign sext_ln1118_314_fu_1774_p1 = $signed(shl_ln1118_159_fu_1766_p3);

assign sext_ln1118_315_fu_1810_p1 = $signed(shl_ln1118_160_fu_1802_p3);

assign sext_ln1118_316_fu_1854_p1 = $signed(shl_ln1118_161_fu_1846_p3);

assign sext_ln1118_317_fu_1914_p1 = $signed(shl_ln1118_162_fu_1906_p3);

assign sext_ln1118_318_fu_1062_p1 = $signed(tmp_62_fu_1055_p3);

assign sext_ln1118_319_fu_3290_p1 = $signed(shl_ln1118_163_fu_3283_p3);

assign sext_ln1118_320_fu_1962_p1 = $signed(shl_ln1118_164_fu_1954_p3);

assign sext_ln1118_321_fu_2006_p1 = $signed(shl_ln1118_165_fu_1998_p3);

assign sext_ln1118_322_fu_2030_p0 = kernel_data_V_1_17;

assign sext_ln1118_322_fu_2030_p1 = sext_ln1118_322_fu_2030_p0;

assign sext_ln1118_323_fu_3400_p1 = kernel_data_V_1_17_load_reg_5796;

assign sext_ln1118_324_fu_3443_p1 = $signed(shl_ln1118_166_fu_3436_p3);

assign sext_ln1118_325_fu_2070_p1 = $signed(shl_ln1118_167_fu_2062_p3);

assign sext_ln1118_326_fu_3525_p1 = kernel_data_V_1_19_load_reg_5837;

assign sext_ln1118_327_fu_2102_p1 = $signed(shl_ln1118_168_fu_2094_p3);

assign sext_ln1118_328_fu_2130_p1 = $signed(shl_ln1118_169_fu_2122_p3);

assign sext_ln1118_329_fu_2150_p1 = DataOut_V_37_reg_5676_pp0_iter2_reg;

assign sext_ln1118_330_fu_3577_p1 = DataOut_V_37_reg_5676_pp0_iter3_reg;

assign sext_ln1118_331_fu_2160_p1 = $signed(shl_ln1118_170_fu_2153_p3);

assign sext_ln1118_332_fu_2196_p0 = kernel_data_V_1_21;

assign sext_ln1118_332_fu_2196_p1 = sext_ln1118_332_fu_2196_p0;

assign sext_ln1118_333_fu_2200_p0 = kernel_data_V_1_21;

assign sext_ln1118_333_fu_2200_p1 = sext_ln1118_333_fu_2200_p0;

assign sext_ln1118_334_fu_2212_p1 = $signed(shl_ln1118_171_fu_2204_p3);

assign sext_ln1118_335_fu_2240_p1 = $signed(shl_ln1118_172_fu_2232_p3);

assign sext_ln1118_336_fu_2358_p1 = $signed(shl_ln1118_173_fu_2350_p3);

assign sext_ln1118_337_fu_2402_p1 = $signed(shl_ln1118_174_fu_2394_p3);

assign sext_ln1118_338_fu_2442_p1 = kernel_data_V_1_23_loc_1_reg_291_pp0_iter2_reg;

assign sext_ln1118_339_fu_2446_p1 = kernel_data_V_1_23_loc_1_reg_291_pp0_iter2_reg;

assign sext_ln1118_340_fu_2458_p1 = $signed(shl_ln1118_175_fu_2450_p3);

assign sext_ln1118_341_fu_3708_p1 = $signed(shl_ln1118_176_fu_3700_p3);

assign sext_ln1118_342_fu_2596_p1 = $signed(shl_ln1118_177_fu_2589_p3);

assign sext_ln1118_343_fu_3771_p1 = $signed(shl_ln1118_178_fu_3764_p3);

assign sext_ln1118_344_fu_1203_p1 = $signed(tmp_63_fu_1196_p3);

assign sext_ln1118_345_fu_1485_p1 = $signed(tmp_64_fu_1477_p3);

assign sext_ln1118_346_fu_1698_p1 = $signed(tmp_65_fu_1690_p3);

assign sext_ln1118_347_fu_1886_p1 = $signed(tmp_66_fu_1878_p3);

assign sext_ln1118_348_fu_2042_p1 = $signed(tmp_67_fu_2034_p3);

assign sext_ln1118_349_fu_2566_p1 = $signed(tmp_68_fu_2558_p3);

assign sext_ln1118_fu_609_p1 = $signed(shl_ln_fu_601_p3);

assign sext_ln203_11_fu_1024_p1 = trunc_ln708_412_fu_1015_p4;

assign sext_ln203_257_fu_2861_p1 = trunc_ln_reg_5844;

assign sext_ln203_258_fu_853_p1 = $signed(trunc_ln708_405_fu_844_p4);

assign sext_ln203_259_fu_877_p1 = trunc_ln708_406_fu_863_p4;

assign sext_ln203_260_fu_649_p1 = trunc_ln708_407_fu_639_p4;

assign sext_ln203_261_fu_978_p1 = trunc_ln708_409_fu_969_p4;

assign sext_ln203_262_fu_995_p1 = $signed(trunc_ln708_410_fu_986_p4);

assign sext_ln203_263_fu_1011_p1 = $signed(trunc_ln708_411_fu_1002_p4);

assign sext_ln203_264_fu_673_p1 = trunc_ln708_413_fu_663_p4;

assign sext_ln203_265_fu_2876_p1 = trunc_ln708_415_reg_5876;

assign sext_ln203_266_fu_1100_p1 = trunc_ln708_415_fu_1090_p4;

assign sext_ln203_267_fu_2882_p1 = trunc_ln708_416_reg_5881;

assign sext_ln203_268_fu_2885_p1 = $signed(trunc_ln708_418_reg_5892);

assign sext_ln203_269_fu_2897_p1 = trunc_ln708_419_fu_2888_p4;

assign sext_ln203_270_fu_2901_p1 = trunc_ln708_419_fu_2888_p4;

assign sext_ln203_271_fu_1270_p1 = $signed(trunc_ln708_421_fu_1260_p4);

assign sext_ln203_272_fu_2917_p1 = $signed(trunc_ln708_422_fu_2908_p4);

assign sext_ln203_273_fu_2921_p1 = trunc_ln708_423_reg_5914;

assign sext_ln203_274_fu_2924_p1 = trunc_ln708_423_reg_5914;

assign sext_ln203_275_fu_1353_p1 = $signed(trunc_ln708_425_fu_1343_p4);

assign sext_ln203_276_fu_2927_p1 = trunc_ln708_426_reg_5926;

assign sext_ln203_277_fu_2939_p1 = trunc_ln708_428_fu_2930_p4;

assign sext_ln203_278_fu_2943_p1 = trunc_ln708_428_fu_2930_p4;

assign sext_ln203_279_fu_2956_p1 = $signed(trunc_ln708_429_fu_2947_p4);

assign sext_ln203_280_fu_2969_p1 = trunc_ln708_430_fu_2960_p4;

assign sext_ln203_281_fu_2973_p1 = trunc_ln708_430_fu_2960_p4;

assign sext_ln203_282_fu_2993_p1 = trunc_ln708_432_fu_2980_p4;

assign sext_ln203_283_fu_2997_p1 = $signed(trunc_ln708_433_reg_5955);

assign sext_ln203_284_fu_3012_p1 = $signed(trunc_ln708_434_fu_3003_p4);

assign sext_ln203_285_fu_3025_p1 = $signed(trunc_ln708_435_fu_3016_p4);

assign sext_ln203_286_fu_3045_p1 = $signed(trunc_ln708_436_fu_3035_p4);

assign sext_ln203_287_fu_3058_p1 = $signed(trunc_ln708_437_fu_3049_p4);

assign sext_ln203_288_fu_3074_p1 = trunc_ln708_439_fu_3065_p4;

assign sext_ln203_289_fu_3078_p1 = trunc_ln708_439_fu_3065_p4;

assign sext_ln203_290_fu_3101_p1 = $signed(trunc_ln708_440_fu_3091_p4);

assign sext_ln203_291_fu_3114_p1 = trunc_ln708_441_fu_3105_p4;

assign sext_ln203_292_fu_3118_p1 = trunc_ln708_441_fu_3105_p4;

assign sext_ln203_293_fu_3134_p1 = trunc_ln708_443_fu_3125_p4;

assign sext_ln203_294_fu_3138_p1 = trunc_ln708_443_fu_3125_p4;

assign sext_ln203_295_fu_3151_p1 = trunc_ln708_445_fu_3142_p4;

assign sext_ln203_296_fu_3171_p1 = trunc_ln708_446_fu_3161_p4;

assign sext_ln203_297_fu_3188_p1 = trunc_ln708_447_fu_3175_p4;

assign sext_ln203_298_fu_3195_p1 = trunc_ln708_449_reg_5993;

assign sext_ln203_299_fu_3207_p1 = trunc_ln708_450_fu_3198_p4;

assign sext_ln203_300_fu_3211_p1 = trunc_ln708_450_fu_3198_p4;

assign sext_ln203_301_fu_3227_p1 = $signed(trunc_ln708_451_fu_3218_p4);

assign sext_ln203_302_fu_3243_p1 = $signed(trunc_ln708_453_fu_3234_p4);

assign sext_ln203_303_fu_3275_p1 = trunc_ln708_455_fu_3266_p4;

assign sext_ln203_304_fu_3279_p1 = trunc_ln708_455_fu_3266_p4;

assign sext_ln203_305_fu_3323_p1 = $signed(trunc_ln708_457_fu_3314_p4);

assign sext_ln203_306_fu_3343_p1 = $signed(trunc_ln708_458_fu_3333_p4);

assign sext_ln203_307_fu_3359_p1 = trunc_ln708_459_fu_3350_p4;

assign sext_ln203_308_fu_3363_p1 = trunc_ln708_459_fu_3350_p4;

assign sext_ln203_309_fu_3383_p1 = $signed(trunc_ln708_460_fu_3373_p4);

assign sext_ln203_310_fu_3396_p1 = $signed(trunc_ln708_461_fu_3387_p4);

assign sext_ln203_311_fu_3419_p1 = trunc_ln708_463_fu_3409_p4;

assign sext_ln203_312_fu_3432_p1 = $signed(trunc_ln708_464_fu_3423_p4);

assign sext_ln203_313_fu_3476_p1 = trunc_ln708_466_fu_3467_p4;

assign sext_ln203_314_fu_4762_p1 = trunc_ln708_467_reg_6328;

assign sext_ln203_315_fu_3501_p1 = $signed(trunc_ln708_468_fu_3492_p4);

assign sext_ln203_316_fu_3521_p1 = $signed(trunc_ln708_470_fu_3511_p4);

assign sext_ln203_317_fu_3544_p1 = $signed(trunc_ln708_471_fu_3534_p4);

assign sext_ln203_318_fu_3560_p1 = $signed(trunc_ln708_473_fu_3551_p4);

assign sext_ln203_319_fu_3573_p1 = $signed(trunc_ln708_474_fu_3564_p4);

assign sext_ln203_320_fu_3596_p1 = $signed(trunc_ln708_475_fu_3586_p4);

assign sext_ln203_321_fu_3609_p1 = $signed(trunc_ln708_476_fu_3600_p4);

assign sext_ln203_322_fu_3622_p1 = trunc_ln708_477_fu_3613_p4;

assign sext_ln203_323_fu_3626_p1 = trunc_ln708_477_fu_3613_p4;

assign sext_ln203_324_fu_3633_p1 = $signed(trunc_ln708_479_reg_6055);

assign sext_ln203_325_fu_2286_p1 = $signed(trunc_ln708_480_fu_2276_p4);

assign sext_ln203_326_fu_3636_p1 = $signed(trunc_ln708_481_reg_6065);

assign sext_ln203_327_fu_3639_p1 = $signed(trunc_ln708_482_reg_6070);

assign sext_ln203_328_fu_3642_p1 = trunc_ln708_483_reg_6080;

assign sext_ln203_329_fu_2488_p1 = trunc_ln708_485_fu_2478_p4;

assign sext_ln203_330_fu_3645_p1 = $signed(trunc_ln708_486_reg_6115);

assign sext_ln203_331_fu_2534_p1 = $signed(trunc_ln708_487_fu_2524_p4);

assign sext_ln203_332_fu_3662_p1 = $signed(trunc_ln708_488_fu_3652_p4);

assign sext_ln203_333_fu_3676_p1 = trunc_ln708_489_fu_3666_p4;

assign sext_ln203_334_fu_3696_p1 = $signed(trunc_ln708_490_fu_3686_p4);

assign sext_ln203_335_fu_3740_p1 = $signed(trunc_ln708_492_fu_3731_p4);

assign sext_ln203_336_fu_3760_p1 = $signed(trunc_ln708_493_fu_3750_p4);

assign sext_ln203_337_fu_3804_p1 = $signed(trunc_ln708_495_fu_3795_p4);

assign sext_ln203_8_fu_982_p1 = trunc_ln708_409_fu_969_p4;

assign sext_ln203_fu_837_p1 = trunc_ln_fu_828_p4;

assign sext_ln703_17_fu_3808_p1 = $signed(add_ln703_1513_reg_6140);

assign sext_ln703_18_fu_3811_p1 = $signed(add_ln703_1514_reg_6145);

assign sext_ln703_19_fu_3814_p1 = $signed(add_ln703_1516_reg_6150);

assign sext_ln703_20_fu_3823_p1 = $signed(add_ln703_1517_fu_3817_p2);

assign sext_ln703_418_fu_2647_p1 = $signed(add_ln703_1510_fu_2642_p2);

assign sext_ln703_419_fu_2651_p1 = $signed(add_ln703_1511_reg_5765);

assign sext_ln703_420_fu_2678_p1 = $signed(add_ln703_1515_fu_2672_p2);

assign sext_ln703_421_fu_4777_p1 = $signed(add_ln703_1522_reg_6359);

assign sext_ln703_422_fu_3849_p1 = $signed(add_ln703_1523_fu_3843_p2);

assign sext_ln703_423_fu_4790_p1 = $signed(add_ln703_1527_reg_6165_pp0_iter4_reg);

assign sext_ln703_424_fu_3865_p1 = $signed(add_ln703_1528_fu_3859_p2);

assign sext_ln703_425_fu_4793_p1 = $signed(add_ln703_1529_reg_6369);

assign sext_ln703_426_fu_4802_p1 = $signed(add_ln703_1531_reg_6374);

assign sext_ln703_427_fu_3887_p1 = $signed(add_ln703_1532_fu_3881_p2);

assign sext_ln703_428_fu_4805_p1 = $signed(add_ln703_1533_reg_6379);

assign sext_ln703_429_fu_3923_p1 = $signed(add_ln703_1545_reg_6175);

assign sext_ln703_430_fu_4823_p1 = $signed(add_ln703_1547_reg_6405);

assign sext_ln703_431_fu_3944_p1 = $signed(add_ln703_1548_fu_3938_p2);

assign sext_ln703_432_fu_4826_p1 = $signed(add_ln703_1549_reg_6410);

assign sext_ln703_433_fu_4844_p1 = $signed(add_ln703_1562_reg_6430);

assign sext_ln703_434_fu_4858_p1 = $signed(add_ln703_1565_reg_6435);

assign sext_ln703_435_fu_3998_p1 = $signed(add_ln703_1566_fu_3992_p2);

assign sext_ln703_436_fu_4861_p1 = $signed(add_ln703_1567_reg_6440);

assign sext_ln703_437_fu_4870_p1 = $signed(add_ln703_1575_reg_6455);

assign sext_ln703_438_fu_4883_p1 = $signed(add_ln703_1578_reg_6460);

assign sext_ln703_439_fu_4886_p1 = $signed(add_ln703_1579_reg_6465);

assign sext_ln703_440_fu_4895_p1 = $signed(add_ln703_1581_reg_6470);

assign sext_ln703_441_fu_4054_p1 = $signed(add_ln703_1582_fu_4048_p2);

assign sext_ln703_442_fu_4898_p1 = $signed(add_ln703_1583_reg_6475);

assign sext_ln703_443_fu_4907_p1 = $signed(add_ln703_1591_reg_6490);

assign sext_ln703_444_fu_4920_p1 = $signed(add_ln703_1594_reg_6495);

assign sext_ln703_445_fu_4928_p1 = $signed(add_ln703_1595_fu_4923_p2);

assign sext_ln703_446_fu_4938_p1 = $signed(add_ln703_1597_reg_6500);

assign sext_ln703_447_fu_4956_p1 = $signed(add_ln703_1610_reg_6520);

assign sext_ln703_448_fu_4959_p1 = $signed(add_ln703_1611_reg_6525);

assign sext_ln703_449_fu_4974_p1 = $signed(add_ln703_1614_reg_6530);

assign sext_ln703_450_fu_4147_p1 = $signed(add_ln703_1615_fu_4141_p2);

assign sext_ln703_451_fu_4977_p1 = $signed(add_ln703_1616_reg_6535);

assign sext_ln703_452_fu_4166_p1 = $signed(add_ln703_1625_reg_6228);

assign sext_ln703_453_fu_4995_p1 = $signed(add_ln703_1629_reg_6550);

assign sext_ln703_454_fu_4998_p1 = $signed(add_ln703_1630_reg_6555);

assign sext_ln703_455_fu_5013_p1 = $signed(add_ln703_1633_reg_6560);

assign sext_ln703_456_fu_4198_p1 = $signed(add_ln703_1635_fu_4192_p2);

assign sext_ln703_457_fu_5022_p1 = $signed(add_ln703_1636_reg_6565);

assign sext_ln703_458_fu_4228_p1 = $signed(add_ln703_1645_fu_4222_p2);

assign sext_ln703_459_fu_5040_p1 = $signed(add_ln703_1649_reg_6585);

assign sext_ln703_460_fu_4250_p1 = $signed(add_ln703_1652_fu_4244_p2);

assign sext_ln703_461_fu_5055_p1 = $signed(add_ln703_1653_reg_6590);

assign sext_ln703_462_fu_4266_p1 = $signed(add_ln703_1654_fu_4260_p2);

assign sext_ln703_463_fu_5058_p1 = $signed(add_ln703_1655_reg_6595);

assign sext_ln703_464_fu_5076_p1 = $signed(add_ln703_1665_reg_6615);

assign sext_ln703_465_fu_5079_p1 = $signed(add_ln703_1666_reg_6620);

assign sext_ln703_466_fu_5088_p1 = $signed(add_ln703_1668_reg_6243_pp0_iter4_reg);

assign sext_ln703_467_fu_4312_p1 = $signed(add_ln703_1669_fu_4306_p2);

assign sext_ln703_468_fu_5091_p1 = $signed(add_ln703_1670_reg_6625);

assign sext_ln703_469_fu_5113_p1 = $signed(add_ln703_1680_reg_6640);

assign sext_ln703_470_fu_4348_p1 = $signed(add_ln703_1682_fu_4342_p2);

assign sext_ln703_471_fu_4358_p1 = $signed(add_ln703_1683_fu_4352_p2);

assign sext_ln703_472_fu_5429_p1 = $signed(add_ln703_1684_reg_6645_pp0_iter5_reg);

assign sext_ln703_473_fu_4386_p1 = $signed(add_ln703_1692_fu_4381_p2);

assign sext_ln703_474_fu_5131_p1 = $signed(add_ln703_1696_reg_6665);

assign sext_ln703_475_fu_5134_p1 = $signed(add_ln703_1697_reg_6670);

assign sext_ln703_476_fu_5149_p1 = $signed(add_ln703_1700_reg_6675);

assign sext_ln703_477_fu_4420_p1 = $signed(add_ln703_1702_fu_4414_p2);

assign sext_ln703_478_fu_5158_p1 = $signed(add_ln703_1703_reg_6680);

assign sext_ln703_479_fu_5186_p1 = $signed(add_ln703_1720_reg_6710);

assign sext_ln703_480_fu_4477_p1 = $signed(add_ln703_1721_fu_4471_p2);

assign sext_ln703_481_fu_5189_p1 = $signed(add_ln703_1722_reg_6715);

assign sext_ln703_482_fu_4512_p1 = $signed(add_ln703_1732_fu_4506_p2);

assign sext_ln703_483_fu_5207_p1 = $signed(add_ln703_1736_reg_6735);

assign sext_ln703_484_fu_5210_p1 = $signed(add_ln703_1737_reg_6740);

assign sext_ln703_485_fu_5225_p1 = $signed(add_ln703_1740_reg_6745);

assign sext_ln703_486_fu_4546_p1 = $signed(add_ln703_1742_fu_4540_p2);

assign sext_ln703_487_fu_5234_p1 = $signed(add_ln703_1743_reg_6750);

assign sext_ln703_488_fu_5252_p1 = $signed(add_ln703_1756_reg_6770);

assign sext_ln703_489_fu_5255_p1 = $signed(add_ln703_1757_reg_6775);

assign sext_ln703_490_fu_5270_p1 = $signed(add_ln703_1760_reg_6780);

assign sext_ln703_491_fu_4604_p1 = $signed(add_ln703_1761_fu_4598_p2);

assign sext_ln703_492_fu_5273_p1 = $signed(add_ln703_1762_reg_6785);

assign sext_ln703_493_fu_4642_p1 = $signed(add_ln703_1775_reg_6293);

assign sext_ln703_494_fu_5291_p1 = $signed(add_ln703_1777_reg_6810);

assign sext_ln703_495_fu_4663_p1 = $signed(add_ln703_1778_fu_4657_p2);

assign sext_ln703_496_fu_5294_p1 = $signed(add_ln703_1779_reg_6815);

assign sext_ln703_497_fu_4694_p1 = $signed(add_ln703_1787_fu_4688_p2);

assign sext_ln703_498_fu_5312_p1 = $signed(add_ln703_1791_reg_6835);

assign sext_ln703_499_fu_5315_p1 = $signed(add_ln703_1792_reg_6840);

assign sext_ln703_500_fu_5330_p1 = $signed(add_ln703_1795_reg_6845);

assign sext_ln703_501_fu_4728_p1 = $signed(add_ln703_1797_fu_4722_p2);

assign sext_ln703_502_fu_5339_p1 = $signed(add_ln703_1798_reg_6850);

assign sext_ln703_fu_2638_p1 = $signed(add_ln703_fu_2632_p2);

assign sext_ln708_257_fu_999_p1 = kernel_data_V_1_3_load_reg_5735;

assign sext_ln708_258_fu_653_p0 = ap_sig_allocacmp_kernel_data_V_1_3_load;

assign sext_ln708_258_fu_653_p1 = sext_ln708_258_fu_653_p0;

assign sext_ln708_260_fu_1082_p0 = kernel_data_V_1_4;

assign sext_ln708_260_fu_1082_p1 = sext_ln708_260_fu_1082_p0;

assign sext_ln708_261_fu_1086_p0 = kernel_data_V_1_4;

assign sext_ln708_261_fu_1086_p1 = sext_ln708_261_fu_1086_p0;

assign sext_ln708_266_fu_1297_p0 = kernel_data_V_1_6;

assign sext_ln708_266_fu_1297_p1 = sext_ln708_266_fu_1297_p0;

assign sext_ln708_273_fu_1549_p0 = kernel_data_V_1_9;

assign sext_ln708_273_fu_1549_p1 = sext_ln708_273_fu_1549_p0;

assign sext_ln708_274_fu_3000_p1 = kernel_data_V_1_9_load_reg_5823;

assign sext_ln708_277_fu_1613_p1 = DataOut_V_39_reg_5696;

assign sext_ln708_281_fu_3122_p1 = kernel_data_V_1_12_load_reg_5789;

assign sext_ln708_284_fu_1798_p0 = kernel_data_V_1_13;

assign sext_ln708_284_fu_1798_p1 = sext_ln708_284_fu_1798_p0;

assign sext_ln708_287_fu_1874_p0 = kernel_data_V_1_14;

assign sext_ln708_287_fu_1874_p1 = sext_ln708_287_fu_1874_p0;

assign sext_ln708_288_fu_3215_p1 = kernel_data_V_1_14_load_reg_5830;

assign sext_ln708_291_fu_3263_p1 = DataOut_V_38_reg_5687_pp0_iter3_reg;

assign sext_ln708_294_fu_1950_p0 = kernel_data_V_1_16;

assign sext_ln708_294_fu_1950_p1 = sext_ln708_294_fu_1950_p0;

assign sext_ln708_295_fu_3347_p1 = kernel_data_V_1_16_load_reg_5776;

assign sext_ln708_300_fu_3480_p1 = kernel_data_V_1_18_load_reg_5816;

assign sext_ln708_308_fu_2322_p1 = ap_phi_mux_kernel_data_V_1_22_loc_1_phi_fu_284_p4;

assign sext_ln708_309_fu_2326_p1 = ap_phi_mux_kernel_data_V_1_22_loc_1_phi_fu_284_p4;

assign sext_ln708_314_fu_2554_p1 = kernel_data_V_1_24_loc_1_reg_302_pp0_iter2_reg;

assign sext_ln708_315_fu_3648_p1 = kernel_data_V_1_24_loc_1_reg_302_pp0_iter3_reg;

assign sext_ln708_318_fu_3728_p1 = tmp_data_0_V_reg_5665_pp0_iter3_reg;

assign sext_ln708_319_fu_2586_p1 = tmp_data_0_V_reg_5665_pp0_iter2_reg;

assign sext_ln708_fu_825_p1 = kernel_data_V_1_1_load_reg_5718;

assign shl_ln1118_145_fu_938_p3 = {{kernel_data_V_1_2_load_reg_5726}, {1'd0}};

assign shl_ln1118_146_fu_1028_p3 = {{kernel_data_V_1_3_load_reg_5735}, {1'd0}};

assign shl_ln1118_147_fu_1104_p1 = kernel_data_V_1_4;

assign shl_ln1118_147_fu_1104_p3 = {{shl_ln1118_147_fu_1104_p1}, {2'd0}};

assign shl_ln1118_148_fu_1142_p1 = kernel_data_V_1_4;

assign shl_ln1118_148_fu_1142_p3 = {{shl_ln1118_148_fu_1142_p1}, {1'd0}};

assign shl_ln1118_149_fu_1223_p3 = {{DataOut_V_reg_5706}, {1'd0}};

assign shl_ln1118_150_fu_1274_p3 = {{DataOut_V_reg_5706}, {3'd0}};

assign shl_ln1118_151_fu_1311_p1 = kernel_data_V_1_6;

assign shl_ln1118_151_fu_1311_p3 = {{shl_ln1118_151_fu_1311_p1}, {1'd0}};

assign shl_ln1118_152_fu_1377_p1 = kernel_data_V_1_7;

assign shl_ln1118_152_fu_1377_p3 = {{shl_ln1118_152_fu_1377_p1}, {1'd0}};

assign shl_ln1118_153_fu_1409_p1 = kernel_data_V_1_7;

assign shl_ln1118_153_fu_1409_p3 = {{shl_ln1118_153_fu_1409_p1}, {2'd0}};

assign shl_ln1118_154_fu_1505_p1 = kernel_data_V_1_8;

assign shl_ln1118_154_fu_1505_p3 = {{shl_ln1118_154_fu_1505_p1}, {1'd0}};

assign shl_ln1118_155_fu_1553_p1 = kernel_data_V_1_9;

assign shl_ln1118_155_fu_1553_p3 = {{shl_ln1118_155_fu_1553_p1}, {2'd0}};

assign shl_ln1118_156_fu_1616_p3 = {{DataOut_V_39_reg_5696}, {1'd0}};

assign shl_ln1118_157_fu_1643_p3 = {{DataOut_V_39_reg_5696}, {2'd0}};

assign shl_ln1118_158_fu_1734_p1 = kernel_data_V_1_11;

assign shl_ln1118_158_fu_1734_p3 = {{shl_ln1118_158_fu_1734_p1}, {1'd0}};

assign shl_ln1118_159_fu_1766_p1 = kernel_data_V_1_12;

assign shl_ln1118_159_fu_1766_p3 = {{shl_ln1118_159_fu_1766_p1}, {1'd0}};

assign shl_ln1118_160_fu_1802_p1 = kernel_data_V_1_13;

assign shl_ln1118_160_fu_1802_p3 = {{shl_ln1118_160_fu_1802_p1}, {1'd0}};

assign shl_ln1118_161_fu_1846_p1 = kernel_data_V_1_13;

assign shl_ln1118_161_fu_1846_p3 = {{shl_ln1118_161_fu_1846_p1}, {2'd0}};

assign shl_ln1118_162_fu_1906_p1 = kernel_data_V_1_14;

assign shl_ln1118_162_fu_1906_p3 = {{shl_ln1118_162_fu_1906_p1}, {1'd0}};

assign shl_ln1118_163_fu_3283_p3 = {{DataOut_V_38_reg_5687_pp0_iter3_reg}, {1'd0}};

assign shl_ln1118_164_fu_1954_p1 = kernel_data_V_1_16;

assign shl_ln1118_164_fu_1954_p3 = {{shl_ln1118_164_fu_1954_p1}, {2'd0}};

assign shl_ln1118_165_fu_1998_p1 = kernel_data_V_1_16;

assign shl_ln1118_165_fu_1998_p3 = {{shl_ln1118_165_fu_1998_p1}, {1'd0}};

assign shl_ln1118_166_fu_3436_p3 = {{kernel_data_V_1_17_load_reg_5796}, {1'd0}};

assign shl_ln1118_167_fu_2062_p1 = kernel_data_V_1_18;

assign shl_ln1118_167_fu_2062_p3 = {{shl_ln1118_167_fu_2062_p1}, {1'd0}};

assign shl_ln1118_168_fu_2094_p1 = kernel_data_V_1_19;

assign shl_ln1118_168_fu_2094_p3 = {{shl_ln1118_168_fu_2094_p1}, {1'd0}};

assign shl_ln1118_169_fu_2122_p1 = kernel_data_V_1_19;

assign shl_ln1118_169_fu_2122_p3 = {{shl_ln1118_169_fu_2122_p1}, {2'd0}};

assign shl_ln1118_170_fu_2153_p3 = {{DataOut_V_37_reg_5676_pp0_iter2_reg}, {2'd0}};

assign shl_ln1118_171_fu_2204_p1 = kernel_data_V_1_21;

assign shl_ln1118_171_fu_2204_p3 = {{shl_ln1118_171_fu_2204_p1}, {1'd0}};

assign shl_ln1118_172_fu_2232_p1 = kernel_data_V_1_21;

assign shl_ln1118_172_fu_2232_p3 = {{shl_ln1118_172_fu_2232_p1}, {2'd0}};

assign shl_ln1118_173_fu_2350_p3 = {{ap_phi_mux_kernel_data_V_1_22_loc_1_phi_fu_284_p4}, {2'd0}};

assign shl_ln1118_174_fu_2394_p3 = {{ap_phi_mux_kernel_data_V_1_22_loc_1_phi_fu_284_p4}, {1'd0}};

assign shl_ln1118_175_fu_2450_p3 = {{kernel_data_V_1_23_loc_1_reg_291_pp0_iter2_reg}, {2'd0}};

assign shl_ln1118_176_fu_3700_p3 = {{kernel_data_V_1_24_loc_1_reg_302_pp0_iter3_reg}, {1'd0}};

assign shl_ln1118_177_fu_2589_p3 = {{tmp_data_0_V_reg_5665_pp0_iter2_reg}, {2'd0}};

assign shl_ln1118_178_fu_3764_p3 = {{tmp_data_0_V_reg_5665_pp0_iter3_reg}, {1'd0}};

assign shl_ln1118_s_fu_881_p3 = {{kernel_data_V_1_1_load_reg_5718}, {2'd0}};

assign shl_ln_fu_601_p1 = kernel_data_V_1_1;

assign shl_ln_fu_601_p3 = {{shl_ln_fu_601_p1}, {1'd0}};

assign start_out = real_start;

assign sub_ln1118_314_fu_857_p2 = ($signed(17'd0) - $signed(sext_ln708_fu_825_p1));

assign sub_ln1118_315_fu_892_p2 = ($signed(19'd0) - $signed(sext_ln1118_289_fu_888_p1));

assign sub_ln1118_316_fu_633_p2 = ($signed(17'd0) - $signed(sext_ln1118_291_fu_629_p1));

assign sub_ln1118_317_fu_949_p2 = ($signed(18'd0) - $signed(sext_ln1118_292_fu_945_p1));

assign sub_ln1118_318_fu_657_p2 = ($signed(17'd0) - $signed(sext_ln708_258_fu_653_p1));

assign sub_ln1118_319_fu_1039_p2 = ($signed(18'd0) - $signed(sext_ln1118_293_fu_1035_p1));

assign sub_ln1118_320_fu_1116_p2 = ($signed(sext_ln1118_294_fu_1112_p1) - $signed(sext_ln708_261_fu_1086_p1));

assign sub_ln1118_321_fu_1154_p2 = ($signed(18'd0) - $signed(sext_ln1118_295_fu_1150_p1));

assign sub_ln1118_322_fu_1174_p2 = ($signed(17'd0) - $signed(sext_ln708_260_fu_1082_p1));

assign sub_ln1118_323_fu_1238_p2 = ($signed(18'd0) - $signed(sext_ln1118_299_fu_1234_p1));

assign sub_ln1118_324_fu_1254_p2 = ($signed(17'd0) - $signed(sext_ln1118_297_fu_1193_p1));

assign sub_ln1118_325_fu_1281_p2 = ($signed(sext_ln1118_298_fu_1230_p1) - $signed(shl_ln1118_150_fu_1274_p3));

assign sub_ln1118_326_fu_1323_p2 = ($signed(18'd0) - $signed(sext_ln1118_300_fu_1319_p1));

assign sub_ln1118_327_fu_1357_p2 = ($signed(17'd0) - $signed(sext_ln708_266_fu_1297_p1));

assign sub_ln1118_328_fu_1389_p2 = ($signed(18'd0) - $signed(sext_ln1118_302_fu_1385_p1));

assign sub_ln1118_329_fu_1421_p2 = ($signed(sext_ln1118_303_fu_1417_p1) - $signed(sext_ln1118_301_fu_1373_p1));

assign sub_ln1118_330_fu_1453_p2 = ($signed(19'd0) - $signed(sext_ln1118_303_fu_1417_p1));

assign sub_ln1118_331_fu_1517_p2 = ($signed(18'd0) - $signed(sext_ln1118_306_fu_1513_p1));

assign sub_ln1118_332_fu_1533_p2 = ($signed(17'd0) - $signed(sext_ln1118_305_fu_1473_p1));

assign sub_ln1118_333_fu_1565_p2 = ($signed(19'd0) - $signed(sext_ln1118_307_fu_1561_p1));

assign sub_ln1118_334_fu_3029_p2 = ($signed(17'd0) - $signed(sext_ln708_274_fu_3000_p1));

assign sub_ln1118_335_fu_1581_p2 = ($signed(sext_ln1118_307_fu_1561_p1) - $signed(sext_ln708_273_fu_1549_p1));

assign sub_ln1118_336_fu_1627_p2 = ($signed(18'd0) - $signed(sext_ln1118_308_fu_1623_p1));

assign sub_ln1118_337_fu_1654_p2 = ($signed(sext_ln1118_309_fu_1650_p1) - $signed(sext_ln708_277_fu_1613_p1));

assign sub_ln1118_338_fu_3085_p2 = ($signed(17'd0) - $signed(sext_ln1118_311_fu_3082_p1));

assign sub_ln1118_339_fu_1718_p2 = ($signed(sext_ln1118_346_fu_1698_p1) - $signed(sext_ln1118_310_fu_1686_p1));

assign sub_ln1118_340_fu_1746_p2 = ($signed(18'd0) - $signed(sext_ln1118_313_fu_1742_p1));

assign sub_ln1118_341_fu_1778_p2 = ($signed(18'd0) - $signed(sext_ln1118_314_fu_1774_p1));

assign sub_ln1118_342_fu_3155_p2 = ($signed(17'd0) - $signed(sext_ln708_281_fu_3122_p1));

assign sub_ln1118_343_fu_1814_p2 = ($signed(18'd0) - $signed(sext_ln1118_315_fu_1810_p1));

assign sub_ln1118_344_fu_1830_p2 = ($signed(17'd0) - $signed(sext_ln708_284_fu_1798_p1));

assign sub_ln1118_345_fu_1858_p2 = ($signed(19'd0) - $signed(sext_ln1118_316_fu_1854_p1));

assign sub_ln1118_346_fu_1918_p2 = ($signed(18'd0) - $signed(sext_ln1118_317_fu_1914_p1));

assign sub_ln1118_347_fu_1934_p2 = ($signed(sext_ln1118_347_fu_1886_p1) - $signed(sext_ln708_287_fu_1874_p1));

assign sub_ln1118_348_fu_3247_p2 = ($signed(17'd0) - $signed(sext_ln708_288_fu_3215_p1));

assign sub_ln1118_349_fu_3294_p2 = ($signed(18'd0) - $signed(sext_ln1118_319_fu_3290_p1));

assign sub_ln1118_350_fu_3327_p2 = ($signed(17'd0) - $signed(sext_ln708_291_fu_3263_p1));

assign sub_ln1118_351_fu_3367_p2 = ($signed(17'd0) - $signed(sext_ln708_295_fu_3347_p1));

assign sub_ln1118_352_fu_1966_p2 = ($signed(19'd0) - $signed(sext_ln1118_320_fu_1962_p1));

assign sub_ln1118_353_fu_2010_p2 = ($signed(18'd0) - $signed(sext_ln1118_321_fu_2006_p1));

assign sub_ln1118_354_fu_3403_p2 = ($signed(17'd0) - $signed(sext_ln1118_323_fu_3400_p1));

assign sub_ln1118_355_fu_3447_p2 = ($signed(18'd0) - $signed(sext_ln1118_324_fu_3443_p1));

assign sub_ln1118_356_fu_2074_p2 = ($signed(18'd0) - $signed(sext_ln1118_325_fu_2070_p1));

assign sub_ln1118_357_fu_3505_p2 = ($signed(17'd0) - $signed(sext_ln708_300_fu_3480_p1));

assign sub_ln1118_358_fu_3528_p2 = ($signed(17'd0) - $signed(sext_ln1118_326_fu_3525_p1));

assign sub_ln1118_359_fu_2106_p2 = ($signed(18'd0) - $signed(sext_ln1118_327_fu_2102_p1));

assign sub_ln1118_360_fu_2134_p2 = ($signed(19'd0) - $signed(sext_ln1118_328_fu_2130_p1));

assign sub_ln1118_361_fu_3580_p2 = ($signed(17'd0) - $signed(sext_ln1118_330_fu_3577_p1));

assign sub_ln1118_362_fu_2164_p2 = ($signed(sext_ln1118_331_fu_2160_p1) - $signed(sext_ln1118_329_fu_2150_p1));

assign sub_ln1118_363_fu_2216_p2 = ($signed(18'd0) - $signed(sext_ln1118_334_fu_2212_p1));

assign sub_ln1118_364_fu_2244_p2 = ($signed(sext_ln1118_335_fu_2240_p1) - $signed(sext_ln1118_332_fu_2196_p1));

assign sub_ln1118_365_fu_2270_p2 = ($signed(17'd0) - $signed(sext_ln1118_333_fu_2200_p1));

assign sub_ln1118_366_fu_2290_p2 = ($signed(19'd0) - $signed(sext_ln1118_335_fu_2240_p1));

assign sub_ln1118_367_fu_2296_p2 = ($signed(sub_ln1118_366_fu_2290_p2) - $signed(sext_ln1118_332_fu_2196_p1));

assign sub_ln1118_368_fu_2362_p2 = ($signed(19'd0) - $signed(sext_ln1118_336_fu_2358_p1));

assign sub_ln1118_369_fu_2378_p2 = ($signed(17'd0) - $signed(sext_ln708_309_fu_2326_p1));

assign sub_ln1118_370_fu_2406_p2 = ($signed(18'd0) - $signed(sext_ln1118_337_fu_2402_p1));

assign sub_ln1118_371_fu_2462_p2 = ($signed(sext_ln1118_340_fu_2458_p1) - $signed(sext_ln1118_339_fu_2446_p1));

assign sub_ln1118_372_fu_2518_p2 = ($signed(17'd0) - $signed(sext_ln1118_338_fu_2442_p1));

assign sub_ln1118_373_fu_2538_p2 = ($signed(19'd0) - $signed(sext_ln1118_340_fu_2458_p1));

assign sub_ln1118_374_fu_3680_p2 = ($signed(17'd0) - $signed(sext_ln708_315_fu_3648_p1));

assign sub_ln1118_375_fu_3712_p2 = ($signed(18'd0) - $signed(sext_ln1118_341_fu_3708_p1));

assign sub_ln1118_376_fu_2600_p2 = ($signed(sext_ln1118_342_fu_2596_p1) - $signed(sext_ln708_319_fu_2586_p1));

assign sub_ln1118_377_fu_3744_p2 = ($signed(17'd0) - $signed(sext_ln708_318_fu_3728_p1));

assign sub_ln1118_378_fu_3775_p2 = ($signed(18'd0) - $signed(sext_ln1118_343_fu_3771_p1));

assign sub_ln1118_379_fu_922_p2 = ($signed(sext_ln1118_290_fu_908_p1) - $signed(sext_ln1118_312_fu_918_p1));

assign sub_ln1118_380_fu_1066_p2 = ($signed(sext_ln708_257_fu_999_p1) - $signed(sext_ln1118_318_fu_1062_p1));

assign sub_ln1118_381_fu_1207_p2 = ($signed(sext_ln1118_296_fu_1190_p1) - $signed(sext_ln1118_344_fu_1203_p1));

assign sub_ln1118_382_fu_1437_p2 = ($signed(sext_ln1118_301_fu_1373_p1) - $signed(sext_ln1118_303_fu_1417_p1));

assign sub_ln1118_383_fu_1489_p2 = ($signed(sext_ln1118_304_fu_1469_p1) - $signed(sext_ln1118_345_fu_1485_p1));

assign sub_ln1118_384_fu_1597_p2 = ($signed(sext_ln708_273_fu_1549_p1) - $signed(sext_ln1118_307_fu_1561_p1));

assign sub_ln1118_385_fu_1670_p2 = ($signed(sext_ln708_277_fu_1613_p1) - $signed(sext_ln1118_309_fu_1650_p1));

assign sub_ln1118_386_fu_1702_p2 = ($signed(sext_ln1118_310_fu_1686_p1) - $signed(sext_ln1118_346_fu_1698_p1));

assign sub_ln1118_387_fu_1890_p2 = ($signed(sext_ln708_287_fu_1874_p1) - $signed(sext_ln1118_347_fu_1886_p1));

assign sub_ln1118_388_fu_1982_p2 = ($signed(sext_ln708_294_fu_1950_p1) - $signed(sext_ln1118_320_fu_1962_p1));

assign sub_ln1118_389_fu_2046_p2 = ($signed(sext_ln1118_322_fu_2030_p1) - $signed(sext_ln1118_348_fu_2042_p1));

assign sub_ln1118_390_fu_2180_p2 = ($signed(sext_ln1118_329_fu_2150_p1) - $signed(sext_ln1118_331_fu_2160_p1));

assign sub_ln1118_391_fu_2426_p2 = ($signed(sext_ln708_308_fu_2322_p1) - $signed(sext_ln1118_336_fu_2358_p1));

assign sub_ln1118_392_fu_2492_p2 = ($signed(sext_ln1118_339_fu_2446_p1) - $signed(sext_ln1118_340_fu_2458_p1));

assign sub_ln1118_393_fu_2570_p2 = ($signed(sext_ln708_314_fu_2554_p1) - $signed(sext_ln1118_349_fu_2566_p1));

assign sub_ln1118_394_fu_2616_p2 = ($signed(sext_ln708_319_fu_2586_p1) - $signed(sext_ln1118_342_fu_2596_p1));

assign sub_ln1118_fu_613_p2 = ($signed(18'd0) - $signed(sext_ln1118_fu_609_p1));

assign tmp_126_fu_372_p4 = {{pY_2[31:2]}};

assign tmp_127_fu_392_p4 = {{pX_2[31:2]}};

assign tmp_62_fu_1055_p3 = {{kernel_data_V_1_3_load_reg_5735}, {2'd0}};

assign tmp_63_fu_1196_p3 = {{DataOut_V_reg_5706}, {2'd0}};

assign tmp_64_fu_1477_p1 = kernel_data_V_1_8;

assign tmp_64_fu_1477_p3 = {{tmp_64_fu_1477_p1}, {2'd0}};

assign tmp_65_fu_1690_p1 = kernel_data_V_1_11;

assign tmp_65_fu_1690_p3 = {{tmp_65_fu_1690_p1}, {2'd0}};

assign tmp_66_fu_1878_p1 = kernel_data_V_1_14;

assign tmp_66_fu_1878_p3 = {{tmp_66_fu_1878_p1}, {2'd0}};

assign tmp_67_fu_2034_p1 = kernel_data_V_1_17;

assign tmp_67_fu_2034_p3 = {{tmp_67_fu_2034_p1}, {2'd0}};

assign tmp_68_fu_2558_p3 = {{kernel_data_V_1_24_loc_1_reg_302_pp0_iter2_reg}, {2'd0}};

assign tmp_fu_911_p3 = {{kernel_data_V_1_2_load_reg_5726}, {2'd0}};

assign trunc_ln708_405_fu_844_p4 = {{kernel_data_V_1_1_load_reg_5718[15:6]}};

assign trunc_ln708_406_fu_863_p4 = {{sub_ln1118_314_fu_857_p2[16:7]}};

assign trunc_ln708_407_fu_639_p4 = {{sub_ln1118_316_fu_633_p2[16:7]}};

assign trunc_ln708_408_fu_955_p4 = {{sub_ln1118_317_fu_949_p2[17:7]}};

assign trunc_ln708_409_fu_969_p4 = {{kernel_data_V_1_2_load_reg_5726[15:7]}};

assign trunc_ln708_410_fu_986_p4 = {{kernel_data_V_1_2_load_reg_5726[15:6]}};

assign trunc_ln708_411_fu_1002_p4 = {{kernel_data_V_1_3_load_reg_5735[15:7]}};

assign trunc_ln708_412_fu_1015_p4 = {{kernel_data_V_1_3_load_reg_5735[15:6]}};

assign trunc_ln708_413_fu_663_p4 = {{sub_ln1118_318_fu_657_p2[16:7]}};

assign trunc_ln708_415_fu_1090_p1 = kernel_data_V_1_4;

assign trunc_ln708_415_fu_1090_p4 = {{trunc_ln708_415_fu_1090_p1[15:7]}};

assign trunc_ln708_416_fu_1132_p1 = kernel_data_V_1_4;

assign trunc_ln708_417_fu_1160_p4 = {{sub_ln1118_321_fu_1154_p2[17:7]}};

assign trunc_ln708_419_fu_2888_p4 = {{DataOut_V_reg_5706_pp0_iter3_reg[15:7]}};

assign trunc_ln708_421_fu_1260_p4 = {{sub_ln1118_324_fu_1254_p2[16:7]}};

assign trunc_ln708_422_fu_2908_p4 = {{DataOut_V_reg_5706_pp0_iter3_reg[15:6]}};

assign trunc_ln708_423_fu_1301_p1 = kernel_data_V_1_6;

assign trunc_ln708_424_fu_1329_p4 = {{sub_ln1118_326_fu_1323_p2[17:7]}};

assign trunc_ln708_425_fu_1343_p1 = kernel_data_V_1_6;

assign trunc_ln708_425_fu_1343_p4 = {{trunc_ln708_425_fu_1343_p1[15:6]}};

assign trunc_ln708_427_fu_1395_p4 = {{sub_ln1118_328_fu_1389_p2[17:7]}};

assign trunc_ln708_428_fu_2930_p4 = {{kernel_data_V_1_7_load_reg_5783[15:7]}};

assign trunc_ln708_429_fu_2947_p4 = {{kernel_data_V_1_7_load_reg_5783[15:6]}};

assign trunc_ln708_430_fu_2960_p4 = {{kernel_data_V_1_8_load_reg_5804[15:7]}};

assign trunc_ln708_432_fu_2980_p4 = {{kernel_data_V_1_8_load_reg_5804[15:6]}};

assign trunc_ln708_434_fu_3003_p4 = {{kernel_data_V_1_9_load_reg_5823[15:7]}};

assign trunc_ln708_435_fu_3016_p4 = {{kernel_data_V_1_9_load_reg_5823[15:6]}};

assign trunc_ln708_436_fu_3035_p4 = {{sub_ln1118_334_fu_3029_p2[16:7]}};

assign trunc_ln708_437_fu_3049_p4 = {{DataOut_V_39_reg_5696_pp0_iter3_reg[15:6]}};

assign trunc_ln708_439_fu_3065_p4 = {{DataOut_V_39_reg_5696_pp0_iter3_reg[15:7]}};

assign trunc_ln708_440_fu_3091_p4 = {{sub_ln1118_338_fu_3085_p2[16:7]}};

assign trunc_ln708_441_fu_3105_p4 = {{kernel_data_V_1_11_load_reg_5770[15:7]}};

assign trunc_ln708_442_fu_1752_p4 = {{sub_ln1118_340_fu_1746_p2[17:7]}};

assign trunc_ln708_443_fu_3125_p4 = {{kernel_data_V_1_12_load_reg_5789[15:7]}};

assign trunc_ln708_444_fu_1784_p4 = {{sub_ln1118_341_fu_1778_p2[17:7]}};

assign trunc_ln708_445_fu_3142_p4 = {{kernel_data_V_1_12_load_reg_5789[15:6]}};

assign trunc_ln708_446_fu_3161_p4 = {{sub_ln1118_342_fu_3155_p2[16:7]}};

assign trunc_ln708_447_fu_3175_p4 = {{kernel_data_V_1_13_load_reg_5810[15:6]}};

assign trunc_ln708_450_fu_3198_p4 = {{kernel_data_V_1_13_load_reg_5810[15:7]}};

assign trunc_ln708_451_fu_3218_p4 = {{kernel_data_V_1_14_load_reg_5830[15:6]}};

assign trunc_ln708_453_fu_3234_p4 = {{kernel_data_V_1_14_load_reg_5830[15:7]}};

assign trunc_ln708_455_fu_3266_p4 = {{DataOut_V_38_reg_5687_pp0_iter3_reg[15:7]}};

assign trunc_ln708_456_fu_3300_p4 = {{sub_ln1118_349_fu_3294_p2[17:7]}};

assign trunc_ln708_457_fu_3314_p4 = {{DataOut_V_38_reg_5687_pp0_iter3_reg[15:6]}};

assign trunc_ln708_458_fu_3333_p4 = {{sub_ln1118_350_fu_3327_p2[16:7]}};

assign trunc_ln708_459_fu_3350_p4 = {{kernel_data_V_1_16_load_reg_5776[15:7]}};

assign trunc_ln708_460_fu_3373_p4 = {{sub_ln1118_351_fu_3367_p2[16:7]}};

assign trunc_ln708_461_fu_3387_p4 = {{kernel_data_V_1_16_load_reg_5776[15:6]}};

assign trunc_ln708_462_fu_2016_p4 = {{sub_ln1118_353_fu_2010_p2[17:7]}};

assign trunc_ln708_463_fu_3409_p4 = {{sub_ln1118_354_fu_3403_p2[16:7]}};

assign trunc_ln708_464_fu_3423_p4 = {{kernel_data_V_1_17_load_reg_5796[15:7]}};

assign trunc_ln708_465_fu_3453_p4 = {{sub_ln1118_355_fu_3447_p2[17:7]}};

assign trunc_ln708_466_fu_3467_p4 = {{kernel_data_V_1_17_load_reg_5796[15:6]}};

assign trunc_ln708_468_fu_3492_p4 = {{kernel_data_V_1_18_load_reg_5816[15:7]}};

assign trunc_ln708_469_fu_2080_p4 = {{sub_ln1118_356_fu_2074_p2[17:7]}};

assign trunc_ln708_470_fu_3511_p4 = {{sub_ln1118_357_fu_3505_p2[16:7]}};

assign trunc_ln708_471_fu_3534_p4 = {{sub_ln1118_358_fu_3528_p2[16:7]}};

assign trunc_ln708_473_fu_3551_p4 = {{kernel_data_V_1_19_load_reg_5837[15:7]}};

assign trunc_ln708_474_fu_3564_p4 = {{kernel_data_V_1_19_load_reg_5837[15:6]}};

assign trunc_ln708_475_fu_3586_p4 = {{sub_ln1118_361_fu_3580_p2[16:7]}};

assign trunc_ln708_476_fu_3600_p4 = {{DataOut_V_37_reg_5676_pp0_iter3_reg[15:6]}};

assign trunc_ln708_477_fu_3613_p4 = {{DataOut_V_37_reg_5676_pp0_iter3_reg[15:7]}};

assign trunc_ln708_479_fu_2260_p1 = kernel_data_V_1_21;

assign trunc_ln708_480_fu_2276_p4 = {{sub_ln1118_365_fu_2270_p2[16:7]}};

assign trunc_ln708_484_fu_2412_p4 = {{sub_ln1118_370_fu_2406_p2[17:7]}};

assign trunc_ln708_485_fu_2478_p4 = {{kernel_data_V_1_23_loc_1_reg_291_pp0_iter2_reg[15:6]}};

assign trunc_ln708_487_fu_2524_p4 = {{sub_ln1118_372_fu_2518_p2[16:7]}};

assign trunc_ln708_488_fu_3652_p4 = {{kernel_data_V_1_24_loc_1_reg_302_pp0_iter3_reg[15:7]}};

assign trunc_ln708_489_fu_3666_p4 = {{kernel_data_V_1_24_loc_1_reg_302_pp0_iter3_reg[15:6]}};

assign trunc_ln708_490_fu_3686_p4 = {{sub_ln1118_374_fu_3680_p2[16:7]}};

assign trunc_ln708_492_fu_3731_p4 = {{tmp_data_0_V_reg_5665_pp0_iter3_reg[15:7]}};

assign trunc_ln708_493_fu_3750_p4 = {{sub_ln1118_377_fu_3744_p2[16:7]}};

assign trunc_ln708_494_fu_3781_p4 = {{sub_ln1118_378_fu_3775_p2[17:7]}};

assign trunc_ln708_495_fu_3795_p4 = {{tmp_data_0_V_reg_5665_pp0_iter3_reg[15:6]}};

assign trunc_ln_fu_828_p4 = {{kernel_data_V_1_1_load_reg_5718[15:7]}};

endmodule //conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s
