{
  "resourceType": "StructureDefinition",
  "id": "PPP_PCB",
  "url": "http://hl7.org/fhir/StructureDefinition/PPP_PCB",
  "name": "PPP_PCB",
  "status": "active",
  "fhirVersion": "4.0.1",
  "kind": "logical",
  "abstract": false,
  "type": "PPP_PCB",
  "baseDefinition": "http://hl7.org/fhir/StructureDefinition/Element",
  "derivation": "specialization",
  "differential": {
    "element": [
      {
        "id": "PPP_PCB",
        "path": "PPP_PCB",
        "type": [
          {
            "code": "Element"
          }
        ],
        "mapping": [
          {
            "id": "PPP_PCB",
            "identity": "v2",
            "map": "PPP_PCB"
          }
        ]
      },
      {
        "id": "PPP_PCB.MSH",
        "path": "PPP_PCB.MSH",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "MSH",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/MSH"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "MSH"
          }
        ]
      },
      {
        "id": "PPP_PCB.SFT",
        "path": "PPP_PCB.SFT",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "SFT",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/SFT"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "SFT"
          }
        ]
      },
      {
        "id": "PPP_PCB.PID",
        "path": "PPP_PCB.PID",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "PID",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/PID"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "PID"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATIENT_VISIT",
        "path": "PPP_PCB.PATIENT_VISIT",
        "min": 0,
        "max": "1",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATIENT_VISIT.PV1",
        "path": "PPP_PCB.PATIENT_VISIT.PV1",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "PV1",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/PV1"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "PV1"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATIENT_VISIT.PV2",
        "path": "PPP_PCB.PATIENT_VISIT.PV2",
        "min": 0,
        "max": "1",
        "type": [
          {
            "code": "PV2",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/PV2"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "PV2"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY",
        "path": "PPP_PCB.PATHWAY",
        "min": 1,
        "max": "*",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PTH",
        "path": "PPP_PCB.PATHWAY.PTH",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "PTH",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/PTH"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "PTH"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.NTE",
        "path": "PPP_PCB.PATHWAY.NTE",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "NTE",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/NTE"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "NTE"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.VAR",
        "path": "PPP_PCB.PATHWAY.VAR",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "VAR",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/VAR"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "VAR"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PATHWAY_ROLE",
        "path": "PPP_PCB.PATHWAY.PATHWAY_ROLE",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PATHWAY_ROLE.ROL",
        "path": "PPP_PCB.PATHWAY.PATHWAY_ROLE.ROL",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "ROL",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/ROL"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "ROL"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PATHWAY_ROLE.VAR",
        "path": "PPP_PCB.PATHWAY.PATHWAY_ROLE.VAR",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "VAR",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/VAR"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "VAR"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM",
        "path": "PPP_PCB.PATHWAY.PROBLEM",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.PRB",
        "path": "PPP_PCB.PATHWAY.PROBLEM.PRB",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "PRB",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/PRB"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "PRB"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.NTE",
        "path": "PPP_PCB.PATHWAY.PROBLEM.NTE",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "NTE",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/NTE"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "NTE"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.VAR",
        "path": "PPP_PCB.PATHWAY.PROBLEM.VAR",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "VAR",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/VAR"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "VAR"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_ROLE",
        "path": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_ROLE",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_ROLE.ROL",
        "path": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_ROLE.ROL",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "ROL",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/ROL"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "ROL"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_ROLE.VAR",
        "path": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_ROLE.VAR",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "VAR",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/VAR"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "VAR"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_OBSERVATION",
        "path": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_OBSERVATION",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_OBSERVATION.OBX",
        "path": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_OBSERVATION.OBX",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "OBX",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/OBX"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "OBX"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_OBSERVATION.NTE",
        "path": "PPP_PCB.PATHWAY.PROBLEM.PROBLEM_OBSERVATION.NTE",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "NTE",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/NTE"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "NTE"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.GOAL",
        "path": "PPP_PCB.PATHWAY.PROBLEM.GOAL",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOL",
        "path": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOL",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "GOL",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/GOL"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "GOL"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.GOAL.NTE",
        "path": "PPP_PCB.PATHWAY.PROBLEM.GOAL.NTE",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "NTE",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/NTE"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "NTE"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.GOAL.VAR",
        "path": "PPP_PCB.PATHWAY.PROBLEM.GOAL.VAR",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "VAR",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/VAR"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "VAR"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_ROLE",
        "path": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_ROLE",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_ROLE.ROL",
        "path": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_ROLE.ROL",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "ROL",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/ROL"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "ROL"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_ROLE.VAR",
        "path": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_ROLE.VAR",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "VAR",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/VAR"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "VAR"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_OBSERVATION",
        "path": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_OBSERVATION",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_OBSERVATION.OBX",
        "path": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_OBSERVATION.OBX",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "OBX",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/OBX"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "OBX"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_OBSERVATION.NTE",
        "path": "PPP_PCB.PATHWAY.PROBLEM.GOAL.GOAL_OBSERVATION.NTE",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "NTE",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/NTE"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "NTE"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.ORDER",
        "path": "PPP_PCB.PATHWAY.PROBLEM.ORDER",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORC",
        "path": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORC",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "ORC",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/ORC"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "ORC"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL",
        "path": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL",
        "min": 0,
        "max": "1",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.PPP_PCB.CHOICE",
        "path": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.PPP_PCB.CHOICE",
        "min": 1,
        "max": "1",
        "mapping": [
          {
            "identity": "v2",
            "map": "PPP_PCB.CHOICE"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.NTE",
        "path": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.NTE",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "NTE",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/NTE"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "NTE"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.VAR",
        "path": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.VAR",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "VAR",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/VAR"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "VAR"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.ORDER_OBSERVATION",
        "path": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.ORDER_OBSERVATION",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "BackboneElement"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.ORDER_OBSERVATION.OBX",
        "path": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.ORDER_OBSERVATION.OBX",
        "min": 1,
        "max": "1",
        "type": [
          {
            "code": "OBX",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/OBX"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "OBX"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.ORDER_OBSERVATION.NTE",
        "path": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.ORDER_OBSERVATION.NTE",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "NTE",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/NTE"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "NTE"
          }
        ]
      },
      {
        "id": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.ORDER_OBSERVATION.VAR",
        "path": "PPP_PCB.PATHWAY.PROBLEM.ORDER.ORDER_DETAIL.ORDER_OBSERVATION.VAR",
        "min": 0,
        "max": "*",
        "type": [
          {
            "code": "VAR",
            "profile": [
              "http://hl7.org/fhir/StructureDefinition/VAR"
            ]
          }
        ],
        "mapping": [
          {
            "identity": "v2",
            "map": "VAR"
          }
        ]
      }
    ]
  }
}