Cache automaton.	Arun Subramaniyan 0001,Jingcheng Wang,Ezhil R. M. Balasubramanian,David T. Blaauw,Dennis Sylvester,Reetuparna Das	10.1145/3123939.3123986
Wireframe: supporting data-dependent parallelism through dependency graph execution in GPUs.	AmirAli Abdolrashidi,Devashree Tripathy,Mehmet Esat Belviranli,Laxmi Narayan Bhuyan,Daniel Wong 0001	10.1145/3123939.3123976
A many-core architecture for in-memory data processing.	Sandeep R. Agrawal,Sam Idicula,Arun Raghavan,Evangelos Vlachos,Venkatraman Govindaraju,Venkatanathan Varadarajan,Cagri Balkesen,Georgios Giannikis,Charlie Roth,Nipun Agarwal,Eric Sedlar	10.1145/3123939.3123985
Xylem: enhancing vertical thermal conduction in 3D processor-memory stacks.	Aditya Agrawal,Josep Torrellas,Sachin Idgunji	10.1145/3123939.3124547
Bit-pragmatic deep neural network computing.	Jorge Albericio,Alberto Delmas,Patrick Judd,Sayeh Sharify,Gerard O&apos;Leary,Roman Genov,Andreas Moshovos	10.1145/3123939.3123982
Mosaic: a GPU memory manager with application-transparent support for multiple page sizes.	Rachata Ausavarungnirun,Joshua Landgraf,Vance Miller,Saugata Ghose,Jayneel Gandhi,Christopher J. Rossbach,Onur Mutlu	10.1145/3123939.3123975
Using branch predictors to predict brain activity in brain-machine implants.	Abhishek Bhattacharjee	10.1145/3123939.3123943
Architectural tradeoffs for biodegradable computing.	Ting-Jung Chang,Zhuozhi Yao,Paul J. Jackson,Barry P. Rand,David Wentzlaff	10.1145/3123939.3123980
Efficient support of position independence on non-volatile memory.	Guoyang Chen,Lei Zhang,Richa Budhiraja,Xipeng Shen,Youfeng Wu	10.1145/3123939.3124543
Software-based gate-level information flow security for IoT systems.	Hari Cherupalli,Henry Duwe,Weidong Ye,Rakesh Kumar 0002,John Sartori	10.1145/3123939.3123955
Estimating and understanding architectural risk.	Weilong Cui,Timothy Sherwood	10.1145/3123939.3124541
TMI: thread memory isolation for false sharing repair.	Christian DeLozier,Ariel Eizenberg,Shiliang Hu,Gilles Pokam,Joseph Devietti	10.1145/3123939.3123947
Memory cocktail therapy: a general learning-based framework to optimize dynamic tradeoffs in NVMs.	Zhaoxia Deng,Lunkai Zhang,Nikita Mishra,Henry Hoffmann,Frederic T. Chong	10.1145/3123939.3124548
CirCNN: accelerating and compressing deep neural networks using block-circulant weight matrices.	Caiwen Ding,Siyu Liao,Yanzhi Wang,Zhe Li 0001,Ning Liu 0007,Youwei Zhuo,Chao Wang 0051,Xuehai Qian,Yu Bai 0004,Geng Yuan,Xiaolong Ma,Yipeng Zhang,Jian Tang 0008,Qinru Qiu,Xue Lin,Bo Yuan 0001	10.1145/3123939.3124552
SCRATCH: an end-to-end application-aware soft-GPGPU architecture and trimming tool.	Pedro Duarte,Pedro Tomás,Gabriel Falcão 0001	10.1145/3123939.3123953
UDP: a programmable accelerator for extract-transform-load workloads and more.	Yuanwei Fang,Chen Zou 0001,Aaron J. Elmore,Andrew A. Chien	10.1145/3123939.3123983
An experimental microarchitecture for a superconducting quantum processor.	Xiang Fu 0003,Michiel Adriaan Rol,Cornelis Christiaan Bultink,J. van Someren,Nader Khammassi,Imran Ashraf,R. F. L. Vermeulen,J. C. de Sterke,W. J. Vlothuizen,R. N. Schouten,Carmen G. Almudéver,Leonardo DiCarlo,Koen Bertels	10.1145/3123939.3123952
Architectural opportunities for novel dynamic EMI shifting (DEMIS).	Daphne I. Gorman,Matthew R. Guthaus,Jose Renau	10.1145/3123939.3123973
Exploiting heterogeneity for tail latency and energy efficiency.	Md. Enamul Haque,Yuxiong He,Sameh Elnikety,Thu D. Nguyen,Ricardo Bianchini,Kathryn S. McKinley	10.1145/3123939.3123956
How secure is your cache against side-channel attacks?	Zecheng He,Ruby B. Lee	10.1145/3123939.3124546
DeftNN: addressing bottlenecks for DNN execution on GPUs via synapse vector elimination and near-compute data fission.	Parker Hill,Animesh Jain,Mason Hill,Babak Zamirai,Chang-Hong Hsu,Michael A. Laurenzano,Scott A. Mahlke,Lingjia Tang,Jason Mars	10.1145/3123939.3123970
Hybrid analog-digital solution of nonlinear partial differential equations.	Yipeng Huang 0001,Ning Guo,Mingoo Seok,Yannis P. Tsividis,Kyle T. Mandli,Simha Sethumadhavan	10.1145/3123939.3124550
Improving the effectiveness of searching for isomorphic chains in superword level parallelism.	Joonmoo Huh,James Tuck	10.1145/3123939.3124554
Optimized surface code communication in superconducting quantum computers.	Ali JavadiAbhari,Pranav Gokhale,Adam Holmes,Diana Franklin,Kenneth R. Brown,Margaret Martonosi,Frederic T. Chong	10.1145/3123939.3123949
Multiperspective reuse prediction.	Daniel A. Jiménez,Elvira Teran	10.1145/3123939.3123942
Schedtask: a hardware-assisted task scheduler.	Prathmesh Kallurkar,Smruti R. Sarangi	10.1145/3123939.3123984
Detecting and mitigating data-dependent DRAM failures by exploiting current memory content.	Samira Manabi Khan,Chris Wilkerson,Zhe Wang 0023,Alaa R. Alameldeen,Donghyuk Lee,Onur Mutlu	10.1145/3123939.3123945
RHMD: evasion-resilient hardware malware detectors.	Khaled N. Khasawneh,Nael B. Abu-Ghazaleh,Dmitry Ponomarev 0001,Lei Yu 0001	10.1145/3123939.3123972
GPUpd: a fast and scalable multi-GPU architecture using cooperative projection and distribution.	Youngsok Kim,Jae-Eon Jo,Hanhwi Jang,Minsoo Rhu,Hanjun Kim 0001,Jangwoo Kim	10.1145/3123939.3123968
Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs.	Ji Kim,Shunning Jiang,Christopher Torng,Moyang Wang,Shreesha Srinath,Berkin Ilbeyi,Khalid Al-Hawaj,Christopher Batten	10.1145/3123939.3136952
Regless: just-in-time operand staging for GPUs.	John Kloosterman,Jonathan Beaumont,Davoud Anoushe Jamshidi,Jonathan Bailey,Trevor N. Mudge,Scott A. Mahlke	10.1145/3123939.3123974
Summarizer: trading communication with computing near storage.	Gunjae Koo,Kiran Kumar Matam,Te I,H. V. Krishna Giri Narra,Jing Li 0021,Hung-Wei Tseng 0001,Steven Swanson,Murali Annavaram	10.1145/3123939.3124553
DRISA: a DRAM-based reconfigurable in-situ accelerator.	Shuangchen Li,Dimin Niu,Krishna T. Malladi,Hongzhong Zheng,Bob Brennan,Yuan Xie 0001	10.1145/3123939.3123977
BVF: enabling significant on-chip power savings via bit-value-favor for throughput processors.	Ang Li 0006,Wenfeng Zhao,Shuaiwen Leon Song	10.1145/3123939.3123944
Unleashing the power of GPU for physically-based rendering via dynamic ray shuffling.	Ya-Shuai Lü,Libo Huang,Li Shen 0007,Zhiying Wang 0003	10.1145/3123939.3124532
Incidental computing on IoT nonvolatile processors.	Kaisheng Ma,Xueqing Li,Jinyang Li 0002,Yongpan Liu,Yuan Xie 0001,Jack Sampson,Mahmut Taylan Kandemir,Vijaykrishnan Narayanan	10.1145/3123939.3124533
IDEAL: image denoising accelerator.	Mostafa Mahmoud,Bojian Zheng,Alberto Delmas Lascorz,Felix Heide,Jonathan Assouline,Paul Boucher,Emmanuel Onzon,Andreas Moshovos	10.1145/3123939.3123941
RTLcheck: verifying the memory consistency of RTL designs.	Yatin A. Manerkar,Daniel Lustig,Margaret Martonosi,Michael Pellauer	10.1145/3123939.3124536
CSALT: context switch aware large TLB.	Yashwant Marathe,Nagendra Gulur,Jee Ho Ryoo,Shuang Song 0007,Lizy K. John	10.1145/3123939.3124549
Architecting hierarchical coherence protocols for push-button parametric verification.	Opeoluwa Matthews,Daniel J. Sorin	10.1145/3123939.3123971
Beyond the socket: NUMA-aware GPUs.	Ugljesa Milic,Oreste Villa,Evgeny Bolotin,Akhil Arunkumar,Eiman Ebrahimi,Aamer Jaleel,Alex Ramírez,David W. Nellans	10.1145/3123939.3124534
Constructing and characterizing covert channels on GPGPUs.	Hoda Naghibijouybari,Khaled N. Khasawneh,Nael B. Abu-Ghazaleh	10.1145/3123939.3124538
Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems.	Mike O&apos;Connor,Niladrish Chatterjee,Donghyuk Lee,John M. Wilson 0002,Aditya Agrawal,Stephen W. Keckler,William J. Dally	10.1145/3123939.3124545
Mirage cores: the illusion of many out-of-order cores using in-order hardware.	Shruti Padmanabha,Andrew Lukefahr,Reetuparna Das,Scott A. Mahlke	10.1145/3123939.3123969
Harnessing voltage margins for energy efficiency in multicore CPUs.	George Papadimitriou 0001,Manolis Kaliorakis,Athanasios Chatzidimitriou,Dimitris Gizopoulos,Peter Lawthers,Shidhartha Das	10.1145/3123939.3124537
Scale-out acceleration for machine learning.	Jongse Park,Hardik Sharma,Divya Mahajan 0001,Joon Kyung Kim,Preston Olds,Hadi Esmaeilzadeh	10.1145/3123939.3123979
PARSNIP: performant architecture for race safety with no impact on precision.	Yuanfeng Peng,Benjamin P. Wood,Joseph Devietti	10.1145/3123939.3123946
Pipelining a triggered processing element.	Thomas J. Repetti,João Pedro Cerqueira,Martha A. Kim,Mingoo Seok	10.1145/3123939.3124551
Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology.	Vivek Seshadri,Donghyuk Lee,Thomas Mullins,Hasan Hassan,Amirali Boroumand,Jeremie S. Kim,Michael A. Kozuch,Onur Mutlu,Phillip B. Gibbons,Todd C. Mowry	10.1145/3123939.3124544
Load value prediction via path-based address prediction: avoiding mispredictions due to conflicting stores.	Rami Sheikh,Harold W. Cain,Raguram Damodaran	10.1145/3123939.3123951
Proteus: a flexible and fast software supported hardware logging approach for NVM.	Seunghee Shin,Satish Kumar Tirukkovalluri,James Tuck,Yan Solihin	10.1145/3123939.3124539
Pageforge: a near-memory content-aware page-merging architecture.	Dimitrios Skarlatos 0002,Nam Sung Kim,Josep Torrellas	10.1145/3123939.3124540
Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor.	Bharat Sukhwani,Thomas Roewer,Charles L. Haymes,Kyu-hyoun Kim,Adam J. McPadden,Daniel M. Dreps,Dean Sanner,Jan van Lunteren,Sameh W. Asaad	10.1145/3123939.3124535
Efficient exception handling support for GPUs.	Ivan Tanasic,Isaac Gelado,Marc Jordà,Eduard Ayguadé,Nacho Navarro	10.1145/3123939.3123950
Data movement aware computation partitioning.	Xulong Tang,Orhan Kislal,Mahmut T. Kandemir,Mustafa Karaköy	10.1145/3123939.3123954
Taming the instruction bandwidth of quantum computers via hardware-managed error correction.	Swamit S. Tannu,Zachary A. Myers,Prashant J. Nair,Douglas M. Carmean,Moinuddin K. Qureshi	10.1145/3123939.3123940
Hardware supported persistent object address translation.	Tiancong Wang,Sakthikumaran Sambasivam,Yan Solihin,James Tuck	10.1145/3123939.3123981
UNFOLD: a memory-efficient speech recognizer using on-the-fly WFST composition.	Reza Yazdani,José-María Arnau,Antonio González 0001	10.1145/3123939.3124542
Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation.	Xiangyao Yu,Christopher J. Hughes,Nadathur Satish,Onur Mutlu,Srinivas Devadas	10.1145/3123939.3124555
Race-to-sleep + content caching + display caching: a recipe for energy-efficient video streaming on handhelds.	Haibo Zhang 0005,Prasanna Venkatesh Rengasamy,Shulin Zhao 0001,Nachiappan Chidambaram Nachiappan,Anand Sivasubramaniam,Mahmut T. Kandemir,Ravi R. Iyer 0001,Chita R. Das	10.1145/3123939.3123948
Versapipe: a versatile programming framework for pipelined computing on GPU.	Zhen Zheng,Chanyoung Oh,Jidong Zhai,Xipeng Shen,Youngmin Yi,Wenguang Chen	10.1145/3123939.3123978
Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2017, Cambridge, MA, USA, October 14-18, 2017	Hillery C. Hunter,Jaime Moreno 0002,Joel S. Emer,Daniel Sánchez 0003	10.1145/3123939
