Dependencies for Project 'project', Target 'project': (DO NOT MODIFY !)
CompilerVersion: 5060960::V5.06 update 7 (build 960)::.\ARMCC
F (.\..\main.c)(0x5E22E73B)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\main.o --omf_browse .\output\obj\main.crf --depend .\output\obj\main.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_usart.h)(0x5D0203E9)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdio.h)(0x602577D4)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdlib.h)(0x602577D4)
I (.\..\applications\app.h)(0x5D02EDC8)
I (..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\mcpwm.h)(0x5BA59D75)
I (..\mcpwm_foc.h)(0x5D01F1BB)
I (..\ledpwm.h)(0x5BA59D75)
I (..\comm_usb.h)(0x5BA59D74)
I (..\terminal.h)(0x5BA59D75)
I (..\packet.h)(0x5BA59D75)
I (..\commands.h)(0x5BA59D74)
I (..\timeout.h)(0x5BA59D75)
I (..\comm_can.h)(0x5BA59D74)
I (..\ws2811.h)(0x5BA59D75)
I (..\led_external.h)(0x5BA59D75)
I (..\encoder.h)(0x5E11A463)
I (..\servo_simple.h)(0x5BA59D75)
I (..\utils.h)(0x5BA59D75)
I (.\..\nrf\nrf_driver.h)(0x5BA59D76)
I (.\..\nrf\rfhelp.h)(0x5BA59D76)
I (.\..\nrf\spi_sw.h)(0x5BA59D76)
I (.\..\appconf\dma.h)(0x5D021117)
I (.\..\applications\can_my.h)(0x5D3A5AA7)
F (.\..\mc_interface.c)(0x5E119A7C)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\mc_interface.o --omf_browse .\output\obj\mc_interface.crf --depend .\output\obj\mc_interface.d)
I (..\mc_interface.h)(0x5D73568C)
I (..\conf_general.h)(0x5E1FB11D)
I (..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\mcpwm.h)(0x5BA59D75)
I (..\mcpwm_foc.h)(0x5D01F1BB)
I (..\ledpwm.h)(0x5BA59D75)
I (..\terminal.h)(0x5BA59D75)
I (..\utils.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\commands.h)(0x5BA59D74)
I (..\encoder.h)(0x5E11A463)
I (.\..\hwconf\drv8301.h)(0x5BA59D76)
I (.\..\hwconf\drv8320.h)(0x5BA59D76)
I (..\buffer.h)(0x5BA59D74)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
F (.\..\mcpwm_foc.c)(0x5E11A4BC)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\mcpwm_foc.o --omf_browse .\output\obj\mcpwm_foc.crf --depend .\output\obj\mcpwm_foc.d)
I (..\mcpwm_foc.h)(0x5D01F1BB)
I (..\conf_general.h)(0x5E1FB11D)
I (..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\digital_filter.h)(0x5BA59D75)
I (..\utils.h)(0x5BA59D75)
I (..\ledpwm.h)(0x5BA59D75)
I (..\terminal.h)(0x5BA59D75)
I (..\encoder.h)(0x5E11A463)
I (..\commands.h)(0x5BA59D74)
I (..\timeout.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdlib.h)(0x602577D4)
I (..\math.h)(0x5A66C2D0)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\arm_math.h)(0x581CC64D)
I (.\..\math.h)(0x5A66C2D0)
F (.\..\encoder.c)(0x5E1FB40E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\encoder.o --omf_browse .\output\obj\encoder.crf --depend .\output\obj\encoder.d)
I (..\encoder.h)(0x5E11A463)
I (..\conf_general.h)(0x5E1FB11D)
I (..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\utils.h)(0x5BA59D75)
I (..\mc_interface.h)(0x5D73568C)
F (.\..\applications\app.c)(0x5BA59D75)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\app.o --omf_browse .\output\obj\app.crf --depend .\output\obj\app.d)
I (..\applications\app.h)(0x5D02EDC8)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (.\..\nrf\nrf_driver.h)(0x5BA59D76)
I (.\..\nrf\rfhelp.h)(0x5BA59D76)
I (.\..\comm_can.h)(0x5BA59D74)
F (.\..\applications\app_adc.c)(0x5BA59D75)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\app_adc.o --omf_browse .\output\obj\app_adc.crf --depend .\output\obj\app_adc.d)
I (..\applications\app.h)(0x5D02EDC8)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (.\..\timeout.h)(0x5BA59D75)
I (.\..\utils.h)(0x5BA59D75)
I (.\..\comm_can.h)(0x5BA59D74)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
F (.\..\applications\app_nunchuk.c)(0x5BA59D75)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\app_nunchuk.o --omf_browse .\output\obj\app_nunchuk.crf --depend .\output\obj\app_nunchuk.d)
I (..\applications\app.h)(0x5D02EDC8)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (.\..\mc_interface.h)(0x5D73568C)
I (.\..\commands.h)(0x5BA59D74)
I (.\..\utils.h)(0x5BA59D75)
I (.\..\timeout.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (.\..\led_external.h)(0x5BA59D75)
I (.\..\comm_can.h)(0x5BA59D74)
I (.\..\terminal.h)(0x5BA59D75)
F (.\..\applications\app_ppm.c)(0x5BA59D75)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\app_ppm.o --omf_browse .\output\obj\app_ppm.crf --depend .\output\obj\app_ppm.d)
I (..\applications\app.h)(0x5D02EDC8)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\servo_dec.h)(0x5BA59D75)
I (.\..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (.\..\timeout.h)(0x5BA59D75)
I (.\..\utils.h)(0x5BA59D75)
I (.\..\comm_can.h)(0x5BA59D74)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
F (.\..\applications\app_sten.c)(0x5BA59D75)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\app_sten.o --omf_browse .\output\obj\app_sten.crf --depend .\output\obj\app_sten.d)
I (..\applications\app.h)(0x5D02EDC8)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\applications\app_uartcomm.c)(0x5E22E4B6)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\app_uartcomm.o --omf_browse .\output\obj\app_uartcomm.crf --depend .\output\obj\app_uartcomm.d)
I (..\applications\app.h)(0x5D02EDC8)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (.\..\packet.h)(0x5BA59D75)
I (.\..\commands.h)(0x5BA59D74)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
F (..\applications\dma.c)(0x5D02108B)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\dma.o --omf_browse .\output\obj\dma.crf --depend .\output\obj\dma.d)
I (.\..\appconf\dma.h)(0x5D021117)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
F (..\applications\can_my.c)(0x5D77ABCA)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\can_my.o --omf_browse .\output\obj\can_my.crf --depend .\output\obj\can_my.d)
I (..\applications\can_my.h)(0x5D3A5AA7)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\mc_interface.h)(0x5D73568C)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
F (.\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY\board.c)(0x5A388275)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\board.o --omf_browse .\output\obj\board.crf --depend .\output\obj\board.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (..\hwconf\hw_60.c)(0x5BA5A595)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\hw_60.o --omf_browse .\output\obj\hw_60.crf --depend .\output\obj\hw_60.d)
I (..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (..\hwconf\hw_60.h)(0x5E22E456)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\utils.h)(0x5BA59D75)
I (..\hwconf\drv8301.h)(0x5BA59D76)
F (..\hwconf\drv8301.c)(0x5BA59D75)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\drv8301.o --omf_browse .\output\obj\drv8301.crf --depend .\output\obj\drv8301.d)
I (..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (..\hwconf\hw_60.h)(0x5E22E456)
I (..\hwconf\drv8301.h)(0x5BA59D76)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\utils.h)(0x5BA59D75)
I (.\..\terminal.h)(0x5BA59D75)
I (.\..\commands.h)(0x5BA59D74)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdio.h)(0x602577D4)
F (..\hwconf\drv8305.c)(0x5BA59D75)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\drv8305.o --omf_browse .\output\obj\drv8305.crf --depend .\output\obj\drv8305.d)
I (..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (..\hwconf\hw_60.h)(0x5E22E456)
F (..\hwconf\drv8320.c)(0x5BA59D75)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\drv8320.o --omf_browse .\output\obj\drv8320.crf --depend .\output\obj\drv8320.d)
I (..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (..\hwconf\hw_60.h)(0x5E22E456)
F (.\..\hwconf\hw.h)(0x5BA59E8C)()
F (.\..\conf_general.h)(0x5E1FB11D)()
F (.\..\chconf.h)(0x5DCE9BCB)()
F (.\..\halconf.h)(0x5BA59D75)()
F (.\..\mcuconf.h)(0x5DCE4490)()
F (.\..\appconf\appconf_default.h)(0x5D03B537)()
F (.\..\appconf\appconf_custom.h)(0x5BA59D75)()
F (.\..\appconf\appconf_example_ppm.h)(0x5BA59D75)()
F (.\..\mcconf\mcconf_sten.h)(0x5BA59D76)()
F (.\..\mcconf\mcconf_default.h)(0x5E06E4E1)()
F (..\hwconf\hw_60.h)(0x5E22E456)()
F (.\..\nrf\nrf_driver.c)(0x5BA59D76)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\nrf_driver.o --omf_browse .\output\obj\nrf_driver.crf --depend .\output\obj\nrf_driver.d)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (..\nrf\nrf_driver.h)(0x5BA59D76)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (..\nrf\rf.h)(0x5BA5A9CF)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (..\nrf\rfhelp.h)(0x5BA59D76)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\applications\app.h)(0x5D02EDC8)
I (.\..\buffer.h)(0x5BA59D74)
I (.\..\commands.h)(0x5BA59D74)
I (.\..\crc.h)(0x5BA59D75)
I (.\..\packet.h)(0x5BA59D75)
F (.\..\nrf\rf.c)(0x5BA59D76)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\rf.o --omf_browse .\output\obj\rf.crf --depend .\output\obj\rf.d)
I (..\nrf\rf.h)(0x5BA5A9CF)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (..\nrf\spi_sw.h)(0x5BA59D76)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\nrf\rfhelp.c)(0x5BA59D76)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\rfhelp.o --omf_browse .\output\obj\rfhelp.crf --depend .\output\obj\rfhelp.d)
I (..\nrf\rfhelp.h)(0x5BA59D76)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (..\nrf\rf.h)(0x5BA5A9CF)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\crc.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
F (.\..\nrf\spi_sw.c)(0x5BA59D76)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\spi_sw.o --omf_browse .\output\obj\spi_sw.crf --depend .\output\obj\spi_sw.d)
I (..\nrf\spi_sw.h)(0x5BA59D76)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\utils.h)(0x5BA59D75)
F (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\misc.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\misc.o --omf_browse .\output\obj\misc.crf --depend .\output\obj\misc.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
F (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_adc.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_adc.o --omf_browse .\output\obj\stm32f4xx_adc.crf --depend .\output\obj\stm32f4xx_adc.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_dma.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_dma.o --omf_browse .\output\obj\stm32f4xx_dma.crf --depend .\output\obj\stm32f4xx_dma.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_exti.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_exti.o --omf_browse .\output\obj\stm32f4xx_exti.crf --depend .\output\obj\stm32f4xx_exti.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
F (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_flash.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_flash.o --omf_browse .\output\obj\stm32f4xx_flash.crf --depend .\output\obj\stm32f4xx_flash.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
F (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_rcc.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_rcc.o --omf_browse .\output\obj\stm32f4xx_rcc.crf --depend .\output\obj\stm32f4xx_rcc.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
F (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_syscfg.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_syscfg.o --omf_browse .\output\obj\stm32f4xx_syscfg.crf --depend .\output\obj\stm32f4xx_syscfg.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_tim.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_tim.o --omf_browse .\output\obj\stm32f4xx_tim.crf --depend .\output\obj\stm32f4xx_tim.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_wwdg.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_wwdg.o --omf_browse .\output\obj\stm32f4xx_wwdg.crf --depend .\output\obj\stm32f4xx_wwdg.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
F (..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_usart.c)(0x5D020B49)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_usart.o --omf_browse .\output\obj\stm32f4xx_usart.crf --depend .\output\obj\stm32f4xx_usart.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_usart.h)(0x5D0203E9)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
F (..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_gpio.c)(0x5D020B58)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_gpio.o --omf_browse .\output\obj\stm32f4xx_gpio.crf --depend .\output\obj\stm32f4xx_gpio.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
F (..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\src\stm32f4xx_can.c)(0x5D37ABD2)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32f4xx_can.o --omf_browse .\output\obj\stm32f4xx_can.crf --depend .\output\obj\stm32f4xx_can.d)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
F (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.c)(0x5A388274)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\osal.o --omf_browse .\output\obj\osal.crf --depend .\output\obj\osal.d)
I (..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\hal\src\adc.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\adc.o --omf_browse .\output\obj\adc.crf --depend .\output\obj\adc.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\can.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\can.o --omf_browse .\output\obj\can.crf --depend .\output\obj\can.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\dac.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\dac.o --omf_browse .\output\obj\dac.crf --depend .\output\obj\dac.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\ext.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\ext.o --omf_browse .\output\obj\ext.crf --depend .\output\obj\ext.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\gpt.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\gpt.o --omf_browse .\output\obj\gpt.crf --depend .\output\obj\gpt.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\hal.c)(0x5D020724)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\hal.o --omf_browse .\output\obj\hal.crf --depend .\output\obj\hal.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\hal_mmcsd.c)(0x5A702BB8)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\hal_mmcsd.o --omf_browse .\output\obj\hal_mmcsd.crf --depend .\output\obj\hal_mmcsd.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\hal_queues.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\hal_queues.o --omf_browse .\output\obj\hal_queues.crf --depend .\output\obj\hal_queues.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\i2c.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\i2c.o --omf_browse .\output\obj\i2c.crf --depend .\output\obj\i2c.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\i2s.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\i2s.o --omf_browse .\output\obj\i2s.crf --depend .\output\obj\i2s.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\icu.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\icu.o --omf_browse .\output\obj\icu.crf --depend .\output\obj\icu.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\mac.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\mac.o --omf_browse .\output\obj\mac.crf --depend .\output\obj\mac.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\mmc_spi.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\mmc_spi.o --omf_browse .\output\obj\mmc_spi.crf --depend .\output\obj\mmc_spi.d)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\pal.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\pal.o --omf_browse .\output\obj\pal.crf --depend .\output\obj\pal.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\pwm.c)(0x5A388271)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\pwm.o --omf_browse .\output\obj\pwm.crf --depend .\output\obj\pwm.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\rtc.c)(0x5A388270)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\rtc.o --omf_browse .\output\obj\rtc.crf --depend .\output\obj\rtc.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\sdc.c)(0x5A388270)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\sdc.o --omf_browse .\output\obj\sdc.crf --depend .\output\obj\sdc.d)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\serial.c)(0x5A388270)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\serial.o --omf_browse .\output\obj\serial.crf --depend .\output\obj\serial.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\serial_usb.c)(0x5A388270)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\serial_usb.o --omf_browse .\output\obj\serial_usb.crf --depend .\output\obj\serial_usb.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\spi.c)(0x5A388270)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\spi.o --omf_browse .\output\obj\spi.crf --depend .\output\obj\spi.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\st.c)(0x5A388270)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\st.o --omf_browse .\output\obj\st.crf --depend .\output\obj\st.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\uart.c)(0x5A388270)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\uart.o --omf_browse .\output\obj\uart.crf --depend .\output\obj\uart.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\src\usb.c)(0x5A388270)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\usb.o --omf_browse .\output\obj\usb.crf --depend .\output\obj\usb.d)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\rt\src\chcond.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chcond.o --omf_browse .\output\obj\chcond.crf --depend .\output\obj\chcond.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chdebug.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chdebug.o --omf_browse .\output\obj\chdebug.crf --depend .\output\obj\chdebug.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chdynamic.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chdynamic.o --omf_browse .\output\obj\chdynamic.crf --depend .\output\obj\chdynamic.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chevents.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chevents.o --omf_browse .\output\obj\chevents.crf --depend .\output\obj\chevents.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chheap.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chheap.o --omf_browse .\output\obj\chheap.crf --depend .\output\obj\chheap.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chmboxes.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chmboxes.o --omf_browse .\output\obj\chmboxes.crf --depend .\output\obj\chmboxes.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chmemcore.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chmemcore.o --omf_browse .\output\obj\chmemcore.crf --depend .\output\obj\chmemcore.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chmempools.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chmempools.o --omf_browse .\output\obj\chmempools.crf --depend .\output\obj\chmempools.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chmsg.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chmsg.o --omf_browse .\output\obj\chmsg.crf --depend .\output\obj\chmsg.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chmtx.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chmtx.o --omf_browse .\output\obj\chmtx.crf --depend .\output\obj\chmtx.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chqueues.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chqueues.o --omf_browse .\output\obj\chqueues.crf --depend .\output\obj\chqueues.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chregistry.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chregistry.o --omf_browse .\output\obj\chregistry.crf --depend .\output\obj\chregistry.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chschd.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chschd.o --omf_browse .\output\obj\chschd.crf --depend .\output\obj\chschd.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chsem.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chsem.o --omf_browse .\output\obj\chsem.crf --depend .\output\obj\chsem.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chstats.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chstats.o --omf_browse .\output\obj\chstats.crf --depend .\output\obj\chstats.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chsys.c)(0x5DCEAFC8)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chsys.o --omf_browse .\output\obj\chsys.crf --depend .\output\obj\chsys.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chthreads.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chthreads.o --omf_browse .\output\obj\chthreads.crf --depend .\output\obj\chthreads.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chtm.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chtm.o --omf_browse .\output\obj\chtm.crf --depend .\output\obj\chtm.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\src\chvt.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chvt.o --omf_browse .\output\obj\chvt.crf --depend .\output\obj\chvt.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\RVCT\chcoreasm_v7m.s)(0x5A38593E)(--cpu Cortex-M4.fp.sp -g --apcs=interwork --pd "__MICROLIB SETA 1" -I .\..\ -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx --cpreproc --cpu=Cortex-M4.fp  --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include--pd "__UVISION_VERSION SETA 536" --pd "_RTE_ SETA 1" --pd "STM32F405xx SETA 1" --pd "_RTE_ SETA 1"--list .\output\lst\chcoreasm_v7m.lst --xref -o .\output\obj\chcoreasm_v7m.o --depend .\output\obj\chcoreasm_v7m.d)
F (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chcore_v7m.o --omf_browse .\output\obj\chcore_v7m.crf --depend .\output\obj\chcore_v7m.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.c)(0x5A38593E)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\chcore.o --omf_browse .\output\obj\chcore.crf --depend .\output\obj\chcore.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
F (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\compilers\RVCT\cstartup.s)(0x5CFF4CA4)(--cpu Cortex-M4.fp.sp -g --apcs=interwork --pd "__MICROLIB SETA 1" -I .\..\ -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx --cpreproc --cpu=Cortex-M4.fp  --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include--pd "__UVISION_VERSION SETA 536" --pd "_RTE_ SETA 1" --pd "STM32F405xx SETA 1" --pd "_RTE_ SETA 1"--list .\output\lst\cstartup.lst --xref -o .\output\obj\cstartup.o --depend .\output\obj\cstartup.d)
F (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\compilers\RVCT\vectors.s)(0x55A258D4)(--cpu Cortex-M4.fp.sp -g --apcs=interwork --pd "__MICROLIB SETA 1" -I .\..\ -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx --cpreproc --cpu=Cortex-M4.fp  --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include--pd "__UVISION_VERSION SETA 536" --pd "_RTE_ SETA 1" --pd "STM32F405xx SETA 1" --pd "_RTE_ SETA 1"--list .\output\lst\vectors.lst --xref -o .\output\obj\vectors.o --depend .\output\obj\vectors.d)
F (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\nvic.o --omf_browse .\output\obj\nvic.crf --depend .\output\obj\nvic.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\adc_lld.c)(0x5A388272)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\adc_lld.o --omf_browse .\output\obj\adc_lld.crf --depend .\output\obj\adc_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\ext_lld_isr.c)(0x5A388272)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\ext_lld_isr.o --omf_browse .\output\obj\ext_lld_isr.crf --depend .\output\obj\ext_lld_isr.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.c)(0x5A388272)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\hal_lld.o --omf_browse .\output\obj\hal_lld.crf --depend .\output\obj\hal_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.c)(0x5A388272)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\stm32_dma.o --omf_browse .\output\obj\stm32_dma.crf --depend .\output\obj\stm32_dma.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\can_lld.o --omf_browse .\output\obj\can_lld.crf --depend .\output\obj\can_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\ext_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\ext_lld.o --omf_browse .\output\obj\ext_lld.crf --depend .\output\obj\ext_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\mac_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\mac_lld.o --omf_browse .\output\obj\mac_lld.crf --depend .\output\obj\mac_lld.d)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\sdc_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\sdc_lld.o --omf_browse .\output\obj\sdc_lld.crf --depend .\output\obj\sdc_lld.d)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1\dac_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\dac_lld.o --omf_browse .\output\obj\dac_lld.crf --depend .\output\obj\dac_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\pal_lld.o --omf_browse .\output\obj\pal_lld.crf --depend .\output\obj\pal_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\i2c_lld.o --omf_browse .\output\obj\i2c_lld.crf --depend .\output\obj\i2c_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\usb_lld.o --omf_browse .\output\obj\usb_lld.crf --depend .\output\obj\usb_lld.d)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2\rtc_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\rtc_lld.o --omf_browse .\output\obj\rtc_lld.crf --depend .\output\obj\rtc_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\i2s_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\i2s_lld.o --omf_browse .\output\obj\i2s_lld.crf --depend .\output\obj\i2s_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.c)(0x5A388273)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\spi_lld.o --omf_browse .\output\obj\spi_lld.crf --depend .\output\obj\spi_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\gpt_lld.c)(0x5A388272)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\gpt_lld.o --omf_browse .\output\obj\gpt_lld.crf --depend .\output\obj\gpt_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.c)(0x5A388272)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\icu_lld.o --omf_browse .\output\obj\icu_lld.crf --depend .\output\obj\icu_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\pwm_lld.c)(0x5A388272)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\pwm_lld.o --omf_browse .\output\obj\pwm_lld.crf --depend .\output\obj\pwm_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.c)(0x5A388272)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\st_lld.o --omf_browse .\output\obj\st_lld.crf --depend .\output\obj\st_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\serial_lld.c)(0x5A388272)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\serial_lld.o --omf_browse .\output\obj\serial_lld.crf --depend .\output\obj\serial_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.c)(0x5D03A367)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\uart_lld.o --omf_browse .\output\obj\uart_lld.crf --depend .\output\obj\uart_lld.d)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
F (.\..\ChibiOS_3.0.2\os\ext\CMSIS\DSP_Lib\Source\CommonTables\arm_common_tables.c)(0x581CC64A)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\arm_common_tables.o --omf_browse .\output\obj\arm_common_tables.crf --depend .\output\obj\arm_common_tables.d)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\arm_math.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (.\..\math.h)(0x5A66C2D0)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\arm_common_tables.h)(0x581CC64D)
F (.\..\ChibiOS_3.0.2\os\ext\CMSIS\DSP_Lib\Source\FastMathFunctions\arm_sin_f32.c)(0x581CC649)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\arm_sin_f32.o --omf_browse .\output\obj\arm_sin_f32.crf --depend .\output\obj\arm_sin_f32.d)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\arm_math.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (.\..\math.h)(0x5A66C2D0)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\arm_common_tables.h)(0x581CC64D)
F (.\..\ChibiOS_3.0.2\os\ext\CMSIS\DSP_Lib\Source\FastMathFunctions\arm_cos_f32.c)(0x581CC649)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\arm_cos_f32.o --omf_browse .\output\obj\arm_cos_f32.crf --depend .\output\obj\arm_cos_f32.d)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\arm_math.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (.\..\math.h)(0x5A66C2D0)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\arm_common_tables.h)(0x581CC64D)
F (.\..\buffer.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\buffer.o --omf_browse .\output\obj\buffer.crf --depend .\output\obj\buffer.d)
I (..\buffer.h)(0x5BA59D74)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
F (.\..\comm_can.c)(0x5CEF83AC)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\comm_can.o --omf_browse .\output\obj\comm_can.crf --depend .\output\obj\comm_can.d)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (..\comm_can.h)(0x5BA59D74)
I (..\conf_general.h)(0x5E1FB11D)
I (..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (..\buffer.h)(0x5BA59D74)
I (..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\timeout.h)(0x5BA59D75)
I (..\commands.h)(0x5BA59D74)
I (.\..\applications\app.h)(0x5D02EDC8)
I (..\crc.h)(0x5BA59D75)
I (..\packet.h)(0x5BA59D75)
F (.\..\comm_usb.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\comm_usb.o --omf_browse .\output\obj\comm_usb.crf --depend .\output\obj\comm_usb.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\comm_usb.h)(0x5BA59D74)
I (..\packet.h)(0x5BA59D75)
I (..\comm_usb_serial.h)(0x5BA59D74)
I (..\commands.h)(0x5BA59D74)
F (.\..\comm_usb_serial.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\comm_usb_serial.o --omf_browse .\output\obj\comm_usb_serial.crf --depend .\output\obj\comm_usb_serial.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
F (.\..\commands.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\commands.o --omf_browse .\output\obj\commands.crf --depend .\output\obj\commands.d)
I (..\commands.h)(0x5BA59D74)
I (..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\servo_simple.h)(0x5BA59D75)
I (..\buffer.h)(0x5BA59D74)
I (..\terminal.h)(0x5BA59D75)
I (..\mcpwm.h)(0x5BA59D75)
I (..\mcpwm_foc.h)(0x5D01F1BB)
I (.\..\applications\app.h)(0x5D02EDC8)
I (..\timeout.h)(0x5BA59D75)
I (..\servo_dec.h)(0x5BA59D75)
I (..\comm_can.h)(0x5BA59D74)
I (..\flash_helper.h)(0x5BA59D75)
I (..\utils.h)(0x5BA59D75)
I (..\packet.h)(0x5BA59D75)
I (..\encoder.h)(0x5E11A463)
I (.\..\nrf\nrf_driver.h)(0x5BA59D76)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdarg.h)(0x602577D6)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdio.h)(0x602577D4)
F (.\..\conf_general.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\conf_general.o --omf_browse .\output\obj\conf_general.crf --depend .\output\obj\conf_general.d)
I (..\conf_general.h)(0x5E1FB11D)
I (..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (..\eeprom.h)(0x5BA59D75)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (..\mcpwm.h)(0x5BA59D75)
I (..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\utils.h)(0x5BA59D75)
I (..\timeout.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (.\..\mcconf\mcconf_default.h)(0x5E06E4E1)
I (.\..\appconf\appconf_default.h)(0x5D03B537)
F (.\..\eeprom.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\eeprom.o --omf_browse .\output\obj\eeprom.crf --depend .\output\obj\eeprom.d)
I (..\eeprom.h)(0x5BA59D75)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (..\flash_helper.h)(0x5BA59D75)
I (..\conf_general.h)(0x5E1FB11D)
F (.\..\crc.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\crc.o --omf_browse .\output\obj\crc.crf --depend .\output\obj\crc.d)
I (..\crc.h)(0x5BA59D75)
F (.\..\digital_filter.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\digital_filter.o --omf_browse .\output\obj\digital_filter.crf --depend .\output\obj\digital_filter.d)
I (..\digital_filter.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
F (.\..\flash_helper.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\flash_helper.o --omf_browse .\output\obj\flash_helper.crf --depend .\output\obj\flash_helper.d)
I (..\flash_helper.h)(0x5BA59D75)
I (..\conf_general.h)(0x5E1FB11D)
I (..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (..\utils.h)(0x5BA59D75)
I (..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
F (.\..\irq_handlers.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\irq_handlers.o --omf_browse .\output\obj\irq_handlers.crf --depend .\output\obj\irq_handlers.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (..\isr_vector_table.h)(0x5BA59D75)
I (..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\mcpwm_foc.h)(0x5D01F1BB)
I (..\encoder.h)(0x5E11A463)
F (.\..\led_external.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\led_external.o --omf_browse .\output\obj\led_external.crf --depend .\output\obj\led_external.d)
I (..\led_external.h)(0x5BA59D75)
I (..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\ws2811.h)(0x5BA59D75)
I (..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\utils.h)(0x5BA59D75)
F (.\..\ledpwm.c)(0x5BA59D73)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\ledpwm.o --omf_browse .\output\obj\ledpwm.crf --depend .\output\obj\ledpwm.d)
I (..\ledpwm.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
F (.\..\mcpwm.c)(0x5D01E7E0)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\mcpwm.o --omf_browse .\output\obj\mcpwm.crf --depend .\output\obj\mcpwm.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdlib.h)(0x602577D4)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdio.h)(0x602577D4)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (..\mcpwm.h)(0x5BA59D75)
I (..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\digital_filter.h)(0x5BA59D75)
I (..\utils.h)(0x5BA59D75)
I (..\ledpwm.h)(0x5BA59D75)
I (..\terminal.h)(0x5BA59D75)
I (..\encoder.h)(0x5E11A463)
F (.\..\packet.c)(0x5E1FB3B4)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\packet.o --omf_browse .\output\obj\packet.crf --depend .\output\obj\packet.d)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (..\packet.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (..\crc.h)(0x5BA59D75)
F (.\..\servo_dec.c)(0x5BA59D74)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\servo_dec.o --omf_browse .\output\obj\servo_dec.crf --depend .\output\obj\servo_dec.d)
I (..\servo_dec.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\utils.h)(0x5BA59D75)
F (.\..\servo_simple.c)(0x5BA59D74)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\servo_simple.o --omf_browse .\output\obj\servo_simple.crf --depend .\output\obj\servo_simple.d)
I (..\servo_simple.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\utils.h)(0x5BA59D75)
F (.\..\terminal.c)(0x5BA59FE5)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\terminal.o --omf_browse .\output\obj\terminal.crf --depend .\output\obj\terminal.d)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (..\terminal.h)(0x5BA59D75)
I (..\mcpwm.h)(0x5BA59D75)
I (..\mcpwm_foc.h)(0x5D01F1BB)
I (..\mc_interface.h)(0x5D73568C)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
I (..\commands.h)(0x5BA59D74)
I (..\comm_can.h)(0x5BA59D74)
I (..\utils.h)(0x5BA59D75)
I (..\timeout.h)(0x5BA59D75)
I (..\encoder.h)(0x5E11A463)
I (.\..\hwconf\drv8301.h)(0x5BA59D76)
I (.\..\hwconf\drv8305.h)(0x5BA59D76)
I (.\..\hwconf\drv8320.h)(0x5BA59D76)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdio.h)(0x602577D4)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
F (.\..\timeout.c)(0x5D0265C6)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\timeout.o --omf_browse .\output\obj\timeout.crf --depend .\output\obj\timeout.d)
I (..\timeout.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (..\mc_interface.h)(0x5D73568C)
I (..\conf_general.h)(0x5E1FB11D)
I (..\datatypes.h)(0x5BA59D75)
I (.\..\hwconf\hw.h)(0x5BA59E8C)
I (.\..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\hwconf\hw_60.h)(0x5E22E456)
F (.\..\utils.c)(0x5BA59D74)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\utils.o --omf_browse .\output\obj\utils.crf --depend .\output\obj\utils.d)
I (..\utils.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\conf_general.h)(0x5E1FB11D)
I (.\..\datatypes.h)(0x5BA59D75)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\string.h)(0x602577DE)
F (.\..\ws2811.c)(0x5BA59D74)(--c99 -c --cpu Cortex-M4.fp.sp -D__MICROLIB -g -W -O2 -Otime --apcs=interwork --split_sections --enum_is_int -I .\..\ -I .\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\include -I .\..\ChibiOS_3.0.2\os\ext\CMSIS\ST -I .\..\ChibiOS_3.0.2\os\rt\include -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx -I .\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC -I .\..\ChibiOS_3.0.2\os\hal\osal\rt -I .\..\ChibiOS_3.0.2\os\hal\include -I .\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\DACv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\RTCv2 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1 -I .\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx -I .\..\ChibiOS_3.0.2\os\hal\lib\streams -I .\..\ChibiOS_3.0.2\os\hal\boards\ST_STM32F4_DISCOVERY -I .\..\ChibiOS_3.0.2\os\various -I .\..\STLib\Inc -I .\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc -I .\..\hwconf -I .\..\applications -I .\..\nrf -I ..\bldc-master -I .\..\mcconf -I .\..\appconf --gnu --c99 --cpu=Cortex-M4.fp --fpmode=fast-I.\RTE\_project-IC:\Keil\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include-IC:\Keil\Arm\Packs\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include-D__UVISION_VERSION="536" -D_RTE_ -DSTM32F405xx -D_RTE_ -DARM_ENCRYPT -DARM_FPU -DARM_SINCOS -DARM_SQRT -DARM_MDK -DARM_DEBUG -DARM_BOOT -DARM_APP_NEW -DARM_EEPROM -DHW_VERSION_60 -DBOARD_OTG_NOVBUSSENS -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -D__FPU_PRESENT="1" -D__FPU_USED="1" -DARM_MATH_CM4 -D__CC_ARM -DM_PI="3.1415926f" -D__heap_base__="Image$$RW_IRAM1$$ZI$$Limit" -D__heap_end__="Image$$RW_IRAM2$$Base"-o .\output\obj\ws2811.o --omf_browse .\output\obj\ws2811.crf --depend .\output\obj\ws2811.d)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\math.h)(0x602577D8)
I (..\ws2811.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdint.h)(0x602577DE)
I (..\conf_general.h)(0x5E1FB11D)
I (..\datatypes.h)(0x5BA59D75)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stdbool.h)(0x602577DC)
I (.\..\ChibiOS_3.0.2\os\rt\include\ch.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\compilers\GCC\chtypes.h)(0x5A38593E)
I (C:\Keil\Keil_v506\ARM\ARMCC\include\stddef.h)(0x602577DE)
I (.\..\chconf.h)(0x5DCE9BCB)
I (.\..\ChibiOS_3.0.2\os\rt\include\chlicense.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsystypes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\common\ports\ARMCMx\devices\STM32F4xx\cmparams.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\stm32f405xx.h)(0x577145C6)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cm4.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmInstr.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmFunc.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\include\core_cmSimd.h)(0x581CC64D)
I (.\..\ChibiOS_3.0.2\os\ext\CMSIS\ST\system_stm32f4xx.h)(0x5A1673D5)
I (.\..\ChibiOS_3.0.2\os\rt\ports\ARMCMx\chcore_v7m.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdebug.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chtm.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstats.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chschd.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsys.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chvt.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chthreads.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chregistry.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chbsem.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmtx.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chcond.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chevents.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmsg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmboxes.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmemcore.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chheap.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chmempools.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chdynamic.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chqueues.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\os\rt\include\chstreams.h)(0x5A38593E)
I (..\stm32f4xx_conf.h)(0x5D37AB98)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\misc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4_gpio_af.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_dma.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_adc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_exti.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_flash.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_rcc.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_syscfg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_tim.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_wwdg.h)(0x5A38593E)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_gpio.h)(0x5D020AE5)
I (.\..\ChibiOS_3.0.2\ext\stdperiph_stm32f4\inc\stm32f4xx_can.h)(0x53DBAFAE)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\osal\rt\osal.h)(0x5A388273)
I (.\..\board.h)(0x5DCE7C6C)
I (.\..\halconf.h)(0x5BA59D75)
I (.\..\mcuconf.h)(0x5DCE4490)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\hal_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_registry.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\common\ARMCMx\nvic.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_isr.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_dma.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\STM32F4xx\stm32_rcc.h)(0x5A388271)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_streams.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_channels.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_files.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_ioblock.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_mmcsd.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\hal_queues.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\pal.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\adc.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\can.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\can_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\dac.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\ext.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\gpt.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2c.h)(0x5A388275)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\I2Cv1\i2c_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\i2s.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\icu.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h)(0x5B19F2DF)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mac.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\mii.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\pwm.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\rtc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\sdc.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\SPIv1\spi_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\uart.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\USARTv1\uart_lld.h)(0x5D0300BD)
I (.\..\ChibiOS_3.0.2\os\hal\include\usb.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\usb_lld.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\OTGv1\stm32_otg.h)(0x5A388273)
I (.\..\ChibiOS_3.0.2\os\hal\include\st.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\ports\STM32\LLD\TIMv1\st_lld.h)(0x5A388272)
I (.\..\ChibiOS_3.0.2\os\hal\include\mmc_spi.h)(0x5A388274)
I (.\..\ChibiOS_3.0.2\os\hal\include\serial_usb.h)(0x5A388274)
