Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 12 14:29:20 2021
| Host         : LVCS-Air14Plus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_wrapper_control_sets_placed.rpt
| Design       : TOP_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   205 |
| Unused register locations in slices containing registers |   620 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           49 |
| No           | No                    | Yes                    |             256 |          120 |
| No           | Yes                   | No                     |             186 |           84 |
| Yes          | No                    | No                     |            1247 |          413 |
| Yes          | No                    | Yes                    |             320 |          207 |
| Yes          | Yes                   | No                     |             926 |          343 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                         Enable Signal                                                                                         |                                                             Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[12]                                                             | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]_0[0]   |                1 |              1 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[8][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/REG_FILE/AR[0]                                                                                                         |                1 |              1 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                         |                                                                                                                                         |                1 |              1 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[6][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/REG_FILE/AR[0]                                                                                                         |                1 |              1 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                               | TOP_i/mem_control_0/inst/REG0/RST                                                                                                       |                1 |              1 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0 |                1 |              1 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                        | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1__0_n_0                                                  |                1 |              2 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[2][31]_0[0]                                                                                                                                              | TOP_i/CPU_0/inst/REG_FILE/AR[0]                                                                                                         |                2 |              2 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[4][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/REG_FILE/AR[0]                                                                                                         |                2 |              2 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual   |                                                                                                                                         |                1 |              3 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          |                                                                                                                                         |                2 |              3 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | TOP_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                  |                1 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                              | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1065]_i_1_n_0           |                2 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_1_n_0           |                2 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | TOP_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                  |                1 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                               |                                                                                                                                         |                1 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                               |                1 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]_0                                                             | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                     | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                 |                3 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                        | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                        |                                                                                                                                         |                1 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                         |                1 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/pipe_control/out_reg[0]                                                                                                                                                      |                                                                                                                                         |                3 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]_0                                          | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              4 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                      | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              5 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |              5 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |              5 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                         |                2 |              5 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0 | TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                3 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                2 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                3 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | TOP_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                            |                1 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[7][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[31]_0                                                                                                  |                4 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[9][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[31]_0                                                                                                  |                3 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                3 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                             |                                                                                                                                         |                2 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0  | TOP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                              |                2 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[5][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[31]_0                                                                                                  |                6 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                         | TOP_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                            |                1 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[3][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[31]_0                                                                                                  |                5 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0  | TOP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                              |                2 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0  | TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                              |                3 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0 | TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                2 |              6 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[25][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[25][14]                                                                                            |                1 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[23][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[23][14]                                                                                            |                1 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[14][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[14][14]                                                                                            |                2 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[16][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[16][14]                                                                                            |                1 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[13][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[13][14]                                                                                            |                2 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[15][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[15][14]                                                                                            |                2 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[12][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[12][14]                                                                                            |                1 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[18][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[18][14]                                                                                            |                1 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[24][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[24][14]                                                                                            |                2 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[26][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[26][14]                                                                                            |                3 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[22][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[22][14]                                                                                            |                2 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[1][15]                                                                                                                                                   | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[1][14]                                                                                             |                2 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                          |                                                                                                                                         |                2 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[17][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[17][14]                                                                                            |                1 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[19][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[19][14]                                                                                            |                5 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[21][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[21][14]                                                                                            |                4 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[27][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[27][14]                                                                                            |                1 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[30][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[30][14]                                                                                            |                5 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[11][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[11][14]                                                                                            |                4 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile                                                                                                                                                              | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[31][14]                                                                                            |                3 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[10][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[10][14]                                                                                            |                3 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[28][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[28][14]                                                                                            |                3 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[20][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[20][14]                                                                                            |                1 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[29][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[29][14]                                                                                            |                2 |              7 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                         |                3 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                         |                2 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                         |                2 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                         |                3 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                         | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                 |                3 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                2 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                         |                2 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                         |                3 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                         |                1 |              8 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[21][15]                                                                                                                                                  |                                                                                                                                         |                7 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[17][15]                                                                                                                                                  |                                                                                                                                         |                3 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[1][15]                                                                                                                                                   |                                                                                                                                         |                4 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[24][15]                                                                                                                                                  |                                                                                                                                         |                5 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[15][15]                                                                                                                                                  |                                                                                                                                         |                2 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[14][15]                                                                                                                                                  |                                                                                                                                         |                6 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[23][15]                                                                                                                                                  |                                                                                                                                         |                6 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[25][15]                                                                                                                                                  |                                                                                                                                         |                4 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[29][15]                                                                                                                                                  |                                                                                                                                         |                5 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[20][15]                                                                                                                                                  |                                                                                                                                         |                4 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[28][15]                                                                                                                                                  |                                                                                                                                         |                8 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[10][15]                                                                                                                                                  |                                                                                                                                         |                6 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[13][15]                                                                                                                                                  |                                                                                                                                         |                2 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[11][15]                                                                                                                                                  |                                                                                                                                         |                2 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[26][15]                                                                                                                                                  |                                                                                                                                         |                8 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[30][15]                                                                                                                                                  |                                                                                                                                         |                7 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                       | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                    | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                |                3 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                   |                                                                                                                                         |                5 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                   |                                                                                                                                         |                4 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                   |                                                                                                                                         |                3 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[16][15]                                                                                                                                                  |                                                                                                                                         |                6 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[27][15]                                                                                                                                                  |                                                                                                                                         |                4 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[19][15]                                                                                                                                                  |                                                                                                                                         |                2 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[22][15]                                                                                                                                                  |                                                                                                                                         |                4 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[18][15]                                                                                                                                                  |                                                                                                                                         |                5 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[12][15]                                                                                                                                                  |                                                                                                                                         |                4 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile                                                                                                                                                              |                                                                                                                                         |                4 |              9 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                            | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]_0[0]   |                6 |             10 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                             | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |             10 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | TOP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                   |                4 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                  |                4 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                     |                                                                                                                                         |                3 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                2 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                     |                                                                                                                                         |                3 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i                                                                               | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                2 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                        |                                                                                                                                         |                4 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                        |                                                                                                                                         |                3 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                   |                4 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | TOP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                   |                3 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                        |                                                                                                                                         |                3 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                  |                5 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                               | TOP_i/CPU_0/inst/REG_FILE/AR[0]                                                                                                         |                3 |             12 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                           |                                                                                                                                         |                5 |             13 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                               | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                 |                6 |             13 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                         |                4 |             14 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                         |                4 |             15 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                         |                4 |             15 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[17][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[17][31]                                                                                            |                5 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[1][15]                                                                                                                                                   | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[1][31]                                                                                             |                7 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[24][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[24][31]                                                                                            |                6 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[15][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[15][31]                                                                                            |                4 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[16][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[16][31]                                                                                            |                5 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[13][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[13][31]                                                                                            |                6 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[14][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[14][31]                                                                                            |               10 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[23][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[23][31]                                                                                            |                6 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[25][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[25][31]                                                                                            |                9 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[29][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[29][31]                                                                                            |                4 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[22][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[22][31]                                                                                            |                8 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[20][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[20][31]                                                                                            |                8 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[26][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[26][31]                                                                                            |               15 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[28][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[28][31]                                                                                            |                7 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[18][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[18][31]                                                                                            |               10 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[27][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[27][31]                                                                                            |                7 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[10][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[10][31]                                                                                            |                4 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[12][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[12][31]                                                                                            |                5 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[19][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[19][31]                                                                                            |                6 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile                                                                                                                                                              | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[31][31]                                                                                            |                4 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[11][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[11][31]                                                                                            |                6 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[30][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[30][31]                                                                                            |               10 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[21][15]                                                                                                                                                  | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[21][31]                                                                                            |                6 |             16 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                 |                                                                                                                                         |                5 |             17 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                             |                9 |             18 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                         |                4 |             19 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                         |                5 |             19 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                              |                                                                                                                                         |                9 |             20 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                         |                8 |             21 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                         |                8 |             24 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[5][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/REG_FILE/AR[0]                                                                                                         |               20 |             26 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[3][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/REG_FILE/AR[0]                                                                                                         |               20 |             26 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[7][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/REG_FILE/AR[0]                                                                                                         |               18 |             26 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[9][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/REG_FILE/AR[0]                                                                                                         |               16 |             26 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                         |                7 |             27 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[4][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/REG_FILE/regfile[8][31]_i_2_n_0                                                                                        |               18 |             30 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                 |               16 |             30 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[2][31]_0[0]                                                                                                                                              | TOP_i/CPU_0/inst/REG_FILE/regfile[8][31]_i_2_n_0                                                                                        |               22 |             30 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[6][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/REG_FILE/regfile[8][31]_i_2_n_0                                                                                        |               21 |             31 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/MEM2WB2/regfile_reg[8][31][0]                                                                                                                                                | TOP_i/CPU_0/inst/REG_FILE/regfile[8][31]_i_2_n_0                                                                                        |               24 |             31 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                         |               10 |             32 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                         |                4 |             32 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                         |                8 |             32 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                         |               11 |             32 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                              | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                 |                6 |             32 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               |                                                                                                                                         |                9 |             32 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                | TOP_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_0_out_1                                             |                4 |             32 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                         |               10 |             32 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                           | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                     |                7 |             32 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |               14 |             33 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                         |                7 |             33 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                         |               11 |             33 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                               | TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[31]_0                                                                                                  |               14 |             34 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[38][0]                                           |                                                                                                                                         |                9 |             34 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                              |                                                                                                                                         |                9 |             34 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                         |                9 |             34 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |               14 |             35 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                |                                                                                                                                         |                9 |             36 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                           |                                                                                                                                         |                8 |             37 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                         |               12 |             37 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                         |                9 |             37 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                              |                                                                                                                                         |               10 |             37 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                         |               12 |             37 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                         |               16 |             47 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                         |                6 |             48 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                         |               17 |             50 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                         |               15 |             50 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                         |               11 |             50 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                         |                9 |             50 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                         |                7 |             56 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 | TOP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                         |                7 |             56 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               | TOP_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |               29 |             62 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 | TOP_i/CPU_0/inst/pipe_control/out_reg[0]                                                                                                                                                      | TOP_i/CPU_0/inst/RI2DC_PC/PC_reg[31]_0                                                                                                  |               24 |             64 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                               | TOP_i/CPU_0/inst/MEM2WB1/RST                                                                                                            |               46 |             87 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                               |                                                                                                                                         |               50 |            107 |
|  TOP_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                               | TOP_i/CPU_0/inst/DC2EXE1/out_reg[31]_2                                                                                                  |               56 |            122 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     3 |
| 3      |                     2 |
| 4      |                    13 |
| 5      |                     4 |
| 6      |                    15 |
| 7      |                    24 |
| 8      |                    11 |
| 9      |                    31 |
| 10     |                     2 |
| 12     |                    13 |
| 13     |                     2 |
| 14     |                     1 |
| 15     |                     2 |
| 16+    |                    76 |
+--------+-----------------------+


