#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun  6 22:58:09 2021
# Process ID: 13096
# Current directory: D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1816 D:\Dokumenty\Pulpit\RLC\MicroBlaze\RLC_M\RLC_M.xpr
# Log file: D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/vivado.log
# Journal file: D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/MicroBlaze/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/MicroBlaze/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 702.277 ; gain = 105.105
update_compile_order -fileset sources_1
launch_simulation
Generating merged BMM file for the design top 'rlc_design_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'rlc_design_tb'...
Generating merged BMM file for the design top 'rlc_design_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'rlc_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rlc_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/decoder_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ip/rlc_design_decoder_ip_0_0/sim/rlc_design_decoder_ip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_decoder_ip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ip/rlc_design_lmb_bram_0/sim/rlc_design_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ip/rlc_design_clk_wiz_1_0/rlc_design_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ip/rlc_design_clk_wiz_1_0/rlc_design_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ip/rlc_design_xbar_0/sim/rlc_design_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/sim/rlc_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_13IXWBH
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1T83QFV
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_J2HSNL
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_9E97VB
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_1HFTOJO
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1G2S6AF
INFO: [VRFC 10-311] analyzing module rlc_design
INFO: [VRFC 10-311] analyzing module rlc_design_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1TJ9HR0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.srcs/sources_1/bd/rlc_design/hdl/rlc_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.srcs/sim_1/new/rlc_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_tb
"xvhdl --incr --relax -prj rlc_design_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9516c26b410b4b3796956a9e5f827e39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_0 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_20 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L mdm_v3_2_15 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rlc_design_tb_behav xil_defaultlib.rlc_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/4107/hdl/rlc_coder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/4107/hdl/rlc_coder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/4107/hdl/rlc_coder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/4107/hdl/rlc_coder_rtl.sv:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/4107/hdl/rlc_coder_rtl.sv:78]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.ip_user_files/bd/rlc_design/ipshared/6d88/hdl/rlc_decoder_rtl.sv:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling module unisims_ver.IOBUF
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture imp of entity axi_gpio_v2_0_20.GPIO_Core [\GPIO_Core(c_aw=9,c_family="zynq...]
Compiling architecture imp of entity axi_gpio_v2_0_20.axi_gpio [\axi_gpio(c_family="zynq")(1,4)\]
Compiling architecture rlc_design_axi_gpio_1_0_arch of entity xil_defaultlib.rlc_design_axi_gpio_1_0 [rlc_design_axi_gpio_1_0_default]
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.rlc_design_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.rlc_design_clk_wiz_1_0
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.coder_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.coder_ip_v1_0
Compiling module xil_defaultlib.rlc_design_coder_ip_0_0
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.decoder_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.decoder_ip_v1_0
Compiling module xil_defaultlib.rlc_design_decoder_ip_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture rlc_design_mdm_1_0_arch of entity xil_defaultlib.rlc_design_mdm_1_0 [rlc_design_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture rlc_design_microblaze_0_0_arch of entity xil_defaultlib.rlc_design_microblaze_0_0 [rlc_design_microblaze_0_0_defaul...]
Compiling module xil_defaultlib.m00_couplers_imp_13IXWBH
Compiling module xil_defaultlib.m01_couplers_imp_1T83QFV
Compiling module xil_defaultlib.m02_couplers_imp_J2HSNL
Compiling module xil_defaultlib.m03_couplers_imp_9E97VB
Compiling module xil_defaultlib.m04_couplers_imp_1HFTOJO
Compiling module xil_defaultlib.s00_couplers_imp_1TJ9HR0
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar_sa...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.rlc_design_xbar_0
Compiling module xil_defaultlib.rlc_design_microblaze_0_axi_peri...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture rlc_design_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.rlc_design_dlmb_bram_if_cntlr_0 [rlc_design_dlmb_bram_if_cntlr_0_...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture rlc_design_dlmb_v10_0_arch of entity xil_defaultlib.rlc_design_dlmb_v10_0 [rlc_design_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture rlc_design_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.rlc_design_ilmb_bram_if_cntlr_0 [rlc_design_ilmb_bram_if_cntlr_0_...]
Compiling architecture rlc_design_ilmb_v10_0_arch of entity xil_defaultlib.rlc_design_ilmb_v10_0 [rlc_design_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.rlc_design_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1G...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture rlc_design_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.rlc_design_rst_clk_wiz_1_100M_0 [rlc_design_rst_clk_wiz_1_100m_0_...]
Compiling module xil_defaultlib.rlc_design
Compiling module xil_defaultlib.rlc_design_wrapper
Compiling module xil_defaultlib.rlc_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rlc_design_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 734.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/RLC_M.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rlc_design_tb_behav -key {Behavioral:sim_1:Functional:rlc_design_tb} -tclbatch {rlc_design_tb.tcl} -protoinst "protoinst_files/rlc_design.protoinst" -view {D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/rlc_design_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/rlc_design.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//axi_gpio_data_out/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//coder_ip_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//decoder_ip_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/xbar/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/xbar/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/xbar/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m02_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m02_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m04_couplers/M_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/rlc_design_tb/rlc_design_inst/rlc_design_i//microblaze_0_axi_periph/m04_couplers/S_AXI" was created but is non-functional for the following reason(s):
Port "AWADDR" must be a logic vector
Port "AWPROT" must be a logic vector
Port "AWLEN" must be a logic vector
Port "AWSIZE" must be a logic vector
Port "AWBURST" must be a logic vector
Port "AWCACHE" must be a logic vector
Port "WDATA" must be a logic vector
Port "WSTRB" must be a logic vector
Port "BRESP" must be a logic vector
Port "ARADDR" must be a logic vector
Port "ARPROT" must be a logic vector
Port "ARLEN" must be a logic vector
Port "ARSIZE" must be a logic vector
Port "ARBURST" must be a logic vector
Port "ARCACHE" must be a logic vector
Port "RDATA" must be a logic vector
Port "RRESP" must be a logic vector

Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M/rlc_design_tb_behav.wcfg
source rlc_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module rlc_design_tb.rlc_design_inst.rlc_design_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rlc_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 776.992 ; gain = 42.410
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  6 23:00:03 2021...
