{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501522382270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501522382271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 13:33:02 2017 " "Processing started: Mon Jul 31 13:33:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501522382271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522382271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bladerf -c withdvb " "Command: quartus_map --read_settings_files=on --write_settings_files=off bladerf -c withdvb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522382271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501522383034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501522383035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bitmapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bitmapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_bitmapper " "Found entity 1: dvbs2_bitmapper" {  } { { "../../fpga/ip/rit/dvbs2_bitmapper.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bitmapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394323 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvbs2_phyframer.v(184) " "Verilog HDL information at dvbs2_phyframer.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "../../fpga/ip/rit/dvbs2_phyframer.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501522394325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_phyframer " "Found entity 1: dvbs2_phyframer" {  } { { "../../fpga/ip/rit/dvbs2_phyframer.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_phyframer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvb_fifo_reader " "Found entity 1: dvb_fifo_reader" {  } { { "../../fpga/ip/rit/dvb_fifo_reader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvb_fifo_reader.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/ram_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/ram_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_16bits " "Found entity 1: ram_16bits" {  } { { "../../fpga/ip/rit/ram_16bits.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/ram_16bits.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem4.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_mem4 " "Found entity 1: parity_mem4" {  } { { "../../fpga/ip/rit/parity_mem4.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem3.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_mem3 " "Found entity 1: parity_mem3" {  } { { "../../fpga/ip/rit/parity_mem3.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_mem2 " "Found entity 1: parity_mem2" {  } { { "../../fpga/ip/rit/parity_mem2.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_mem1 " "Found entity 1: parity_mem1" {  } { { "../../fpga/ip/rit/parity_mem1.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_mem1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bit_dualport_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bit_dualport_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity_bit_dualport_ram " "Found entity 1: parity_bit_dualport_ram" {  } { { "../../fpga/ip/rit/parity_bit_dualport_ram.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/parity_bit_dualport_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_32bit_dual_clk_11bit " "Found entity 1: fifo_32bit_dual_clk_11bit" {  } { { "../../fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_32bit_dual_clk_11bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_13bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1bit_dual_clk_13bit " "Found entity 1: fifo_1bit_dual_clk_13bit" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_13bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1bit_dual_clk_8bit " "Found entity 1: fifo_1bit_dual_clk_8bit" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_8bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_7bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1bit_dual_clk_7bit " "Found entity 1: fifo_1bit_dual_clk_7bit" {  } { { "../../fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/fifo_1bit_dual_clk_7bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_transmitter " "Found entity 1: dvbs2_transmitter" {  } { { "../../fpga/ip/rit/dvbs2_transmitter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_transmitter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394336 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvbs2_output_sync.v(220) " "Verilog HDL information at dvbs2_output_sync.v(220): always construct contains both blocking and non-blocking assignments" {  } { { "../../fpga/ip/rit/dvbs2_output_sync.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v" 220 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501522394337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_output_sync " "Found entity 1: dvbs2_output_sync" {  } { { "../../fpga/ip/rit/dvbs2_output_sync.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_output_sync.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394337 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvbs2_ldpcencoder.v(404) " "Verilog HDL information at dvbs2_ldpcencoder.v(404): always construct contains both blocking and non-blocking assignments" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 404 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501522394339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_ldpcencoder " "Found entity 1: dvbs2_ldpcencoder" {  } { { "../../fpga/ip/rit/dvbs2_ldpcencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_ldpcencoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_interleaver " "Found entity 1: dvbs2_interleaver" {  } { { "../../fpga/ip/rit/dvbs2_interleaver.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_interleaver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394340 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvbs2_bchencoder.v(98) " "Verilog HDL information at dvbs2_bchencoder.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501522394341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_bchencoder " "Found entity 1: dvbs2_bchencoder" {  } { { "../../fpga/ip/rit/dvbs2_bchencoder.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bchencoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbscrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbscrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_bbscrambler " "Found entity 1: dvbs2_bbscrambler" {  } { { "../../fpga/ip/rit/dvbs2_bbscrambler.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbscrambler.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394342 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvbs2_bbheader.v(200) " "Verilog HDL information at dvbs2_bbheader.v(200): always construct contains both blocking and non-blocking assignments" {  } { { "../../fpga/ip/rit/dvbs2_bbheader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" 200 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501522394343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvbs2_bbheader " "Found entity 1: dvbs2_bbheader" {  } { { "../../fpga/ip/rit/dvbs2_bbheader.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/rit/dvbs2_bbheader.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bladerf " "Found entity 1: bladerf" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../../fpga/ip/altera/pll/pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394744 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../../fpga/ip/altera/pll/pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/pll/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fx3_pll-SYN " "Found design unit 1: fx3_pll-SYN" {  } { { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394745 ""} { "Info" "ISGN_ENTITY_NAME" "1 fx3_pll " "Found entity 1: fx3_pll" {  } { { "../../fpga/ip/altera/fx3_pll/fx3_pll.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fx3_pll/fx3_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "../../fpga/ip/altera/nios_system/synthesis/nios_system.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_002" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394775 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_007" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394785 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394785 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394785 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394785 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_009_default_decode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394795 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_009 " "Found entity 2: nios_system_mm_interconnect_0_router_009" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394796 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_004 " "Found entity 2: nios_system_mm_interconnect_0_router_004" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394797 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394798 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501522394799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394800 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_xb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_xb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_xb_gpio " "Found entity 1: nios_system_xb_gpio" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_xb_gpio.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_xb_gpio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rx_trigger_ctl " "Found entity 1: nios_system_rx_trigger_ctl" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_rx_trigger_ctl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_tamer-arch " "Found design unit 1: time_tamer-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394810 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_tamer " "Found entity 1: time_tamer" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/time_tamer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake-arch " "Found design unit 1: handshake-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394810 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/handshake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394811 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_ram " "Found entity 1: nios_system_ram" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_peripheral_spi " "Found entity 1: nios_system_peripheral_spi" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_peripheral_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394815 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at ../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v(199)" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394817 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v(185)" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2 " "Found entity 1: nios_system_nios2" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_cpu_register_bank_a_module " "Found entity 1: nios_system_nios2_cpu_register_bank_a_module" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_cpu_register_bank_b_module " "Found entity 2: nios_system_nios2_cpu_register_bank_b_module" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_cpu_nios2_oci_debug " "Found entity 3: nios_system_nios2_cpu_nios2_oci_debug" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_cpu_nios2_oci_break " "Found entity 4: nios_system_nios2_cpu_nios2_oci_break" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_nios2_cpu_nios2_oci_xbrk" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_nios2_cpu_nios2_oci_dbrk" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_cpu_nios2_oci_itrace " "Found entity 7: nios_system_nios2_cpu_nios2_oci_itrace" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_nios2_cpu_nios2_oci_td_mode" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_nios2_cpu_nios2_oci_dtrace" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_cpu_nios2_oci_fifo " "Found entity 13: nios_system_nios2_cpu_nios2_oci_fifo" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_cpu_nios2_oci_pib " "Found entity 14: nios_system_nios2_cpu_nios2_oci_pib" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_cpu_nios2_oci_im " "Found entity 15: nios_system_nios2_cpu_nios2_oci_im" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_cpu_nios2_performance_monitors " "Found entity 16: nios_system_nios2_cpu_nios2_performance_monitors" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_cpu_nios2_avalon_reg " "Found entity 17: nios_system_nios2_cpu_nios2_avalon_reg" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_nios2_cpu_ociram_sp_ram_module" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_cpu_nios2_ocimem " "Found entity 19: nios_system_nios2_cpu_nios2_ocimem" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_cpu_nios2_oci " "Found entity 20: nios_system_nios2_cpu_nios2_oci" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_cpu " "Found entity 21: nios_system_nios2_cpu" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_cpu_test_bench " "Found entity 1: nios_system_nios2_cpu_test_bench" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_test_bench.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_cpu_debug_slave_tck " "Found entity 1: nios_system_nios2_cpu_debug_slave_tck" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_tck.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_cpu_debug_slave_sysclk " "Found entity 1: nios_system_nios2_cpu_debug_slave_sysclk" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_cpu_debug_slave_wrapper " "Found entity 1: nios_system_nios2_cpu_debug_slave_wrapper" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms6_spi_controller-lms6 " "Found design unit 1: lms6_spi_controller-lms6" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394837 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms6_spi_controller " "Found entity 1: lms6_spi_controller" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/lms6_spi_controller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_sim_scfifo_w" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394840 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_scfifo_w " "Found entity 2: nios_system_jtag_uart_scfifo_w" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394840 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_sim_scfifo_r" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394840 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_scfifo_r " "Found entity 4: nios_system_jtag_uart_scfifo_r" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394840 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart " "Found entity 5: nios_system_jtag_uart" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_iq_corr_tx_phase_gain " "Found entity 1: nios_system_iq_corr_tx_phase_gain" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_tx_phase_gain.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_rx_phase_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_rx_phase_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_iq_corr_rx_phase_gain " "Found entity 1: nios_system_iq_corr_rx_phase_gain" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_rx_phase_gain.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_iq_corr_rx_phase_gain.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_tamer-arch " "Found design unit 1: vctcxo_tamer-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394843 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_tamer " "Found entity 1: vctcxo_tamer" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vctcxo_tamer.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pps_counter-arch " "Found design unit 1: pps_counter-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394843 ""} { "Info" "ISGN_ENTITY_NAME" "1 pps_counter " "Found entity 1: pps_counter" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pps_counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-arch " "Found design unit 1: pulse_gen-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394844 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/pulse_gen.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-arch " "Found design unit 1: reset_synchronizer-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394845 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_control " "Found entity 1: nios_system_control" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/nios_system_control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_uart-arch " "Found design unit 1: command_uart-arch" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394847 ""} { "Info" "ISGN_ENTITY_NAME" "1 command_uart " "Found entity 1: command_uart" {  } { { "../../fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/nios_system/synthesis/submodules/vhdl/command_uart.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_fifo/rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_fifo/rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fifo-SYN " "Found design unit 1: rx_fifo-SYN" {  } { { "../../fpga/ip/altera/rx_fifo/rx_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_fifo/rx_fifo.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394847 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fifo " "Found entity 1: rx_fifo" {  } { { "../../fpga/ip/altera/rx_fifo/rx_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_fifo/rx_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fifo-SYN " "Found design unit 1: tx_fifo-SYN" {  } { { "../../fpga/ip/altera/tx_fifo/tx_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394848 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "../../fpga/ip/altera/tx_fifo/tx_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_fifo/tx_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_meta_fifo-SYN " "Found design unit 1: tx_meta_fifo-SYN" {  } { { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394849 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_meta_fifo " "Found entity 1: tx_meta_fifo" {  } { { "../../fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/tx_meta_fifo/tx_meta_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_meta_fifo-SYN " "Found design unit 1: rx_meta_fifo-SYN" {  } { { "../../fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394850 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_meta_fifo " "Found entity 1: rx_meta_fifo" {  } { { "../../fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/rx_meta_fifo/rx_meta_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tan_table-arch " "Found design unit 1: tan_table-arch" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394850 ""} { "Info" "ISGN_ENTITY_NAME" "1 tan_table " "Found entity 1: tan_table" {  } { { "../../fpga/ip/nuand/synthesis/tan_table.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/tan_table.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iq_correction-rx " "Found design unit 1: iq_correction-rx" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iq_correction-tx " "Found design unit 2: iq_correction-tx" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394851 ""} { "Info" "ISGN_ENTITY_NAME" "1 iq_correction " "Found entity 1: iq_correction" {  } { { "../../fpga/ip/nuand/synthesis/iq_correction.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/iq_correction.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/signal_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/signal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator-arch " "Found design unit 1: signal_generator-arch" {  } { { "../../fpga/ip/nuand/synthesis/signal_generator.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/signal_generator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394852 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "../../fpga/ip/nuand/synthesis/signal_generator.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/signal_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "../../fpga/ip/nuand/synthesis/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394852 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../../fpga/ip/nuand/synthesis/synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/handshake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/handshake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake-arch " "Found design unit 1: handshake-arch" {  } { { "../../fpga/ip/nuand/synthesis/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/handshake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394853 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "../../fpga/ip/nuand/synthesis/handshake.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/handshake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-arch " "Found design unit 1: reset_synchronizer-arch" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394853 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "../../fpga/ip/nuand/synthesis/reset_synchronizer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_reader-simple " "Found design unit 1: fifo_reader-simple" {  } { { "../../fpga/ip/nuand/synthesis/fifo_reader.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_reader.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394854 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_reader " "Found entity 1: fifo_reader" {  } { { "../../fpga/ip/nuand/synthesis/fifo_reader.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_reader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_writer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_writer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_writer-simple " "Found design unit 1: fifo_writer-simple" {  } { { "../../fpga/ip/nuand/synthesis/fifo_writer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_writer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394855 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_writer " "Found entity 1: fifo_writer" {  } { { "../../fpga/ip/nuand/synthesis/fifo_writer.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/fifo_writer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms6002d-arch " "Found design unit 1: lms6002d-arch" {  } { { "../../fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394856 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms6002d " "Found entity 1: lms6002d" {  } { { "../../fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/synthesis/lms6002d/vhdl/lms6002d.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/trigger/trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/trigger/trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-async " "Found design unit 1: trigger-async" {  } { { "../../fpga/ip/nuand/trigger/trigger.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/trigger/trigger.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394856 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "../../fpga/ip/nuand/trigger/trigger.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/nuand/trigger/trigger.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fx3_gpif-sample_shuffler " "Found design unit 1: fx3_gpif-sample_shuffler" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394857 ""} { "Info" "ISGN_ENTITY_NAME" "1 fx3_gpif " "Found entity 1: fx3_gpif" {  } { { "../../fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/fx3_gpif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394857 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"5\";  expecting \"\]\", or an identifier, or a string literal, or \"return\" bladerf-hosted.vhd(949) " "VHDL syntax error at bladerf-hosted.vhd(949) near text \"5\";  expecting \"\]\", or an identifier, or a string literal, or \"return\"" {  } { { "../../fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" 949 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/platforms/bladerf/vhdl/bladerf-hosted.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_filter) " "Found design unit 1: dspba_library_package (fir_filter)" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/dspba_library_package.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394862 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394862 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_filter) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_filter)" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394863 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_filter) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_filter)" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394864 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394866 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394867 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394868 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/altera_avalon_sc_fifo.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_0002_rtl_core-normal " "Found design unit 1: fir_filter_0002_rtl_core-normal" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_rtl_core.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394875 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_0002_rtl_core " "Found entity 1: fir_filter_0002_rtl_core" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_rtl_core.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_0002_ast-struct " "Found design unit 1: fir_filter_0002_ast-struct" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_ast.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394876 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_0002_ast " "Found entity 1: fir_filter_0002_ast" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_ast.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_0002-syn " "Found design unit 1: fir_filter_0002-syn" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394877 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_0002 " "Found entity 1: fir_filter_0002" {  } { { "../../fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002.vhd" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/fir_filter/fir_filter/fir_filter_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/output_fifo/output_fifo_6bit_dual_clk_15bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/output_fifo/output_fifo_6bit_dual_clk_15bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_fifo_6bit_dual_clk_15bit " "Found entity 1: output_fifo_6bit_dual_clk_15bit" {  } { { "../../fpga/ip/altera/output_fifo/output_fifo_6bit_dual_clk_15bit.v" "" { Text "/home/spex/Downloads/bladerf-dvbs2/fpga/ip/altera/output_fifo/output_fifo_6bit_dual_clk_15bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501522394878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/spex/Downloads/bladerf-dvbs2/quartus/work/output_files/withdvb.map.smsg " "Generated suppressed messages file /home/spex/Downloads/bladerf-dvbs2/quartus/work/output_files/withdvb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522394965 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1023 " "Peak virtual memory: 1023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501522396566 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 31 13:33:16 2017 " "Processing ended: Mon Jul 31 13:33:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501522396566 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501522396566 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501522396566 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522396566 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501522396672 ""}
