# 128-Bit-AES-Encryption-and-Decryption
This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.
