

================================================================
== Vivado HLS Report for 'lut_mul7_chunk'
================================================================
* Date:           Tue Aug 28 14:12:21 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version_with_mul
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.664|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       9|       9|
|Multiplexer      |        -|      -|       -|      24|
|Register         |        -|      -|      20|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      29|      33|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+------+-----+------+-------------+
    |q01_U  |lut_mul7_chunk_q01  |        0|  1|   1|    64|    1|     1|           64|
    |q12_U  |lut_mul7_chunk_q12  |        0|  1|   1|    64|    1|     1|           64|
    |q23_U  |lut_mul7_chunk_q23  |        0|  1|   1|    64|    1|     1|           64|
    |q3_U   |lut_mul7_chunk_q3   |        0|  1|   1|    64|    1|     1|           64|
    |q4_U   |lut_mul7_chunk_q4   |        0|  1|   1|    64|    1|     1|           64|
    |q5_U   |lut_mul7_chunk_q5   |        0|  1|   1|    64|    1|     1|           64|
    |q6_U   |lut_mul7_chunk_q6   |        0|  1|   1|    64|    1|     1|           64|
    |q7_U   |lut_mul7_chunk_q7   |        0|  1|   1|    64|    1|     1|           64|
    |q8_U   |lut_mul7_chunk_q8   |        0|  1|   1|    64|    1|     1|           64|
    +-------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                    |        0|  9|   9|   576|    9|     9|          576|
    +-------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |ap_return  |   9|          2|    9|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|   10|         21|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  2|   0|    2|          0|
    |ap_return       |  9|   0|    9|          0|
    |ap_return_preg  |  9|   0|    9|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 20|   0|   20|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------+-----+-----+------------+----------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | lut_mul7_chunk | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | lut_mul7_chunk | return value |
|ap_start   |  in |    1| ap_ctrl_hs | lut_mul7_chunk | return value |
|ap_done    | out |    1| ap_ctrl_hs | lut_mul7_chunk | return value |
|ap_idle    | out |    1| ap_ctrl_hs | lut_mul7_chunk | return value |
|ap_ready   | out |    1| ap_ctrl_hs | lut_mul7_chunk | return value |
|ap_return  | out |    9| ap_ctrl_hs | lut_mul7_chunk | return value |
|d_V        |  in |    6|   ap_none  |       d_V      |    scalar    |
+-----------+-----+-----+------------+----------------+--------------+

