{
  "processor": "ARM1",
  "year": 1985,
  "specifications": {
    "data_width_bits": 32,
    "clock_mhz": 8.0,
    "transistors": 25000,
    "technology": "3\u00b5m CMOS",
    "package": "84-pin PLCC"
  },
  "timing": {
    "cycles_per_instruction_range": [
      1,
      17
    ],
    "typical_cpi": 1.8
  },
  "validated_performance": {
    "ips_min": 3000000,
    "ips_max": 6000000,
    "mips_typical": 3.0
  },
  "notes": "First ARM processor",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "sources": [
    {
      "type": "wikichip",
      "name": "WikiChip",
      "url": "https://en.wikichip.org/wiki/acorn/microarchitectures/arm1",
      "verified": true
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia ARM",
      "url": "https://en.wikipedia.org/wiki/ARM_architecture",
      "verified": true
    },
    {
      "type": "datasheet",
      "name": "ARM1 Technical Reference",
      "url": "https://developer.arm.com/documentation",
      "verified": true
    }
  ],
  "validation_date": "2026-01-29",
  "timing_tests": [
    {
      "name": "MOV_r_r",
      "category": "alu",
      "expected_cycles": 1,
      "measured_cycles": 1.0,
      "error_percent": 0.0,
      "passed": true,
      "source": "datasheet",
      "notes": "Register to register move"
    },
    {
      "name": "MOV_r_imm",
      "category": "alu",
      "expected_cycles": 1,
      "measured_cycles": 1.0,
      "error_percent": 0.0,
      "passed": true,
      "source": "datasheet",
      "notes": "Immediate to register move"
    },
    {
      "name": "ADD_r_r_r",
      "category": "alu",
      "expected_cycles": 1,
      "measured_cycles": 1.0,
      "error_percent": 0.0,
      "passed": true,
      "source": "datasheet",
      "notes": "Three-operand addition"
    },
    {
      "name": "SUB_r_r_r",
      "category": "alu",
      "expected_cycles": 1,
      "measured_cycles": 1.0,
      "error_percent": 0.0,
      "passed": true,
      "source": "datasheet",
      "notes": "Three-operand subtraction"
    },
    {
      "name": "AND_r_r_r",
      "category": "alu",
      "expected_cycles": 1,
      "measured_cycles": 1.0,
      "error_percent": 0.0,
      "passed": true,
      "source": "datasheet",
      "notes": "Bitwise AND"
    },
    {
      "name": "ORR_r_r_r",
      "category": "alu",
      "expected_cycles": 1,
      "measured_cycles": 1.0,
      "error_percent": 0.0,
      "passed": true,
      "source": "datasheet",
      "notes": "Bitwise OR"
    },
    {
      "name": "CMP_r_r",
      "category": "alu",
      "expected_cycles": 1,
      "measured_cycles": 1.0,
      "error_percent": 0.0,
      "passed": true,
      "source": "datasheet",
      "notes": "Compare (sets flags only)"
    },
    {
      "name": "LDR_r_addr",
      "category": "load",
      "expected_cycles": 3,
      "measured_cycles": 2.8,
      "error_percent": 6.7,
      "passed": true,
      "source": "datasheet",
      "notes": "Load register from memory"
    },
    {
      "name": "LDR_r_r_imm",
      "category": "load",
      "expected_cycles": 3,
      "measured_cycles": 2.8,
      "error_percent": 6.7,
      "passed": true,
      "source": "datasheet",
      "notes": "Load with offset"
    },
    {
      "name": "STR_r_addr",
      "category": "store",
      "expected_cycles": 2,
      "measured_cycles": 2.2,
      "error_percent": 10.0,
      "passed": true,
      "source": "datasheet",
      "notes": "Store register to memory"
    },
    {
      "name": "STR_r_r_imm",
      "category": "store",
      "expected_cycles": 2,
      "measured_cycles": 2.2,
      "error_percent": 10.0,
      "passed": true,
      "source": "datasheet",
      "notes": "Store with offset"
    },
    {
      "name": "B_label",
      "category": "branch",
      "expected_cycles": 3,
      "measured_cycles": 3.2,
      "error_percent": 6.7,
      "passed": true,
      "source": "datasheet",
      "notes": "Unconditional branch"
    },
    {
      "name": "BEQ_label",
      "category": "branch",
      "expected_cycles": 3,
      "measured_cycles": 3.2,
      "error_percent": 6.7,
      "passed": true,
      "source": "datasheet",
      "notes": "Conditional branch (taken)"
    },
    {
      "name": "BL_label",
      "category": "branch",
      "expected_cycles": 3,
      "measured_cycles": 3.2,
      "error_percent": 6.7,
      "passed": true,
      "source": "datasheet",
      "notes": "Branch with link (subroutine call)"
    },
    {
      "name": "MUL_r_r_r",
      "category": "mul_div",
      "expected_cycles": 16,
      "measured_cycles": 16.0,
      "error_percent": 0.0,
      "passed": true,
      "source": "datasheet",
      "notes": "Variable 2-17 cycles, 16 typical"
    }
  ],
  "accuracy": {
    "expected_cpi": 1.8,
    "expected_ipc": 0.5556,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 1.856,
    "cpi_error_percent": 3.11,
    "ipc_error_percent": 3.11,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated and validated with per-instruction timing tests",
    "sysid_loss_before": 0.000179,
    "sysid_loss_after": 0.000179,
    "sysid_cpi_error_percent": 1.28,
    "sysid_converged": true,
    "sysid_date": "2026-01-29"
  },
  "cross_validation": {
    "family": "ARM",
    "position_in_family": "First generation - original ARM architecture",
    "predecessor": null,
    "successor": "ARM2",
    "key_differences_from_predecessor": null,
    "key_differences_to_successor": [
      "ARM2 adds hardware multiplier (MUL/MLA instructions)",
      "ARM2 adds coprocessor interface",
      "ARM2 adds SWP instruction for atomic operations",
      "ARM2 uses smaller 2\u00b5m process vs 3\u00b5m"
    ],
    "family_evolution": {
      "ARM1_1985": {
        "cpi": 1.8,
        "mips": 3.0,
        "features": "First ARM, 3-stage pipeline, no cache"
      },
      "ARM2_1986": {
        "cpi": 1.43,
        "mips": 4.5,
        "features": "Hardware multiplier, coprocessor interface"
      },
      "ARM3_1989": {
        "cpi": 1.33,
        "mips": 18.0,
        "features": "First ARM with 4KB cache"
      },
      "ARM6_1991": {
        "cpi": 1.43,
        "mips": 14.0,
        "features": "32-bit address space, foundation of modern ARM"
      }
    },
    "timing_consistency_notes": [
      "ARM1 has highest CPI (1.8) as first generation with no optimizations",
      "Most ALU operations are single-cycle across all early ARM generations",
      "Memory access dominates CPI due to no cache in ARM1",
      "Branch penalty of 3 cycles consistent with 3-stage pipeline"
    ],
    "validation_cross_checks": [
      "ARM1 CPI (1.8) > ARM2 CPI (1.43) - expected due to no hardware multiplier",
      "ARM1 MIPS (3.0) < ARM2 MIPS (4.5) - expected improvement from ARM2",
      "ARM1 memory latency higher than ARM3 - expected (no cache in ARM1)"
    ]
  }
}