============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Thu Mar  2 20:22:37 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(84)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_rx
SYN-4036 : The kept net uart_rxd_dup_5 is useless
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model uart_rx.
RUN-1001 : There are total 27 instances
RUN-0007 : 3 luts, 11 seqs, 0 mslices, 0 lslices, 12 pads, 0 brams, 0 dsps
RUN-1001 : There are total 30 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 16 nets have 2 pins
RUN-1001 : 11 nets have [3 - 5] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |      9      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   1   |     1      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 2
PHY-3001 : Initial placement ...
PHY-3001 : design contains 27 instances, 3 luts, 11 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 5399.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 27.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 4252.8, overlap = 0
PHY-3002 : Step(2): len = 3428.7, overlap = 0
PHY-3002 : Step(3): len = 2409.6, overlap = 0
PHY-3002 : Step(4): len = 2092.4, overlap = 0
PHY-3002 : Step(5): len = 1809.2, overlap = 0
PHY-3002 : Step(6): len = 1730.1, overlap = 0
PHY-3002 : Step(7): len = 1641.2, overlap = 0
PHY-3002 : Step(8): len = 1629, overlap = 0
PHY-3002 : Step(9): len = 1643.5, overlap = 0
PHY-3002 : Step(10): len = 1608.3, overlap = 0
PHY-3002 : Step(11): len = 1599.4, overlap = 0
PHY-3002 : Step(12): len = 1597.3, overlap = 0
PHY-3002 : Step(13): len = 1586.5, overlap = 0
PHY-3002 : Step(14): len = 1524.2, overlap = 0
PHY-3002 : Step(15): len = 1513.3, overlap = 0
PHY-3002 : Step(16): len = 1519, overlap = 0
PHY-3002 : Step(17): len = 1506.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004897s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(18): len = 1499.7, overlap = 0
PHY-3002 : Step(19): len = 1496.7, overlap = 0
PHY-3002 : Step(20): len = 1496.7, overlap = 0
PHY-3002 : Step(21): len = 1486.6, overlap = 0
PHY-3002 : Step(22): len = 1486.6, overlap = 0
PHY-3002 : Step(23): len = 1490.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(24): len = 1486.6, overlap = 0
PHY-3002 : Step(25): len = 1486.6, overlap = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.06 peak overflow 0.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/30.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 2208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 2.03, top5 = 0.90, top10 = 0.45, top15 = 0.30.
PHY-1001 : End incremental global routing;  0.078740s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (39.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 111, tnet num: 30, tinst num: 27, tnode num: 172, tedge num: 154.
TMR-2508 : Levelizing timing graph completed, there are 6 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.124038s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (88.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.203112s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (69.2%)

OPT-1001 : Current memory(MB): used = 137, reserve = 106, peak = 137.
OPT-1001 : End physical optimization;  0.206362s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (68.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3 LUT to BLE ...
SYN-4008 : Packed 3 LUT and 2 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 9 single SEQ's are left
SYN-4011 : Packing model "uart_rx" (AL_USER_NORMAL) with 12/47 primitive instances ...
PHY-3001 : End packing;  0.001229s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model uart_rx.
RUN-1001 : There are total 24 instances
RUN-1001 : 6 mslices, 5 lslices, 12 pads, 0 brams, 0 dsps
RUN-1001 : There are total 28 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 14 nets have 2 pins
RUN-1001 : 11 nets have [3 - 5] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-3001 : design contains 24 instances, 11 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : After packing: Len = 1459, Over = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(26): len = 1473, overlap = 0
PHY-3002 : Step(27): len = 1462.5, overlap = 0
PHY-3002 : Step(28): len = 1462.5, overlap = 0
PHY-3002 : Step(29): len = 1464.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030335s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (51.5%)

PHY-3001 : Trial Legalized: Len = 1540
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(30): len = 1490.8, overlap = 0
PHY-3002 : Step(31): len = 1467, overlap = 0
PHY-3002 : Step(32): len = 1468, overlap = 0
PHY-3002 : Step(33): len = 1467.1, overlap = 0
PHY-3002 : Step(34): len = 1465.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004971s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 1482, Over = 0
PHY-3001 : End spreading;  0.002090s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 1482, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10/28.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 2192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009687s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 1.80, top5 = 0.85, top10 = 0.42, top15 = 0.28.
PHY-1001 : End incremental global routing;  0.064807s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (72.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 107, tnet num: 28, tinst num: 24, tnode num: 168, tedge num: 150.
TMR-2508 : Levelizing timing graph completed, there are 6 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.091842s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (51.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.157040s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (59.7%)

OPT-1001 : Current memory(MB): used = 138, reserve = 107, peak = 139.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14/28.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 2192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006146s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (508.4%)

PHY-1001 : Congestion index: top1 = 1.80, top5 = 0.85, top10 = 0.42, top15 = 0.28.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000070s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 1.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.235086s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (86.4%)

RUN-1003 : finish command "place" in  1.571997s wall, 0.468750s user + 0.234375s system = 0.703125s CPU (44.7%)

RUN-1004 : used memory is 123 MB, reserved memory is 92 MB, peak memory is 139 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 24 instances
RUN-1001 : 6 mslices, 5 lslices, 12 pads, 0 brams, 0 dsps
RUN-1001 : There are total 28 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 14 nets have 2 pins
RUN-1001 : 11 nets have [3 - 5] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 107, tnet num: 28, tinst num: 24, tnode num: 168, tedge num: 150.
TMR-2508 : Levelizing timing graph completed, there are 6 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 6 mslices, 5 lslices, 12 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 28 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 42 clock pins, and constraint 61 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 2176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011021s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (141.8%)

PHY-1001 : Congestion index: top1 = 1.82, top5 = 0.83, top10 = 0.41, top15 = 0.28.
PHY-1001 : End global routing;  0.060577s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (77.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 158, reserve = 127, peak = 173.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net uart_rxd_dup_5 is skipped due to 0 input or output
PHY-5010 WARNING: Net uart_rxd_dup_5 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 426, reserve = 400, peak = 426.
PHY-1001 : End build detailed router design. 4.104232s wall, 3.843750s user + 0.015625s system = 3.859375s CPU (94.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 3% nets.
PHY-1022 : len = 4144, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.022811s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.5%)

PHY-1001 : Current memory(MB): used = 429, reserve = 403, peak = 429.
PHY-1001 : End phase 1; 0.037020s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 53% nets.
PHY-1022 : len = 12520, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Current memory(MB): used = 455, reserve = 428, peak = 455.
PHY-1001 : End initial routed; 0.635578s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (91.0%)

PHY-1001 : Current memory(MB): used = 455, reserve = 428, peak = 455.
PHY-1001 : End phase 2; 0.635639s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (91.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.011337s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 461, reserve = 435, peak = 461.
PHY-1001 : End phase 3; 0.011435s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1003 : Routed, final wirelength = 12520
PHY-1001 : Current memory(MB): used = 461, reserve = 435, peak = 461.
PHY-1001 : End export database. 0.014342s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.9%)

PHY-1001 : End detail routing;  5.066969s wall, 4.703125s user + 0.031250s system = 4.734375s CPU (93.4%)

RUN-1003 : finish command "route" in  5.280815s wall, 4.828125s user + 0.046875s system = 4.875000s CPU (92.3%)

RUN-1004 : used memory is 406 MB, reserved memory is 380 MB, peak memory is 461 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: uart_rx Device: EG4S20NG88***

IO Statistics
#IO                        12
  #input                    3
  #output                   9
  #inout                    0

Utilization Statistics
#lut                        3   out of  19600    0.02%
#reg                       11   out of  19600    0.06%
#le                        12
  #lut only                 1   out of     12    8.33%
  #reg only                 9   out of     12   75.00%
  #lut&reg                  2   out of     12   16.67%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       12   out of     66   18.18%
  #ireg                     1
  #oreg                     9
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet     Type               DriverType         Driver          Fanout
#1        clk_dup_1    GCLK               io                 clk_syn_2.di    21


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      clk           INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
    reset_n         INPUT        P23        LVCMOS25          N/A           N/A        NONE    
    uart_rxd        INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
  uart_data[7]     OUTPUT        P14        LVCMOS25           8            N/A        OREG    
  uart_data[6]     OUTPUT         P8        LVCMOS25           8            N/A        OREG    
  uart_data[5]     OUTPUT         P3        LVCMOS25           8            N/A        OREG    
  uart_data[4]     OUTPUT        P60        LVCMOS25           8            N/A        OREG    
  uart_data[3]     OUTPUT        P55        LVCMOS25           8            N/A        OREG    
  uart_data[2]     OUTPUT        P37        LVCMOS25           8            N/A        OREG    
  uart_data[1]     OUTPUT         P4        LVCMOS25           8            N/A        OREG    
  uart_data[0]     OUTPUT        P81        LVCMOS25           8            N/A        OREG    
     valid         OUTPUT        P35        LVCMOS25           8            N/A        OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------+
|top      |uart_rx |12     |3       |0       |21      |0       |0       |
+-----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        2    
    #2         2        10   
    #3         3        1    
    #4       11-50      1    
  Average     3.07           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 24
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 28, pip num: 396
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 287 valid insts, and 867 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230302_202237.log"
