design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
clk_ip_core_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core/clk_ip_core_clk_wiz.v,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
clk_ip_core.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core/clk_ip_core.v,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
AXI_Stream_FIFO.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4e0e/src/AXI_Stream_FIFO.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
BRAM_image.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4e0e/src/BRAM_image.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
display_image.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4e0e/src/display_image.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
vga_core.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4e0e/src/vga_core.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
vga_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4e0e/hdl/vga_v1_0.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
image.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/4e0e/src/image.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1_vga_0_4.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_0_4/sim/design_1_vga_0_4.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="$ref_dir/../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/30ef"incdir="../../../../practica1.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../practica1.gen/sources_1/bd/design_1/ip/design_1_vga_0_4/src/clk_ip_core"
glbl.v,Verilog,xil_defaultlib,glbl.v
