
---------- Begin Simulation Statistics ----------
final_tick                                 2697800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1407                       # Simulator instruction rate (inst/s)
host_mem_usage                                5672572                       # Number of bytes of host memory used
host_op_rate                                     1927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.70                       # Real time elapsed on the host
host_tick_rate                               42333900                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       89611                       # Number of instructions simulated
sim_ops                                        122759                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002697                       # Number of seconds simulated
sim_ticks                                  2696690000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.689274                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   25901                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                26245                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 25                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               350                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             23970                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              39                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               33                       # Number of indirect misses.
system.cpu.branchPred.lookups                   26655                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     239                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    869009                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    70928                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               302                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      23706                       # Number of branches committed
system.cpu.commit.bw_lim_events                    54                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5863                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                89574                       # Number of instructions committed
system.cpu.commit.committedOps                 122714                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1727062                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.071054                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.383302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1655311     95.85%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        38299      2.22%     98.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16612      0.96%     99.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16513      0.96%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          196      0.01%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           33      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            9      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           54      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1727062                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   51                       # Number of function calls committed.
system.cpu.commit.int_insts                     99132                       # Number of committed integer instructions.
system.cpu.commit.loads                          7724                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            81579     66.48%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               1      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7724      6.29%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33410     27.23%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            122714                       # Class of committed instruction
system.cpu.commit.refs                          41134                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       89574                       # Number of Instructions Simulated
system.cpu.committedOps                        122714                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              60.211445                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        60.211445                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                747225                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    48                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                25565                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 128887                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   941751                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     36147                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    304                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   163                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  2586                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       26655                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     34490                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        768484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   315                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          96658                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3475                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     704                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.004942                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             955702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              26146                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.017922                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1728013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.075425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.556137                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1682786     97.38%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    20471      1.18%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1855      0.11%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5185      0.30%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      345      0.02%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    16410      0.95%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      120      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      279      0.02%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      562      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1728013                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         3665367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  304                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    25736                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.052277                       # Inst execution rate
system.cpu.iew.exec_refs                       197618                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      33649                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  657767                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8751                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  9                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                33983                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              128611                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                163969                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                62                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                281951                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     49                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 31322                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    304                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 31409                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       156245                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1027                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          573                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            168                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     34138                       # num instructions consuming a value
system.cpu.iew.wb_count                        125706                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.956354                       # average fanout of values written-back
system.cpu.iew.wb_producers                     32648                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.023307                       # insts written-back per cycle
system.cpu.iew.wb_sent                         281951                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   303829                       # number of integer regfile reads
system.cpu.int_regfile_writes                   42854                       # number of integer regfile writes
system.cpu.ipc                               0.016608                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.016608                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 84381     29.92%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    2      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               163971     58.14%     88.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               33659     11.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 282013                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       35529                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.125984                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       2      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  35476     99.85%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    51      0.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 317542                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2327586                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       125706                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            134503                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     128602                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    282013                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   9                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        13212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1728013                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.163201                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.714533                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1610612     93.21%     93.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               58316      3.37%     96.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                6173      0.36%     96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 553      0.03%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52189      3.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 114      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  30      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  22      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   4      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1728013                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.052289                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8751                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               33983                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2165693                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                          5393380                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  712447                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                112767                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  22750                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   942677                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  24754                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                582501                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 128682                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              116818                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     37770                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    304                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 31584                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4047                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           153575                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3231                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     18499                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1855570                       # The number of ROB reads
system.cpu.rob.rob_writes                      258109                       # The number of ROB writes
system.cpu.timesIdled                           50862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              42204                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             42205                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             33402                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            33402                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        68981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        82232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                151213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2207424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       114339                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2321763                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            75634                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75634    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75634                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           54530802                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          24415000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          51736500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               43227                       # Transaction distribution
system.membus.trans_dist::ReadResp              43228                       # Transaction distribution
system.membus.trans_dist::WriteReq              33658                       # Transaction distribution
system.membus.trans_dist::WriteResp             33658                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port        69635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        80920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       151211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         2560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         2560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 153771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      2208144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       112972                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          243                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2321699                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2403619                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77359                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77359    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               77359                       # Request fanout histogram
system.membus.reqLayer6.occupancy            88712129                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              421000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35466968                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5756000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy          221283500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.2                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         1740                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         1740    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         1740                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      3398000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      5376000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        16384                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.edge_tracking.system.acctest.edge_tracking       322592                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           338976                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.edge_tracking.system.acctest.edge_tracking        81920                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        147456                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma          512                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.edge_tracking.system.acctest.edge_tracking        80648                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total             81160                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         2048                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.edge_tracking.system.acctest.edge_tracking        32768                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            34816                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma      6075596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.edge_tracking.system.acctest.edge_tracking    119625170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           125700766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     24302386                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.edge_tracking.system.acctest.edge_tracking     30377982                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total           54680367                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma     30377982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.edge_tracking.system.acctest.edge_tracking    150003152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          180381134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          695                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2108                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2108                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking.pio           68                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         5606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking.pio           34                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          209                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          243                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        82163                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        68000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      7565052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.3                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       353000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       426000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      3584000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.edge_tracking.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      2207296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      2208080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      2207296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      2207296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        34489                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        34817                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    818520483                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       290727                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      818811209                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    818520483                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    818520483                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    818520483                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       290727                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     818811209                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        34490                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        41116                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        75606                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   1742369498                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    275253500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2017622998                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50518.106640                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data  6694.559296                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 26686.016956                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        34490                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         7714                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        42204                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   1742369498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    275253500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   2017622998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50518.106640                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 35682.330827                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 47806.440100                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        33402                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        33402                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              94652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        83856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          100240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          33258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33514                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       24302386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10796940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35099325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma       6075596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         31095899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37171495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma      30377982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41892839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72270821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000865437000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          146                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          146                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36786                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3020                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8226                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33514                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9257                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33770                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6866                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30609                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               256                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    119475500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               167295500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49968.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69968.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       227                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2218                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  7085                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    88                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2048                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                16384                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                16862                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  512                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    227                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.447106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.456041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.548652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             6      1.20%      1.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           98     19.56%     20.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           17      3.39%     24.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           19      3.79%     27.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           43      8.58%     36.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           54     10.78%     47.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            9      1.80%     49.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           16      3.19%     52.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          239     47.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          501                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.356164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.337910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           144     98.63%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.452055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.538316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     40.212896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23           145     99.32%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::504-511            1      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           146                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  76512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  219712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  100224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   94652                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               100240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2696584500                       # Total gap between requests
system.mem_ctrls.avgGap                      64604.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         8910                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 24302385.517059803009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 628919.156447348418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 5719604.403917395510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 3304050.521194501780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma          512                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        33258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    158833000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8462500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    214327000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data  65938780155                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77555.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      1173.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    418607.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   1982644.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               897855                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         471340.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2811816                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2931552                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         16780920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     19917007.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     73378269.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       117188760.899999                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         43.456519                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2230927000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     90220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    376653000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2697800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        34490                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        34490                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   2277053000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   2277053000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66020.672659                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66020.672659                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        34490                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        34490                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   2277053000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   2277053000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66020.672659                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66020.672659                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41116                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41116                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    371678500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    371678500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  9039.753381                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  9039.753381                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         7714                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         7714                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    371678500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    371678500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 48182.330827                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 48182.330827                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33402                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33402                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2697800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2697803000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1405                       # Simulator instruction rate (inst/s)
host_mem_usage                                5672572                       # Number of bytes of host memory used
host_op_rate                                     1925                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.77                       # Real time elapsed on the host
host_tick_rate                               42288405                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       89613                       # Number of instructions simulated
sim_ops                                        122761                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002697                       # Number of seconds simulated
sim_ticks                                  2696693000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.689274                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   25901                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                26245                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 25                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               350                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             23970                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              39                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               33                       # Number of indirect misses.
system.cpu.branchPred.lookups                   26655                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     239                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    869012                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    70928                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               302                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      23706                       # Number of branches committed
system.cpu.commit.bw_lim_events                    54                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5863                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                89576                       # Number of instructions committed
system.cpu.commit.committedOps                 122716                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1727068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.071055                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.383304                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1655316     95.85%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        38299      2.22%     98.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16613      0.96%     99.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16513      0.96%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          196      0.01%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           33      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            9      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           54      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1727068                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   51                       # Number of function calls committed.
system.cpu.commit.int_insts                     99134                       # Number of committed integer instructions.
system.cpu.commit.loads                          7724                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            81581     66.48%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               1      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7724      6.29%     72.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33410     27.23%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            122716                       # Class of committed instruction
system.cpu.commit.refs                          41134                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       89576                       # Number of Instructions Simulated
system.cpu.committedOps                        122716                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              60.210168                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        60.210168                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                747225                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    48                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                25565                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 128887                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   941757                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     36147                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    304                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   163                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  2586                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       26655                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     34490                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        768484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   315                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          96658                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3475                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     704                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.004942                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             955708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              26146                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.017922                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1728019                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.075425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.556136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1682792     97.38%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    20471      1.18%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1855      0.11%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5185      0.30%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      345      0.02%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    16410      0.95%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      120      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      279      0.02%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      562      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1728019                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         3665367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  304                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    25736                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.052277                       # Inst execution rate
system.cpu.iew.exec_refs                       197618                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      33649                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  657767                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8751                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  9                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                33983                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              128611                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                163969                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                62                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                281952                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     49                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 31322                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    304                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 31409                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       156245                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1027                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          573                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            168                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     34138                       # num instructions consuming a value
system.cpu.iew.wb_count                        125707                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.956354                       # average fanout of values written-back
system.cpu.iew.wb_producers                     32648                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.023308                       # insts written-back per cycle
system.cpu.iew.wb_sent                         281952                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   303831                       # number of integer regfile reads
system.cpu.int_regfile_writes                   42854                       # number of integer regfile writes
system.cpu.ipc                               0.016608                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.016608                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 84381     29.92%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    2      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     29.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               163971     58.14%     88.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               33659     11.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 282014                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       35529                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.125983                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       2      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  35476     99.85%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    51      0.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 317542                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2327594                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       125707                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            134503                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     128602                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    282014                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   9                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        13212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1728019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.163201                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.714532                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1610617     93.21%     93.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               58317      3.37%     96.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                6173      0.36%     96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 553      0.03%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52189      3.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 114      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  30      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  22      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   4      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1728019                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.052289                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8751                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               33983                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2165699                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                          5393386                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  712447                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                112768                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  22750                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   942683                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  24754                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                582501                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 128682                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              116818                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     37770                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    304                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 31584                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4047                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           153575                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3231                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  5                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     18499                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              5                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1855578                       # The number of ROB reads
system.cpu.rob.rob_writes                      258111                       # The number of ROB writes
system.cpu.timesIdled                           50862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              42204                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             42205                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             33402                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            33402                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        68981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        82232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                151213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2207424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       114339                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2321763                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            75634                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75634    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75634                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           54530802                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          24415000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          51736500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               43227                       # Transaction distribution
system.membus.trans_dist::ReadResp              43228                       # Transaction distribution
system.membus.trans_dist::WriteReq              33658                       # Transaction distribution
system.membus.trans_dist::WriteResp             33658                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port        69635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        80920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       151211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         2560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         2560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 153771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      2208144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       112972                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          243                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2321699                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2403619                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77359                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77359    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               77359                       # Request fanout histogram
system.membus.reqLayer6.occupancy            88712129                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              421000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35466968                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5756000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy          221283500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.2                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         1740                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         1740    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         1740                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      3398000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      5376000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        16384                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.edge_tracking.system.acctest.edge_tracking       322592                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           338976                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.edge_tracking.system.acctest.edge_tracking        81920                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        147456                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma          512                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.edge_tracking.system.acctest.edge_tracking        80648                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total             81160                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         2048                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.edge_tracking.system.acctest.edge_tracking        32768                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            34816                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma      6075590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.edge_tracking.system.acctest.edge_tracking    119625037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           125700627                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     24302358                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.edge_tracking.system.acctest.edge_tracking     30377948                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total           54680307                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma     30377948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.edge_tracking.system.acctest.edge_tracking    150002985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          180380933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          695                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2108                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2108                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking.pio           68                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         5606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking.pio           34                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          209                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          243                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        82163                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        68000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      7565052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.3                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       353000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       426000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      3584000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.edge_tracking.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      2207296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      2208080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      2207296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      2207296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        34489                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        34817                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    818519572                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       290726                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      818810298                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    818519572                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    818519572                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    818519572                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       290726                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     818810298                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        34490                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        41116                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        75606                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   1742369498                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    275253500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2017622998                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50518.106640                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data  6694.559296                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 26686.016956                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        34490                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         7714                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        42204                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   1742369498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    275253500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   2017622998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50518.106640                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 35682.330827                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 47806.440100                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        33402                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        33402                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              94652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        83856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          100240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          33258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33514                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       24302358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10796928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35099286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma       6075590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         31095864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37171454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma      30377948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41892792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72270740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000865437000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          146                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          146                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36786                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3020                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8226                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33514                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9257                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33770                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6866                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30609                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               256                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    119475500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               167295500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49968.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69968.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       227                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2218                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  7085                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    88                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2048                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                16384                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                16862                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  512                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    227                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.447106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.456041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.548652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             6      1.20%      1.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           98     19.56%     20.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           17      3.39%     24.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           19      3.79%     27.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           43      8.58%     36.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           54     10.78%     47.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            9      1.80%     49.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           16      3.19%     52.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          239     47.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          501                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.356164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.337910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           144     98.63%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.452055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.538316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     40.212896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23           145     99.32%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::504-511            1      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           146                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  76512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  219712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  100224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   94652                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               100240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2696584500                       # Total gap between requests
system.mem_ctrls.avgGap                      64604.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         8910                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 24302358.481295425445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 628918.456791336648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 5719598.041008004919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 3304046.845525241457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma          512                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        33258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    158833000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8462500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    214327000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data  65938780155                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77555.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      1173.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    418607.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   1982644.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               897855                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         471340.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2811816                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2931552                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         16780920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         19917174                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     73378269.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       117188927.399999                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         43.456533                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2230927000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     90220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    376656000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2697803000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        34490                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        34490                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   2277053000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   2277053000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66020.672659                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66020.672659                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        34490                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        34490                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   2277053000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   2277053000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66020.672659                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66020.672659                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41116                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41116                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    371678500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    371678500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  9039.753381                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  9039.753381                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         7714                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         7714                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    371678500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    371678500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 48182.330827                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 48182.330827                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33402                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33402                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2697803000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
