{
  "module_name": "dcn301_optc.c",
  "hash_id": "a697d5a3c64284987a93d19323694d4e190efa4f110394f14f6952905a5bfe03",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn301/dcn301_optc.c",
  "human_readable_source": " \n\n#include \"reg_helper.h\"\n#include \"dcn301_optc.h\"\n#include \"dc.h\"\n#include \"dcn_calc_math.h\"\n#include \"dc_dmub_srv.h\"\n\n#include \"dml/dcn30/dcn30_fpu.h\"\n#include \"dc_trace.h\"\n\n#define REG(reg)\\\n\toptc1->tg_regs->reg\n\n#define CTX \\\n\toptc1->base.ctx\n\n#undef FN\n#define FN(reg_name, field_name) \\\n\toptc1->tg_shift->field_name, optc1->tg_mask->field_name\n\n\n \nvoid optc301_set_drr(\n\tstruct timing_generator *optc,\n\tconst struct drr_params *params)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\tif (params != NULL &&\n\t\tparams->vertical_total_max > 0 &&\n\t\tparams->vertical_total_min > 0) {\n\n\t\tif (params->vertical_total_mid != 0) {\n\n\t\t\tREG_SET(OTG_V_TOTAL_MID, 0,\n\t\t\t\tOTG_V_TOTAL_MID, params->vertical_total_mid - 1);\n\n\t\t\tREG_UPDATE_2(OTG_V_TOTAL_CONTROL,\n\t\t\t\t\tOTG_VTOTAL_MID_REPLACING_MAX_EN, 1,\n\t\t\t\t\tOTG_VTOTAL_MID_FRAME_NUM,\n\t\t\t\t\t(uint8_t)params->vertical_total_mid_frame_num);\n\n\t\t}\n\n\t\toptc->funcs->set_vtotal_min_max(optc, params->vertical_total_min - 1, params->vertical_total_max - 1);\n\n\t\tREG_UPDATE_5(OTG_V_TOTAL_CONTROL,\n\t\t\t\tOTG_V_TOTAL_MIN_SEL, 1,\n\t\t\t\tOTG_V_TOTAL_MAX_SEL, 1,\n\t\t\t\tOTG_FORCE_LOCK_ON_EVENT, 0,\n\t\t\t\tOTG_SET_V_TOTAL_MIN_MASK_EN, 0,\n\t\t\t\tOTG_SET_V_TOTAL_MIN_MASK, 0);\n\t\t\n\t\toptc->funcs->setup_manual_trigger(optc);\n\n\t} else {\n\t\tREG_UPDATE_4(OTG_V_TOTAL_CONTROL,\n\t\t\t\tOTG_SET_V_TOTAL_MIN_MASK, 0,\n\t\t\t\tOTG_V_TOTAL_MIN_SEL, 0,\n\t\t\t\tOTG_V_TOTAL_MAX_SEL, 0,\n\t\t\t\tOTG_FORCE_LOCK_ON_EVENT, 0);\n\n\t\toptc->funcs->set_vtotal_min_max(optc, 0, 0);\n\t}\n}\n\n\nvoid optc301_setup_manual_trigger(struct timing_generator *optc)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\tREG_SET_8(OTG_TRIGA_CNTL, 0,\n\t\t\tOTG_TRIGA_SOURCE_SELECT, 21,\n\t\t\tOTG_TRIGA_SOURCE_PIPE_SELECT, optc->inst,\n\t\t\tOTG_TRIGA_RISING_EDGE_DETECT_CNTL, 1,\n\t\t\tOTG_TRIGA_FALLING_EDGE_DETECT_CNTL, 0,\n\t\t\tOTG_TRIGA_POLARITY_SELECT, 0,\n\t\t\tOTG_TRIGA_FREQUENCY_SELECT, 0,\n\t\t\tOTG_TRIGA_DELAY, 0,\n\t\t\tOTG_TRIGA_CLEAR, 1);\n}\n\nstatic struct timing_generator_funcs dcn30_tg_funcs = {\n\t\t.validate_timing = optc1_validate_timing,\n\t\t.program_timing = optc1_program_timing,\n\t\t.setup_vertical_interrupt0 = optc1_setup_vertical_interrupt0,\n\t\t.setup_vertical_interrupt1 = optc1_setup_vertical_interrupt1,\n\t\t.setup_vertical_interrupt2 = optc1_setup_vertical_interrupt2,\n\t\t.program_global_sync = optc1_program_global_sync,\n\t\t.enable_crtc = optc2_enable_crtc,\n\t\t.disable_crtc = optc1_disable_crtc,\n\t\t \n\t\t.is_counter_moving = optc1_is_counter_moving,\n\t\t.get_position = optc1_get_position,\n\t\t.get_frame_count = optc1_get_vblank_counter,\n\t\t.get_scanoutpos = optc1_get_crtc_scanoutpos,\n\t\t.get_otg_active_size = optc1_get_otg_active_size,\n\t\t.set_early_control = optc1_set_early_control,\n\t\t \n\t\t.wait_for_state = optc1_wait_for_state,\n\t\t.set_blank_color = optc3_program_blank_color,\n\t\t.did_triggered_reset_occur = optc1_did_triggered_reset_occur,\n\t\t.triplebuffer_lock = optc3_triplebuffer_lock,\n\t\t.triplebuffer_unlock = optc2_triplebuffer_unlock,\n\t\t.enable_reset_trigger = optc1_enable_reset_trigger,\n\t\t.enable_crtc_reset = optc1_enable_crtc_reset,\n\t\t.disable_reset_trigger = optc1_disable_reset_trigger,\n\t\t.lock = optc3_lock,\n\t\t.unlock = optc1_unlock,\n\t\t.lock_doublebuffer_enable = optc3_lock_doublebuffer_enable,\n\t\t.lock_doublebuffer_disable = optc3_lock_doublebuffer_disable,\n\t\t.enable_optc_clock = optc1_enable_optc_clock,\n\t\t.set_drr = optc301_set_drr,\n\t\t.get_last_used_drr_vtotal = optc2_get_last_used_drr_vtotal,\n\t\t.set_vtotal_min_max = optc3_set_vtotal_min_max,\n\t\t.set_static_screen_control = optc1_set_static_screen_control,\n\t\t.program_stereo = optc1_program_stereo,\n\t\t.is_stereo_left_eye = optc1_is_stereo_left_eye,\n\t\t.tg_init = optc3_tg_init,\n\t\t.is_tg_enabled = optc1_is_tg_enabled,\n\t\t.is_optc_underflow_occurred = optc1_is_optc_underflow_occurred,\n\t\t.clear_optc_underflow = optc1_clear_optc_underflow,\n\t\t.setup_global_swap_lock = NULL,\n\t\t.get_crc = optc1_get_crc,\n\t\t.configure_crc = optc2_configure_crc,\n\t\t.set_dsc_config = optc3_set_dsc_config,\n\t\t.get_dsc_status = optc2_get_dsc_status,\n\t\t.set_dwb_source = NULL,\n\t\t.set_odm_bypass = optc3_set_odm_bypass,\n\t\t.set_odm_combine = optc3_set_odm_combine,\n\t\t.get_optc_source = optc2_get_optc_source,\n\t\t.set_out_mux = optc3_set_out_mux,\n\t\t.set_drr_trigger_window = optc3_set_drr_trigger_window,\n\t\t.set_vtotal_change_limit = optc3_set_vtotal_change_limit,\n\t\t.set_gsl = optc2_set_gsl,\n\t\t.set_gsl_source_select = optc2_set_gsl_source_select,\n\t\t.set_vtg_params = optc1_set_vtg_params,\n\t\t.program_manual_trigger = optc2_program_manual_trigger,\n\t\t.setup_manual_trigger = optc301_setup_manual_trigger,\n\t\t.get_hw_timing = optc1_get_hw_timing,\n\t\t.wait_drr_doublebuffer_pending_clear = optc3_wait_drr_doublebuffer_pending_clear,\n};\n\nvoid dcn301_timing_generator_init(struct optc *optc1)\n{\n\toptc1->base.funcs = &dcn30_tg_funcs;\n\n\toptc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1;\n\toptc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1;\n\n\toptc1->min_h_blank = 32;\n\toptc1->min_v_blank = 3;\n\toptc1->min_v_blank_interlace = 5;\n\toptc1->min_h_sync_width = 4;\n\toptc1->min_v_sync_width = 1;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}